

================================================================
== Vivado HLS Report for 'aes128_expand_key_hw'
================================================================
* Date:           Thu Apr 12 20:25:23 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.498|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  994|  1794|  994|  1794|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |   32|    32|         2|          -|          -|    16|    no    |
        |- Loop 2     |  960|  1760|  24 ~ 44 |          -|          -|    40|    no    |
        | + Loop 2.1  |   12|    12|         3|          -|          -|     4|    no    |
        | + Loop 2.2  |    6|     6|         2|          -|          -|     3|    no    |
        | + Loop 2.3  |   12|    12|         3|          -|          -|     4|    no    |
        | + Loop 2.4  |    8|     8|         2|          -|          -|     4|    no    |
        +-------------+-----+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	4  / (exitcond3)
3 --> 
	2  / true
4 --> 
	5  / (tmp_16)
5 --> 
	6  / (!exitcond2)
	13  / (exitcond2 & !tmp_17)
	8  / (exitcond2 & tmp_17)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / (!exitcond_i)
	10  / (exitcond_i)
9 --> 
	8  / true
10 --> 
	11  / (!exitcond1)
	13  / (exitcond1)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond)
	4  / (exitcond)
15 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:43]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%size = phi i5 [ 0, %0 ], [ %tmp_s, %2 ]" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 17 'phi' 'size' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %size, -16" [AES_HLS_ECE1155/src/aes_hw.cpp:43]   --->   Operation 18 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%tmp_s = add i5 %size, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 20 'add' 'tmp_s' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %2" [AES_HLS_ECE1155/src/aes_hw.cpp:43]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_14 = zext i5 %size to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 22 'zext' 'tmp_14' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%key_addr = getelementptr [16 x i4]* @key, i64 0, i64 %tmp_14" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 23 'getelementptr' 'key_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%key_load = load i4* %key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 24 'load' 'key_load' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 255> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32"   --->   Operation 25 'alloca' 'j' <Predicate = (exitcond3)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "store i32 1, i32* %j"   --->   Operation 26 'store' <Predicate = (exitcond3)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader4" [AES_HLS_ECE1155/src/aes_hw.cpp:48]   --->   Operation 27 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%key_load = load i4* %key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 28 'load' 'key_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 255> <ROM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%key_load_cast1 = sext i4 %key_load to i5" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 29 'sext' 'key_load_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%key_load_cast = zext i5 %key_load_cast1 to i8" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 30 'zext' 'key_load_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_15 = zext i5 %tmp_s to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 31 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%expanded_key_addr = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %tmp_15" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 32 'getelementptr' 'expanded_key_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.25ns)   --->   "store i8 %key_load_cast, i8* %expanded_key_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 33 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:46]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = phi i8 [ undef, %.preheader4.preheader ], [ %tmp_3_5, %.preheader4.loopexit ]" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 35 'phi' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = phi i8 [ undef, %.preheader4.preheader ], [ %tmp_2_5, %.preheader4.loopexit ]" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 36 'phi' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = phi i8 [ undef, %.preheader4.preheader ], [ %tmp_1_5, %.preheader4.loopexit ]" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 37 'phi' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_0 = phi i8 [ undef, %.preheader4.preheader ], [ %tmp_0_1, %.preheader4.loopexit ]" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 38 'phi' 'tmp_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%size_1 = phi i8 [ 16, %.preheader4.preheader ], [ %size_3, %.preheader4.loopexit ]"   --->   Operation 39 'phi' 'size_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.55ns)   --->   "%tmp_16 = icmp ult i8 %size_1, -80" [AES_HLS_ECE1155/src/aes_hw.cpp:48]   --->   Operation 40 'icmp' 'tmp_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)"   --->   Operation 41 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %.preheader.preheader, label %10" [AES_HLS_ECE1155/src/aes_hw.cpp:48]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:28->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 43 'br' <Predicate = (tmp_16)> <Delay = 1.76>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:68]   --->   Operation 44 'ret' <Predicate = (!tmp_16)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.16>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%word_3_read_assign = phi i8 [ %tmp_3, %.preheader.preheader ], [ %word_3_read_assign_s, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 45 'phi' 'word_3_read_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%word_2_read_assign = phi i8 [ %tmp_2, %.preheader.preheader ], [ %word_2_read_assign_s, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 46 'phi' 'word_2_read_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%word_1_read_assign = phi i8 [ %tmp_1, %.preheader.preheader ], [ %word_1_read_assign_s, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 47 'phi' 'word_1_read_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_33 = phi i8 [ %tmp_0, %.preheader.preheader ], [ %tmp_29_be, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 48 'phi' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %.preheader.preheader ], [ %i_7, %.preheader.backedge ]"   --->   Operation 49 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %i, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:50]   --->   Operation 50 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 51 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.65ns)   --->   "%i_7 = add i3 %i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:50]   --->   Operation 52 'add' 'i_7' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %3" [AES_HLS_ECE1155/src/aes_hw.cpp:50]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp = xor i3 %i, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:52]   --->   Operation 54 'xor' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_cast_cast = sext i3 %tmp to i8" [AES_HLS_ECE1155/src/aes_hw.cpp:52]   --->   Operation 55 'sext' 'tmp_cast_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp_18 = add i8 %size_1, %tmp_cast_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:52]   --->   Operation 56 'add' 'tmp_18' <Predicate = (!exitcond2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_19 = zext i8 %tmp_18 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:52]   --->   Operation 57 'zext' 'tmp_19' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%expanded_key_addr_1 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %tmp_19" [AES_HLS_ECE1155/src/aes_hw.cpp:52]   --->   Operation 58 'getelementptr' 'expanded_key_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (3.25ns)   --->   "%tmp_0_6 = load i8* %expanded_key_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:52]   --->   Operation 59 'load' 'tmp_0_6' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i3 %i to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:52]   --->   Operation 60 'trunc' 'tmp_30' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i8 %size_1 to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:48]   --->   Operation 61 'trunc' 'tmp_29' <Predicate = (exitcond2)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.30ns)   --->   "%tmp_17 = icmp eq i4 %tmp_29, 0" [AES_HLS_ECE1155/src/aes_hw.cpp:54]   --->   Operation 62 'icmp' 'tmp_17' <Predicate = (exitcond2)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.76ns)   --->   "br i1 %tmp_17, label %branch0.i.preheader, label %._crit_edge" [AES_HLS_ECE1155/src/aes_hw.cpp:54]   --->   Operation 63 'br' <Predicate = (exitcond2)> <Delay = 1.76>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%word_i = alloca i8"   --->   Operation 64 'alloca' 'word_i' <Predicate = (exitcond2 & tmp_17)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.76ns)   --->   "br label %branch0.i" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 65 'br' <Predicate = (exitcond2 & tmp_17)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%tmp_0_6 = load i8* %expanded_key_addr_1, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:52]   --->   Operation 66 'load' 'tmp_0_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_6 : Operation 67 [1/1] (1.76ns)   --->   "switch i2 %tmp_30, label %branch7 [
    i2 0, label %.preheader.backedge
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [AES_HLS_ECE1155/src/aes_hw.cpp:52]   --->   Operation 67 'switch' <Predicate = true> <Delay = 1.76>
ST_6 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:52]   --->   Operation 68 'br' <Predicate = (tmp_30 == 2)> <Delay = 1.76>
ST_6 : Operation 69 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:52]   --->   Operation 69 'br' <Predicate = (tmp_30 == 1)> <Delay = 1.76>
ST_6 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:52]   --->   Operation 70 'br' <Predicate = (tmp_30 == 3)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%word_3_read_assign_s = phi i8 [ %tmp_0_6, %branch7 ], [ %word_3_read_assign, %branch6 ], [ %word_3_read_assign, %branch5 ], [ %word_3_read_assign, %3 ]"   --->   Operation 71 'phi' 'word_3_read_assign_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%word_2_read_assign_s = phi i8 [ %word_2_read_assign, %branch7 ], [ %tmp_0_6, %branch6 ], [ %word_2_read_assign, %branch5 ], [ %word_2_read_assign, %3 ]"   --->   Operation 72 'phi' 'word_2_read_assign_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%word_1_read_assign_s = phi i8 [ %word_1_read_assign, %branch7 ], [ %word_1_read_assign, %branch6 ], [ %tmp_0_6, %branch5 ], [ %word_1_read_assign, %3 ]"   --->   Operation 73 'phi' 'word_1_read_assign_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_29_be = phi i8 [ %tmp_33, %branch7 ], [ %tmp_33, %branch6 ], [ %tmp_33, %branch5 ], [ %tmp_0_6, %3 ]"   --->   Operation 74 'phi' 'tmp_29_be' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.95>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%write_flag_i = phi i1 [ %write_flag_be_i, %branch5.i ], [ false, %branch0.i.preheader ]" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 76 'phi' 'write_flag_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_2_2 = phi i8 [ %word2_be_i, %branch5.i ], [ %word_2_read_assign, %branch0.i.preheader ]" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 77 'phi' 'tmp_2_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_1_2 = phi i8 [ %word12_be_i, %branch5.i ], [ %word_1_read_assign, %branch0.i.preheader ]" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 78 'phi' 'tmp_1_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ %i_8, %branch5.i ], [ 0, %branch0.i.preheader ]"   --->   Operation 79 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %i_i, -1" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 80 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 81 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.56ns)   --->   "%i_8 = add i2 %i_i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 82 'add' 'i_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %rotate_word_hw.exit, label %5" [AES_HLS_ECE1155/src/aes_hw.cpp:29->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.81ns)   --->   "switch i2 %i_i, label %branch7.i [
    i2 0, label %branch5.i
    i2 1, label %branch6.i
  ]" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 84 'switch' <Predicate = (!exitcond_i)> <Delay = 1.81>
ST_8 : Operation 85 [1/1] (1.81ns)   --->   "br label %branch5.i" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 85 'br' <Predicate = (!exitcond_i & i_i == 1)> <Delay = 1.81>
ST_8 : Operation 86 [1/1] (1.81ns)   --->   "br label %branch5.i" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 86 'br' <Predicate = (!exitcond_i & i_i != 0 & i_i != 1)> <Delay = 1.81>
ST_8 : Operation 87 [1/1] (1.95ns)   --->   "%write_flag_be_i = call i1 @_ssdm_op_Mux.ap_auto.4i1.i2(i1 true, i1 %write_flag_i, i1 %write_flag_i, i1 %write_flag_i, i2 %i_i)" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 87 'mux' 'write_flag_be_i' <Predicate = (!exitcond_i)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%word_i_load = load i8* %word_i" [AES_HLS_ECE1155/src/aes_hw.cpp:34->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 88 'load' 'word_i_load' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.24ns)   --->   "%tmp_0_4 = select i1 %write_flag_i, i8 %word_i_load, i8 %tmp_33" [AES_HLS_ECE1155/src/aes_hw.cpp:34->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 89 'select' 'tmp_0_4' <Predicate = (exitcond_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (1.76ns)   --->   "br label %branch0" [AES_HLS_ECE1155/src/aes_hw.cpp:56]   --->   Operation 90 'br' <Predicate = (exitcond_i)> <Delay = 1.76>

State 9 <SV = 5> <Delay = 1.95>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%word_i_13 = phi i8 [ %tmp_2_2, %branch6.i ], [ %word_3_read_assign, %branch7.i ], [ %tmp_1_2, %5 ]"   --->   Operation 91 'phi' 'word_i_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%word_i_load_1 = load i8* %word_i"   --->   Operation 92 'load' 'word_i_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.95ns)   --->   "%word12_be_i = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_1_2, i8 %word_i_13, i8 %tmp_1_2, i8 %tmp_1_2, i2 %i_i)" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 93 'mux' 'word12_be_i' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (1.95ns)   --->   "%word2_be_i = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_2_2, i8 %tmp_2_2, i8 %word_i_13, i8 %word_i_13, i2 %i_i)" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 94 'mux' 'word2_be_i' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (1.95ns)   --->   "%word_be_i = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %word_i_13, i8 %word_i_load_1, i8 %word_i_load_1, i8 %word_i_load_1, i2 %i_i)" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 95 'mux' 'word_be_i' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "store i8 %word_be_i, i8* %word_i" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "br label %branch0.i"   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 5.21>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_3_3 = phi i8 [ %tmp_33, %rotate_word_hw.exit ], [ %tmp_3_3_be, %branch0.backedge ]"   --->   Operation 98 'phi' 'tmp_3_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_2_3 = phi i8 [ %tmp_2_2, %rotate_word_hw.exit ], [ %tmp_2_3_be, %branch0.backedge ]"   --->   Operation 99 'phi' 'tmp_2_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1_3 = phi i8 [ %tmp_1_2, %rotate_word_hw.exit ], [ %tmp_1_3_be, %branch0.backedge ]"   --->   Operation 100 'phi' 'tmp_1_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_0_s = phi i8 [ %tmp_0_4, %rotate_word_hw.exit ], [ %tmp_0_be, %branch0.backedge ]"   --->   Operation 101 'phi' 'tmp_0_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %rotate_word_hw.exit ], [ %i_9, %branch0.backedge ]"   --->   Operation 102 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %i_1, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:56]   --->   Operation 103 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 104 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (1.65ns)   --->   "%i_9 = add i3 %i_1, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:56]   --->   Operation 105 'add' 'i_9' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %7, label %6" [AES_HLS_ECE1155/src/aes_hw.cpp:56]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i3 %i_1 to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 107 'trunc' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (1.95ns)   --->   "%tmp_21 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_0_s, i8 %tmp_1_3, i8 %tmp_2_3, i8 %tmp_3_3, i2 %tmp_31)" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 108 'mux' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_22 = zext i8 %tmp_21 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 109 'zext' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%sbox_hw_addr = getelementptr inbounds [256 x i8]* @sbox_hw, i64 0, i64 %tmp_22" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 110 'getelementptr' 'sbox_hw_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_10 : Operation 111 [2/2] (3.25ns)   --->   "%tmp_0_7 = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 111 'load' 'tmp_0_7' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 255> <ROM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%j_load = load i32* %j" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 112 'load' 'j_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (2.55ns)   --->   "%j_5 = add nsw i32 %j_load, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 113 'add' 'j_5' <Predicate = (exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_20 = sext i32 %j_load to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 114 'sext' 'tmp_20' <Predicate = (exitcond1)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%rcon_hw_addr = getelementptr inbounds [255 x i8]* @rcon_hw, i64 0, i64 %tmp_20" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 115 'getelementptr' 'rcon_hw_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_10 : Operation 116 [2/2] (3.25ns)   --->   "%rcon_hw_load = load i8* %rcon_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 116 'load' 'rcon_hw_load' <Predicate = (exitcond1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 255> <ROM>
ST_10 : Operation 117 [1/1] (1.76ns)   --->   "store i32 %j_5, i32* %j" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 117 'store' <Predicate = (exitcond1)> <Delay = 1.76>

State 11 <SV = 6> <Delay = 3.25>
ST_11 : Operation 118 [1/2] (3.25ns)   --->   "%tmp_0_7 = load i8* %sbox_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 118 'load' 'tmp_0_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 255> <ROM>
ST_11 : Operation 119 [1/1] (1.76ns)   --->   "switch i2 %tmp_31, label %branch3 [
    i2 0, label %branch0.backedge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 119 'switch' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 120 [1/1] (1.76ns)   --->   "br label %branch0.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 120 'br' <Predicate = (tmp_31 == 2)> <Delay = 1.76>
ST_11 : Operation 121 [1/1] (1.76ns)   --->   "br label %branch0.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 121 'br' <Predicate = (tmp_31 == 1)> <Delay = 1.76>
ST_11 : Operation 122 [1/1] (1.76ns)   --->   "br label %branch0.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:58]   --->   Operation 122 'br' <Predicate = (tmp_31 == 3)> <Delay = 1.76>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_3_3_be = phi i8 [ %tmp_0_7, %branch3 ], [ %tmp_3_3, %branch2 ], [ %tmp_3_3, %branch1 ], [ %tmp_3_3, %6 ]"   --->   Operation 123 'phi' 'tmp_3_3_be' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_2_3_be = phi i8 [ %tmp_2_3, %branch3 ], [ %tmp_0_7, %branch2 ], [ %tmp_2_3, %branch1 ], [ %tmp_2_3, %6 ]"   --->   Operation 124 'phi' 'tmp_2_3_be' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1_3_be = phi i8 [ %tmp_1_3, %branch3 ], [ %tmp_1_3, %branch2 ], [ %tmp_0_7, %branch1 ], [ %tmp_1_3, %6 ]"   --->   Operation 125 'phi' 'tmp_1_3_be' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_0_be = phi i8 [ %tmp_0_s, %branch3 ], [ %tmp_0_s, %branch2 ], [ %tmp_0_s, %branch1 ], [ %tmp_0_7, %6 ]"   --->   Operation 126 'phi' 'tmp_0_be' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 6.01>
ST_13 : Operation 128 [1/2] (3.25ns)   --->   "%rcon_hw_load = load i8* %rcon_hw_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 128 'load' 'rcon_hw_load' <Predicate = (tmp_17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 255> <ROM>
ST_13 : Operation 129 [1/1] (0.99ns)   --->   "%tmp_0_3 = xor i8 %rcon_hw_load, %tmp_0_s" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 129 'xor' 'tmp_0_3' <Predicate = (tmp_17)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (1.76ns)   --->   "br label %._crit_edge" [AES_HLS_ECE1155/src/aes_hw.cpp:61]   --->   Operation 130 'br' <Predicate = (tmp_17)> <Delay = 1.76>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_3_5 = phi i8 [ %tmp_3_3, %7 ], [ %word_3_read_assign, %4 ]" [AES_HLS_ECE1155/src/aes_hw.cpp:60]   --->   Operation 131 'phi' 'tmp_3_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2_5 = phi i8 [ %tmp_2_3, %7 ], [ %word_2_read_assign, %4 ]" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 132 'phi' 'tmp_2_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_1_5 = phi i8 [ %tmp_1_3, %7 ], [ %word_1_read_assign, %4 ]" [AES_HLS_ECE1155/src/aes_hw.cpp:31->AES_HLS_ECE1155/src/aes_hw.cpp:55]   --->   Operation 133 'phi' 'tmp_1_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_0_1 = phi i8 [ %tmp_0_3, %7 ], [ %tmp_33, %4 ]"   --->   Operation 134 'phi' 'tmp_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (1.91ns)   --->   "%size_3 = add i8 %size_1, 4" [AES_HLS_ECE1155/src/aes_hw.cpp:45]   --->   Operation 135 'add' 'size_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (1.76ns)   --->   "br label %8" [AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 136 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 7> <Delay = 5.16>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%i_2 = phi i3 [ 0, %._crit_edge ], [ %i_10, %9 ]"   --->   Operation 137 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%size_2 = phi i8 [ %size_1, %._crit_edge ], [ %size_4, %9 ]"   --->   Operation 138 'phi' 'size_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %i_2, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 139 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 140 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (1.65ns)   --->   "%i_10 = add i3 %i_2, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 141 'add' 'i_10' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader4.loopexit, label %9" [AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (1.91ns)   --->   "%tmp_23 = add i8 -16, %size_2" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 143 'add' 'tmp_23' <Predicate = (!exitcond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_24 = zext i8 %tmp_23 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 144 'zext' 'tmp_24' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%expanded_key_addr_2 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %tmp_24" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 145 'getelementptr' 'expanded_key_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 146 [2/2] (3.25ns)   --->   "%expanded_key_load = load i8* %expanded_key_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 146 'load' 'expanded_key_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i3 %i_2 to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 147 'trunc' 'tmp_32' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (1.95ns)   --->   "%tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_0_1, i8 %tmp_1_5, i8 %tmp_2_5, i8 %tmp_3_5, i2 %tmp_32)" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 148 'mux' 'tmp_25' <Predicate = (!exitcond)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 149 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 7.49>
ST_15 : Operation 150 [1/2] (3.25ns)   --->   "%expanded_key_load = load i8* %expanded_key_addr_2, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 150 'load' 'expanded_key_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_15 : Operation 151 [1/1] (0.99ns)   --->   "%tmp_26 = xor i8 %expanded_key_load, %tmp_25" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 151 'xor' 'tmp_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_27 = zext i8 %size_2 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 152 'zext' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%expanded_key_addr_3 = getelementptr [176 x i8]* %expanded_key, i64 0, i64 %tmp_27" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 153 'getelementptr' 'expanded_key_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (3.25ns)   --->   "store i8 %tmp_26, i8* %expanded_key_addr_3, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:64]   --->   Operation 154 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 176> <RAM>
ST_15 : Operation 155 [1/1] (1.91ns)   --->   "%size_4 = add i8 1, %size_2" [AES_HLS_ECE1155/src/aes_hw.cpp:65]   --->   Operation 155 'add' 'size_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "br label %8" [AES_HLS_ECE1155/src/aes_hw.cpp:62]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ expanded_key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ key]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sbox_hw]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rcon_hw]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16          (br               ) [ 0111000000000000]
size                 (phi              ) [ 0010000000000000]
exitcond3            (icmp             ) [ 0011000000000000]
empty                (speclooptripcount) [ 0000000000000000]
tmp_s                (add              ) [ 0111000000000000]
StgValue_21          (br               ) [ 0000000000000000]
tmp_14               (zext             ) [ 0000000000000000]
key_addr             (getelementptr    ) [ 0001000000000000]
j                    (alloca           ) [ 0011111111111111]
StgValue_26          (store            ) [ 0000000000000000]
StgValue_27          (br               ) [ 0011111111111111]
key_load             (load             ) [ 0000000000000000]
key_load_cast1       (sext             ) [ 0000000000000000]
key_load_cast        (zext             ) [ 0000000000000000]
tmp_15               (zext             ) [ 0000000000000000]
expanded_key_addr    (getelementptr    ) [ 0000000000000000]
StgValue_33          (store            ) [ 0000000000000000]
StgValue_34          (br               ) [ 0111000000000000]
tmp_3                (phi              ) [ 0000111100000000]
tmp_2                (phi              ) [ 0000111100000000]
tmp_1                (phi              ) [ 0000111100000000]
tmp_0                (phi              ) [ 0000111100000000]
size_1               (phi              ) [ 0000111111111111]
tmp_16               (icmp             ) [ 0000111111111111]
empty_10             (speclooptripcount) [ 0000000000000000]
StgValue_42          (br               ) [ 0000000000000000]
StgValue_43          (br               ) [ 0000111111111111]
StgValue_44          (ret              ) [ 0000000000000000]
word_3_read_assign   (phi              ) [ 0000011111111100]
word_2_read_assign   (phi              ) [ 0000011111111100]
word_1_read_assign   (phi              ) [ 0000011111111100]
tmp_33               (phi              ) [ 0000011111111100]
i                    (phi              ) [ 0000010000000000]
exitcond2            (icmp             ) [ 0000111111111111]
empty_11             (speclooptripcount) [ 0000000000000000]
i_7                  (add              ) [ 0000111111111111]
StgValue_53          (br               ) [ 0000000000000000]
tmp                  (xor              ) [ 0000000000000000]
tmp_cast_cast        (sext             ) [ 0000000000000000]
tmp_18               (add              ) [ 0000000000000000]
tmp_19               (zext             ) [ 0000000000000000]
expanded_key_addr_1  (getelementptr    ) [ 0000001000000000]
tmp_30               (trunc            ) [ 0000001000000000]
tmp_29               (trunc            ) [ 0000000000000000]
tmp_17               (icmp             ) [ 0000111111111111]
StgValue_63          (br               ) [ 0000111111111111]
word_i               (alloca           ) [ 0000000011000000]
StgValue_65          (br               ) [ 0000111111111111]
tmp_0_6              (load             ) [ 0000111111111111]
StgValue_67          (switch           ) [ 0000111111111111]
StgValue_68          (br               ) [ 0000111111111111]
StgValue_69          (br               ) [ 0000111111111111]
StgValue_70          (br               ) [ 0000111111111111]
word_3_read_assign_s (phi              ) [ 0000110111111111]
word_2_read_assign_s (phi              ) [ 0000110111111111]
word_1_read_assign_s (phi              ) [ 0000110111111111]
tmp_29_be            (phi              ) [ 0000110111111111]
StgValue_75          (br               ) [ 0000111111111111]
write_flag_i         (phi              ) [ 0000000010000000]
tmp_2_2              (phi              ) [ 0000000011111000]
tmp_1_2              (phi              ) [ 0000000011111000]
i_i                  (phi              ) [ 0000000011000000]
exitcond_i           (icmp             ) [ 0000111111111111]
empty_12             (speclooptripcount) [ 0000000000000000]
i_8                  (add              ) [ 0000111111111111]
StgValue_83          (br               ) [ 0000000000000000]
StgValue_84          (switch           ) [ 0000111111111111]
StgValue_85          (br               ) [ 0000111111111111]
StgValue_86          (br               ) [ 0000111111111111]
write_flag_be_i      (mux              ) [ 0000111111111111]
word_i_load          (load             ) [ 0000000000000000]
tmp_0_4              (select           ) [ 0000111111111111]
StgValue_90          (br               ) [ 0000111111111111]
word_i_13            (phi              ) [ 0000000001000000]
word_i_load_1        (load             ) [ 0000000000000000]
word12_be_i          (mux              ) [ 0000111111111111]
word2_be_i           (mux              ) [ 0000111111111111]
word_be_i            (mux              ) [ 0000000000000000]
StgValue_96          (store            ) [ 0000000000000000]
StgValue_97          (br               ) [ 0000111111111111]
tmp_3_3              (phi              ) [ 0000111100111111]
tmp_2_3              (phi              ) [ 0000111100111111]
tmp_1_3              (phi              ) [ 0000111100111111]
tmp_0_s              (phi              ) [ 0000111100111111]
i_1                  (phi              ) [ 0000000000100000]
exitcond1            (icmp             ) [ 0000111111111111]
empty_14             (speclooptripcount) [ 0000000000000000]
i_9                  (add              ) [ 0000111111111111]
StgValue_106         (br               ) [ 0000000000000000]
tmp_31               (trunc            ) [ 0000000000010000]
tmp_21               (mux              ) [ 0000000000000000]
tmp_22               (zext             ) [ 0000000000000000]
sbox_hw_addr         (getelementptr    ) [ 0000000000010000]
j_load               (load             ) [ 0000000000000000]
j_5                  (add              ) [ 0000000000000000]
tmp_20               (sext             ) [ 0000000000000000]
rcon_hw_addr         (getelementptr    ) [ 0000111100000111]
StgValue_117         (store            ) [ 0000000000000000]
tmp_0_7              (load             ) [ 0000111111111111]
StgValue_119         (switch           ) [ 0000111111111111]
StgValue_120         (br               ) [ 0000111111111111]
StgValue_121         (br               ) [ 0000111111111111]
StgValue_122         (br               ) [ 0000111111111111]
tmp_3_3_be           (phi              ) [ 0000111111101111]
tmp_2_3_be           (phi              ) [ 0000111111101111]
tmp_1_3_be           (phi              ) [ 0000111111101111]
tmp_0_be             (phi              ) [ 0000111111101111]
StgValue_127         (br               ) [ 0000111111111111]
rcon_hw_load         (load             ) [ 0000000000000000]
tmp_0_3              (xor              ) [ 0000000000000000]
StgValue_130         (br               ) [ 0000000000000000]
tmp_3_5              (phi              ) [ 0010100011111111]
tmp_2_5              (phi              ) [ 0010100011111111]
tmp_1_5              (phi              ) [ 0010100011111111]
tmp_0_1              (phi              ) [ 0010100011111111]
size_3               (add              ) [ 0010100000000011]
StgValue_136         (br               ) [ 0000111111111111]
i_2                  (phi              ) [ 0000000000000010]
size_2               (phi              ) [ 0000000000000011]
exitcond             (icmp             ) [ 0000111111111111]
empty_15             (speclooptripcount) [ 0000000000000000]
i_10                 (add              ) [ 0000111111111111]
StgValue_142         (br               ) [ 0000000000000000]
tmp_23               (add              ) [ 0000000000000000]
tmp_24               (zext             ) [ 0000000000000000]
expanded_key_addr_2  (getelementptr    ) [ 0000000000000001]
tmp_32               (trunc            ) [ 0000000000000000]
tmp_25               (mux              ) [ 0000000000000001]
StgValue_149         (br               ) [ 0010111111111111]
expanded_key_load    (load             ) [ 0000000000000000]
tmp_26               (xor              ) [ 0000000000000000]
tmp_27               (zext             ) [ 0000000000000000]
expanded_key_addr_3  (getelementptr    ) [ 0000000000000000]
StgValue_154         (store            ) [ 0000000000000000]
size_4               (add              ) [ 0000111111111111]
StgValue_156         (br               ) [ 0000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="expanded_key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expanded_key"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox_hw">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox_hw"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rcon_hw">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rcon_hw"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="word_i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="word_i/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="key_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="key_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="expanded_key_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expanded_key_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_33/3 tmp_0_6/5 expanded_key_load/14 StgValue_154/15 "/>
</bind>
</comp>

<comp id="98" class="1004" name="expanded_key_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expanded_key_addr_1/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sbox_hw_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sbox_hw_addr/10 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_0_7/10 "/>
</bind>
</comp>

<comp id="119" class="1004" name="rcon_hw_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rcon_hw_addr/10 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rcon_hw_load/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="expanded_key_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expanded_key_addr_2/14 "/>
</bind>
</comp>

<comp id="140" class="1004" name="expanded_key_addr_3_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expanded_key_addr_3/15 "/>
</bind>
</comp>

<comp id="148" class="1005" name="size_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="1"/>
<pin id="150" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="size (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="size_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="size/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="tmp_3_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="1"/>
<pin id="161" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_3_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="8" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="171" class="1005" name="tmp_2_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="1"/>
<pin id="173" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_2_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="8" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_1_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="8" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_0_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="8" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0/4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="size_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="1"/>
<pin id="209" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="size_1 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="size_1_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="8" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="size_1/4 "/>
</bind>
</comp>

<comp id="219" class="1005" name="word_3_read_assign_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="2"/>
<pin id="221" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="word_3_read_assign (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="word_3_read_assign_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="8" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_3_read_assign/5 "/>
</bind>
</comp>

<comp id="230" class="1005" name="word_2_read_assign_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_2_read_assign (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="word_2_read_assign_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="8" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_2_read_assign/5 "/>
</bind>
</comp>

<comp id="241" class="1005" name="word_1_read_assign_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_1_read_assign (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="word_1_read_assign_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="8" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_1_read_assign/5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_33_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_33_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="8" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="1"/>
<pin id="265" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="3" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="274" class="1005" name="word_3_read_assign_s_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_3_read_assign_s (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="word_3_read_assign_s_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="8" slack="2"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="4" bw="8" slack="2"/>
<pin id="284" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="6" bw="8" slack="2"/>
<pin id="286" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_3_read_assign_s/7 "/>
</bind>
</comp>

<comp id="292" class="1005" name="word_2_read_assign_s_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_2_read_assign_s (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="word_2_read_assign_s_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="2"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="8" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="4" bw="8" slack="2"/>
<pin id="302" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="8" slack="2"/>
<pin id="304" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_2_read_assign_s/7 "/>
</bind>
</comp>

<comp id="310" class="1005" name="word_1_read_assign_s_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="1"/>
<pin id="312" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_1_read_assign_s (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="word_1_read_assign_s_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="2"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="8" slack="2"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="4" bw="8" slack="1"/>
<pin id="320" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="6" bw="8" slack="2"/>
<pin id="322" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_1_read_assign_s/7 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_29_be_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29_be (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_29_be_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="2"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="8" slack="2"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="4" bw="8" slack="2"/>
<pin id="338" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="6" bw="8" slack="1"/>
<pin id="340" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_29_be/7 "/>
</bind>
</comp>

<comp id="346" class="1005" name="write_flag_i_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_i (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="write_flag_i_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="1" slack="1"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_i/8 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_2_2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_2 (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_2_2_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="1"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="8" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_2/8 "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_1_2_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_1_2_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="8" slack="1"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_2/8 "/>
</bind>
</comp>

<comp id="379" class="1005" name="i_i_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="1"/>
<pin id="381" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="i_i_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="1" slack="1"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/8 "/>
</bind>
</comp>

<comp id="391" class="1005" name="word_i_13_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="393" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_i_13 (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="word_i_13_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="8" slack="2"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="4" bw="8" slack="1"/>
<pin id="400" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_i_13/9 "/>
</bind>
</comp>

<comp id="405" class="1005" name="tmp_3_3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="1"/>
<pin id="407" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_3_3_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="2"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="8" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3_3/10 "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_2_3_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="1"/>
<pin id="418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_3 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_2_3_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="8" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_3/10 "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_1_3_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="1"/>
<pin id="429" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_3 (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_1_3_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="8" slack="1"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_3/10 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_0_s_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="1"/>
<pin id="440" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_s (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_0_s_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="1"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="8" slack="1"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_s/10 "/>
</bind>
</comp>

<comp id="448" class="1005" name="i_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="1"/>
<pin id="450" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="i_1_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="1"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="3" slack="0"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_3_3_be_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="1"/>
<pin id="461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_3_be (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_3_3_be_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="8" slack="2"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="4" bw="8" slack="2"/>
<pin id="469" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="6" bw="8" slack="2"/>
<pin id="471" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3_3_be/12 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_2_3_be_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="1"/>
<pin id="479" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_3_be (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_2_3_be_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="2"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="8" slack="1"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="4" bw="8" slack="2"/>
<pin id="487" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="6" bw="8" slack="2"/>
<pin id="489" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_3_be/12 "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_1_3_be_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="1"/>
<pin id="497" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_3_be (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_1_3_be_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="2"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="8" slack="2"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="4" bw="8" slack="1"/>
<pin id="505" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="6" bw="8" slack="2"/>
<pin id="507" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_3_be/12 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_0_be_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="1"/>
<pin id="515" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_be (phireg) "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_0_be_phi_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="2"/>
<pin id="519" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="8" slack="2"/>
<pin id="521" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="522" dir="0" index="4" bw="8" slack="2"/>
<pin id="523" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="524" dir="0" index="6" bw="8" slack="1"/>
<pin id="525" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_be/12 "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_3_5_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="1"/>
<pin id="533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_5 (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_3_5_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="1"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="8" slack="3"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_3_5/13 "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_2_5_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_5 (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_2_5_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="1"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="8" slack="3"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_5/13 "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_1_5_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="1"/>
<pin id="559" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_5 (phireg) "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_1_5_phi_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="2" bw="8" slack="3"/>
<pin id="565" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_5/13 "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_0_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="1"/>
<pin id="572" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_1 (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_0_1_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="8" slack="3"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_1/13 "/>
</bind>
</comp>

<comp id="582" class="1005" name="i_2_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="3" slack="1"/>
<pin id="584" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="586" class="1004" name="i_2_phi_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="3" slack="0"/>
<pin id="590" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="591" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/14 "/>
</bind>
</comp>

<comp id="593" class="1005" name="size_2_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="1"/>
<pin id="595" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="size_2 (phireg) "/>
</bind>
</comp>

<comp id="596" class="1004" name="size_2_phi_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="5"/>
<pin id="598" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="599" dir="0" index="2" bw="8" slack="1"/>
<pin id="600" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="601" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="size_2/14 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="1"/>
<pin id="606" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="word_i_load/8 word_i_load_1/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="exitcond3_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="5" slack="0"/>
<pin id="609" dir="0" index="1" bw="5" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_s_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_14_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="0"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="StgValue_26_store_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="key_load_cast1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="0"/>
<pin id="631" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="key_load_cast1/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="key_load_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="0"/>
<pin id="635" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="key_load_cast/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_15_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="1"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_16_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="exitcond2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="3" slack="0"/>
<pin id="650" dir="0" index="1" bw="3" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="i_7_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="0"/>
<pin id="662" dir="0" index="1" bw="3" slack="0"/>
<pin id="663" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_cast_cast_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="0"/>
<pin id="668" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_cast/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_18_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="0" index="1" bw="3" slack="0"/>
<pin id="673" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_19_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_30_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="3" slack="0"/>
<pin id="683" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_29_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="1"/>
<pin id="687" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_17_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="4" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="exitcond_i_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="i_8_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="write_flag_be_i_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="0" index="2" bw="1" slack="0"/>
<pin id="711" dir="0" index="3" bw="1" slack="0"/>
<pin id="712" dir="0" index="4" bw="1" slack="0"/>
<pin id="713" dir="0" index="5" bw="2" slack="0"/>
<pin id="714" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag_be_i/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_0_4_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="0"/>
<pin id="724" dir="0" index="2" bw="8" slack="1"/>
<pin id="725" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_0_4/8 "/>
</bind>
</comp>

<comp id="729" class="1004" name="word12_be_i_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="0" index="1" bw="8" slack="1"/>
<pin id="732" dir="0" index="2" bw="8" slack="0"/>
<pin id="733" dir="0" index="3" bw="8" slack="1"/>
<pin id="734" dir="0" index="4" bw="8" slack="1"/>
<pin id="735" dir="0" index="5" bw="2" slack="1"/>
<pin id="736" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="word12_be_i/9 "/>
</bind>
</comp>

<comp id="743" class="1004" name="word2_be_i_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="0" index="1" bw="8" slack="1"/>
<pin id="746" dir="0" index="2" bw="8" slack="1"/>
<pin id="747" dir="0" index="3" bw="8" slack="0"/>
<pin id="748" dir="0" index="4" bw="8" slack="0"/>
<pin id="749" dir="0" index="5" bw="2" slack="1"/>
<pin id="750" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="word2_be_i/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="word_be_i_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="0"/>
<pin id="759" dir="0" index="1" bw="8" slack="0"/>
<pin id="760" dir="0" index="2" bw="8" slack="0"/>
<pin id="761" dir="0" index="3" bw="8" slack="0"/>
<pin id="762" dir="0" index="4" bw="8" slack="0"/>
<pin id="763" dir="0" index="5" bw="2" slack="1"/>
<pin id="764" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="word_be_i/9 "/>
</bind>
</comp>

<comp id="771" class="1004" name="StgValue_96_store_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="0"/>
<pin id="773" dir="0" index="1" bw="8" slack="2"/>
<pin id="774" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_96/9 "/>
</bind>
</comp>

<comp id="776" class="1004" name="exitcond1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="3" slack="0"/>
<pin id="778" dir="0" index="1" bw="3" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/10 "/>
</bind>
</comp>

<comp id="782" class="1004" name="i_9_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="3" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/10 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_31_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="3" slack="0"/>
<pin id="790" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/10 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_21_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="0" index="1" bw="8" slack="0"/>
<pin id="795" dir="0" index="2" bw="8" slack="0"/>
<pin id="796" dir="0" index="3" bw="8" slack="0"/>
<pin id="797" dir="0" index="4" bw="8" slack="0"/>
<pin id="798" dir="0" index="5" bw="2" slack="0"/>
<pin id="799" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_21/10 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_22_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="0"/>
<pin id="808" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="811" class="1004" name="j_load_load_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="4"/>
<pin id="813" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/10 "/>
</bind>
</comp>

<comp id="814" class="1004" name="j_5_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/10 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_20_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20/10 "/>
</bind>
</comp>

<comp id="825" class="1004" name="StgValue_117_store_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="4"/>
<pin id="828" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_117/10 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_0_3_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="0" index="1" bw="8" slack="1"/>
<pin id="833" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_0_3/13 "/>
</bind>
</comp>

<comp id="837" class="1004" name="size_3_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="4"/>
<pin id="839" dir="0" index="1" bw="4" slack="0"/>
<pin id="840" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="size_3/13 "/>
</bind>
</comp>

<comp id="843" class="1004" name="exitcond_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="3" slack="0"/>
<pin id="845" dir="0" index="1" bw="3" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/14 "/>
</bind>
</comp>

<comp id="849" class="1004" name="i_10_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="3" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/14 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_23_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="5" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="0"/>
<pin id="858" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_24_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/14 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_32_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="3" slack="0"/>
<pin id="868" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/14 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_25_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="0" index="1" bw="8" slack="1"/>
<pin id="873" dir="0" index="2" bw="8" slack="1"/>
<pin id="874" dir="0" index="3" bw="8" slack="1"/>
<pin id="875" dir="0" index="4" bw="8" slack="1"/>
<pin id="876" dir="0" index="5" bw="2" slack="0"/>
<pin id="877" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_25/14 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_26_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="1"/>
<pin id="887" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26/15 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_27_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="1"/>
<pin id="892" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/15 "/>
</bind>
</comp>

<comp id="895" class="1004" name="size_4_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="1"/>
<pin id="898" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="size_4/15 "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_s_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="5" slack="0"/>
<pin id="906" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="910" class="1005" name="key_addr_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="4" slack="1"/>
<pin id="912" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="key_addr "/>
</bind>
</comp>

<comp id="915" class="1005" name="j_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="0"/>
<pin id="917" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="928" class="1005" name="i_7_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="3" slack="0"/>
<pin id="930" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="933" class="1005" name="expanded_key_addr_1_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="1"/>
<pin id="935" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expanded_key_addr_1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="tmp_30_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="2" slack="1"/>
<pin id="940" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="942" class="1005" name="tmp_17_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="3"/>
<pin id="944" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="946" class="1005" name="word_i_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="1"/>
<pin id="948" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word_i "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_0_6_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="1"/>
<pin id="954" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_6 "/>
</bind>
</comp>

<comp id="963" class="1005" name="i_8_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="2" slack="0"/>
<pin id="965" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="968" class="1005" name="write_flag_be_i_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_be_i "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_0_4_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="1"/>
<pin id="975" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_4 "/>
</bind>
</comp>

<comp id="978" class="1005" name="word12_be_i_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="1"/>
<pin id="980" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word12_be_i "/>
</bind>
</comp>

<comp id="983" class="1005" name="word2_be_i_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="8" slack="1"/>
<pin id="985" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="word2_be_i "/>
</bind>
</comp>

<comp id="991" class="1005" name="i_9_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="3" slack="0"/>
<pin id="993" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp_31_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="2" slack="1"/>
<pin id="998" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="sbox_hw_addr_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="1"/>
<pin id="1002" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sbox_hw_addr "/>
</bind>
</comp>

<comp id="1005" class="1005" name="rcon_hw_addr_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="1"/>
<pin id="1007" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rcon_hw_addr "/>
</bind>
</comp>

<comp id="1010" class="1005" name="tmp_0_7_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="1"/>
<pin id="1012" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_0_7 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="size_3_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="1"/>
<pin id="1020" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="size_3 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="i_10_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="3" slack="0"/>
<pin id="1028" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="expanded_key_addr_2_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="1"/>
<pin id="1033" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expanded_key_addr_2 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_25_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="1"/>
<pin id="1038" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="size_4_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="1"/>
<pin id="1043" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="size_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="228"><net_src comp="159" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="222" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="239"><net_src comp="171" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="250"><net_src comp="183" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="261"><net_src comp="195" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="288"><net_src comp="219" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="219" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="290"><net_src comp="219" pin="1"/><net_sink comp="278" pin=6"/></net>

<net id="291"><net_src comp="278" pin="8"/><net_sink comp="274" pin=0"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="306"><net_src comp="230" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="230" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="308"><net_src comp="230" pin="1"/><net_sink comp="296" pin=6"/></net>

<net id="309"><net_src comp="296" pin="8"/><net_sink comp="292" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="324"><net_src comp="241" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="241" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="241" pin="1"/><net_sink comp="314" pin=6"/></net>

<net id="327"><net_src comp="314" pin="8"/><net_sink comp="310" pin=0"/></net>

<net id="331"><net_src comp="328" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="342"><net_src comp="252" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="252" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="252" pin="1"/><net_sink comp="332" pin=4"/></net>

<net id="345"><net_src comp="332" pin="8"/><net_sink comp="328" pin=0"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="366"><net_src comp="230" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="367"><net_src comp="360" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="377"><net_src comp="241" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="378"><net_src comp="371" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="382"><net_src comp="40" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="390"><net_src comp="383" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="402"><net_src comp="357" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="219" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="404"><net_src comp="368" pin="1"/><net_sink comp="394" pin=4"/></net>

<net id="414"><net_src comp="252" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="408" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="425"><net_src comp="357" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="419" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="436"><net_src comp="368" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="430" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="447"><net_src comp="441" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="451"><net_src comp="30" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="459" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="473"><net_src comp="405" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="405" pin="1"/><net_sink comp="463" pin=4"/></net>

<net id="475"><net_src comp="405" pin="1"/><net_sink comp="463" pin=6"/></net>

<net id="476"><net_src comp="463" pin="8"/><net_sink comp="459" pin=0"/></net>

<net id="480"><net_src comp="477" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="491"><net_src comp="416" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="492"><net_src comp="416" pin="1"/><net_sink comp="481" pin=4"/></net>

<net id="493"><net_src comp="416" pin="1"/><net_sink comp="481" pin=6"/></net>

<net id="494"><net_src comp="481" pin="8"/><net_sink comp="477" pin=0"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="509"><net_src comp="427" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="510"><net_src comp="427" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="427" pin="1"/><net_sink comp="499" pin=6"/></net>

<net id="512"><net_src comp="499" pin="8"/><net_sink comp="495" pin=0"/></net>

<net id="516"><net_src comp="513" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="527"><net_src comp="438" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="528"><net_src comp="438" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="438" pin="1"/><net_sink comp="517" pin=4"/></net>

<net id="530"><net_src comp="517" pin="8"/><net_sink comp="513" pin=0"/></net>

<net id="534"><net_src comp="531" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="541"><net_src comp="405" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="219" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="543"><net_src comp="535" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="547"><net_src comp="544" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="554"><net_src comp="416" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="230" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="556"><net_src comp="548" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="567"><net_src comp="427" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="241" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="569"><net_src comp="561" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="573"><net_src comp="570" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="580"><net_src comp="252" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="581"><net_src comp="574" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="585"><net_src comp="30" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="602"><net_src comp="207" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="596" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="611"><net_src comp="152" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="10" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="152" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="16" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="152" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="628"><net_src comp="20" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="79" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="629" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="641"><net_src comp="638" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="646"><net_src comp="211" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="26" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="267" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="32" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="267" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="36" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="267" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="32" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="207" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="666" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="684"><net_src comp="267" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="207" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="38" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="383" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="48" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="383" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="42" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="715"><net_src comp="52" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="54" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="350" pin="4"/><net_sink comp="707" pin=2"/></net>

<net id="718"><net_src comp="350" pin="4"/><net_sink comp="707" pin=3"/></net>

<net id="719"><net_src comp="350" pin="4"/><net_sink comp="707" pin=4"/></net>

<net id="720"><net_src comp="383" pin="4"/><net_sink comp="707" pin=5"/></net>

<net id="726"><net_src comp="350" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="604" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="252" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="737"><net_src comp="56" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="738"><net_src comp="368" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="394" pin="6"/><net_sink comp="729" pin=2"/></net>

<net id="740"><net_src comp="368" pin="1"/><net_sink comp="729" pin=3"/></net>

<net id="741"><net_src comp="368" pin="1"/><net_sink comp="729" pin=4"/></net>

<net id="742"><net_src comp="379" pin="1"/><net_sink comp="729" pin=5"/></net>

<net id="751"><net_src comp="56" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="752"><net_src comp="357" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="357" pin="1"/><net_sink comp="743" pin=2"/></net>

<net id="754"><net_src comp="394" pin="6"/><net_sink comp="743" pin=3"/></net>

<net id="755"><net_src comp="394" pin="6"/><net_sink comp="743" pin=4"/></net>

<net id="756"><net_src comp="379" pin="1"/><net_sink comp="743" pin=5"/></net>

<net id="765"><net_src comp="56" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="394" pin="6"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="604" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="604" pin="1"/><net_sink comp="757" pin=3"/></net>

<net id="769"><net_src comp="604" pin="1"/><net_sink comp="757" pin=4"/></net>

<net id="770"><net_src comp="379" pin="1"/><net_sink comp="757" pin=5"/></net>

<net id="775"><net_src comp="757" pin="6"/><net_sink comp="771" pin=0"/></net>

<net id="780"><net_src comp="452" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="32" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="452" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="36" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="791"><net_src comp="452" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="800"><net_src comp="56" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="441" pin="4"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="430" pin="4"/><net_sink comp="792" pin=2"/></net>

<net id="803"><net_src comp="419" pin="4"/><net_sink comp="792" pin=3"/></net>

<net id="804"><net_src comp="408" pin="4"/><net_sink comp="792" pin=4"/></net>

<net id="805"><net_src comp="788" pin="1"/><net_sink comp="792" pin=5"/></net>

<net id="809"><net_src comp="792" pin="6"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="818"><net_src comp="811" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="20" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="811" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="829"><net_src comp="814" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="834"><net_src comp="126" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="438" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="836"><net_src comp="830" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="841"><net_src comp="207" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="58" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="586" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="32" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="586" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="36" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="60" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="596" pin="4"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="855" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="869"><net_src comp="586" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="878"><net_src comp="56" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="879"><net_src comp="570" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="557" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="881"><net_src comp="544" pin="1"/><net_sink comp="870" pin=3"/></net>

<net id="882"><net_src comp="531" pin="1"/><net_sink comp="870" pin=4"/></net>

<net id="883"><net_src comp="866" pin="1"/><net_sink comp="870" pin=5"/></net>

<net id="888"><net_src comp="92" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="884" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="893"><net_src comp="593" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="899"><net_src comp="62" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="593" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="907"><net_src comp="613" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="913"><net_src comp="72" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="918"><net_src comp="64" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="921"><net_src comp="915" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="931"><net_src comp="654" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="936"><net_src comp="98" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="941"><net_src comp="681" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="689" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="68" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="955"><net_src comp="92" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="958"><net_src comp="952" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="959"><net_src comp="952" pin="1"/><net_sink comp="332" pin=6"/></net>

<net id="966"><net_src comp="701" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="971"><net_src comp="707" pin="6"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="976"><net_src comp="721" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="981"><net_src comp="729" pin="6"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="986"><net_src comp="743" pin="6"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="994"><net_src comp="782" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="999"><net_src comp="788" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="106" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1008"><net_src comp="119" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="1013"><net_src comp="113" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1016"><net_src comp="1010" pin="1"/><net_sink comp="499" pin=4"/></net>

<net id="1017"><net_src comp="1010" pin="1"/><net_sink comp="517" pin=6"/></net>

<net id="1021"><net_src comp="837" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1029"><net_src comp="849" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="1034"><net_src comp="132" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="1039"><net_src comp="870" pin="6"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1044"><net_src comp="895" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="596" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: expanded_key | {3 15 }
 - Input state : 
	Port: aes128_expand_key_hw : expanded_key | {5 6 14 15 }
	Port: aes128_expand_key_hw : key | {2 3 }
	Port: aes128_expand_key_hw : sbox_hw | {10 11 }
	Port: aes128_expand_key_hw : rcon_hw | {10 13 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		tmp_s : 1
		StgValue_21 : 2
		tmp_14 : 1
		key_addr : 2
		key_load : 3
		StgValue_26 : 1
	State 3
		key_load_cast1 : 1
		key_load_cast : 2
		expanded_key_addr : 1
		StgValue_33 : 3
	State 4
		tmp_16 : 1
		StgValue_42 : 2
	State 5
		exitcond2 : 1
		i_7 : 1
		StgValue_53 : 2
		tmp : 1
		tmp_cast_cast : 1
		tmp_18 : 2
		tmp_19 : 3
		expanded_key_addr_1 : 4
		tmp_0_6 : 5
		tmp_30 : 1
		tmp_17 : 1
		StgValue_63 : 2
	State 6
	State 7
	State 8
		exitcond_i : 1
		i_8 : 1
		StgValue_83 : 2
		StgValue_84 : 1
		write_flag_be_i : 1
		tmp_0_4 : 1
	State 9
		word12_be_i : 1
		word2_be_i : 1
		word_be_i : 1
		StgValue_96 : 2
	State 10
		exitcond1 : 1
		i_9 : 1
		StgValue_106 : 2
		tmp_31 : 1
		tmp_21 : 2
		tmp_22 : 3
		sbox_hw_addr : 4
		tmp_0_7 : 5
		j_5 : 1
		tmp_20 : 1
		rcon_hw_addr : 2
		rcon_hw_load : 3
		StgValue_117 : 2
	State 11
	State 12
	State 13
		tmp_0_3 : 1
		tmp_3_5 : 1
		tmp_2_5 : 1
		tmp_1_5 : 1
		tmp_0_1 : 1
	State 14
		exitcond : 1
		i_10 : 1
		StgValue_142 : 2
		tmp_23 : 1
		tmp_24 : 2
		expanded_key_addr_2 : 3
		expanded_key_load : 4
		tmp_32 : 1
		tmp_25 : 2
	State 15
		tmp_26 : 1
		expanded_key_addr_3 : 1
		StgValue_154 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |      tmp_s_fu_613      |    0    |    15   |
|          |       i_7_fu_654       |    0    |    12   |
|          |      tmp_18_fu_670     |    0    |    15   |
|          |       i_8_fu_701       |    0    |    10   |
|    add   |       i_9_fu_782       |    0    |    12   |
|          |       j_5_fu_814       |    0    |    39   |
|          |      size_3_fu_837     |    0    |    15   |
|          |       i_10_fu_849      |    0    |    12   |
|          |      tmp_23_fu_855     |    0    |    15   |
|          |      size_4_fu_895     |    0    |    15   |
|----------|------------------------|---------|---------|
|          | write_flag_be_i_fu_707 |    0    |    21   |
|          |   word12_be_i_fu_729   |    0    |    21   |
|    mux   |    word2_be_i_fu_743   |    0    |    21   |
|          |    word_be_i_fu_757    |    0    |    21   |
|          |      tmp_21_fu_792     |    0    |    21   |
|          |      tmp_25_fu_870     |    0    |    21   |
|----------|------------------------|---------|---------|
|          |    exitcond3_fu_607    |    0    |    11   |
|          |      tmp_16_fu_642     |    0    |    11   |
|          |    exitcond2_fu_648    |    0    |    9    |
|   icmp   |      tmp_17_fu_689     |    0    |    9    |
|          |    exitcond_i_fu_695   |    0    |    8    |
|          |    exitcond1_fu_776    |    0    |    9    |
|          |     exitcond_fu_843    |    0    |    9    |
|----------|------------------------|---------|---------|
|          |       tmp_fu_660       |    0    |    3    |
|    xor   |     tmp_0_3_fu_830     |    0    |    8    |
|          |      tmp_26_fu_884     |    0    |    8    |
|----------|------------------------|---------|---------|
|  select  |     tmp_0_4_fu_721     |    0    |    8    |
|----------|------------------------|---------|---------|
|          |      tmp_14_fu_619     |    0    |    0    |
|          |  key_load_cast_fu_633  |    0    |    0    |
|          |      tmp_15_fu_638     |    0    |    0    |
|   zext   |      tmp_19_fu_676     |    0    |    0    |
|          |      tmp_22_fu_806     |    0    |    0    |
|          |      tmp_24_fu_861     |    0    |    0    |
|          |      tmp_27_fu_890     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |  key_load_cast1_fu_629 |    0    |    0    |
|   sext   |  tmp_cast_cast_fu_666  |    0    |    0    |
|          |      tmp_20_fu_820     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_30_fu_681     |    0    |    0    |
|   trunc  |      tmp_29_fu_685     |    0    |    0    |
|          |      tmp_31_fu_788     |    0    |    0    |
|          |      tmp_32_fu_866     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   379   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| expanded_key_addr_1_reg_933|    8   |
|expanded_key_addr_2_reg_1031|    8   |
|        i_10_reg_1026       |    3   |
|         i_1_reg_448        |    3   |
|         i_2_reg_582        |    3   |
|         i_7_reg_928        |    3   |
|         i_8_reg_963        |    2   |
|         i_9_reg_991        |    3   |
|         i_i_reg_379        |    2   |
|          i_reg_263         |    3   |
|          j_reg_915         |   32   |
|      key_addr_reg_910      |    4   |
|    rcon_hw_addr_reg_1005   |    8   |
|    sbox_hw_addr_reg_1000   |    8   |
|       size_1_reg_207       |    8   |
|       size_2_reg_593       |    8   |
|       size_3_reg_1018      |    8   |
|       size_4_reg_1041      |    8   |
|        size_reg_148        |    5   |
|       tmp_0_1_reg_570      |    8   |
|       tmp_0_4_reg_973      |    8   |
|       tmp_0_6_reg_952      |    8   |
|      tmp_0_7_reg_1010      |    8   |
|      tmp_0_be_reg_513      |    8   |
|        tmp_0_reg_195       |    8   |
|       tmp_0_s_reg_438      |    8   |
|       tmp_17_reg_942       |    1   |
|       tmp_1_2_reg_368      |    8   |
|     tmp_1_3_be_reg_495     |    8   |
|       tmp_1_3_reg_427      |    8   |
|       tmp_1_5_reg_557      |    8   |
|        tmp_1_reg_183       |    8   |
|       tmp_25_reg_1036      |    8   |
|      tmp_29_be_reg_328     |    8   |
|       tmp_2_2_reg_357      |    8   |
|     tmp_2_3_be_reg_477     |    8   |
|       tmp_2_3_reg_416      |    8   |
|       tmp_2_5_reg_544      |    8   |
|        tmp_2_reg_171       |    8   |
|       tmp_30_reg_938       |    2   |
|       tmp_31_reg_996       |    2   |
|       tmp_33_reg_252       |    8   |
|     tmp_3_3_be_reg_459     |    8   |
|       tmp_3_3_reg_405      |    8   |
|       tmp_3_5_reg_531      |    8   |
|        tmp_3_reg_159       |    8   |
|        tmp_s_reg_904       |    5   |
|     word12_be_i_reg_978    |    8   |
|     word2_be_i_reg_983     |    8   |
| word_1_read_assign_reg_241 |    8   |
|word_1_read_assign_s_reg_310|    8   |
| word_2_read_assign_reg_230 |    8   |
|word_2_read_assign_s_reg_292|    8   |
| word_3_read_assign_reg_219 |    8   |
|word_3_read_assign_s_reg_274|    8   |
|      word_i_13_reg_391     |    8   |
|       word_i_reg_946       |    8   |
|   write_flag_be_i_reg_968  |    1   |
|    write_flag_i_reg_346    |    1   |
+----------------------------+--------+
|            Total           |   411  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_92 |  p0  |   6  |   8  |   48   ||    33   |
|  grp_access_fu_92 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_113 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   8  |   16   ||    9    |
|   tmp_3_reg_159   |  p0  |   2  |   8  |   16   ||    9    |
|   tmp_2_reg_171   |  p0  |   2  |   8  |   16   ||    9    |
|   tmp_1_reg_183   |  p0  |   2  |   8  |   16   ||    9    |
|   tmp_0_reg_195   |  p0  |   2  |   8  |   16   ||    9    |
|   size_1_reg_207  |  p0  |   2  |   8  |   16   ||    9    |
|    i_i_reg_379    |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   188  ||  19.642 ||   123   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   379  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   19   |    -   |   123  |
|  Register |    -   |   411  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   411  |   502  |
+-----------+--------+--------+--------+
