<profile>

<section name = "Vivado HLS Report for 'add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s'" level="0">
<item name = "Date">Tue Jul 30 11:18:15 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.78 ns, 2.000 ns, 0.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4099, 4099, 11.387 us, 11.387 us, 4099, 4099, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- AddLoop">4097, 4097, 3, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 80, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 93, -</column>
<column name="Register">-, -, 39, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1192_fu_139_p2">+, 0, 0, 9, 9, 9</column>
<column name="add_ln703_fu_153_p2">+, 0, 0, 8, 8, 8</column>
<column name="i_fu_126_p2">+, 0, 0, 13, 13, 1</column>
<column name="and_ln785_fu_172_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln15_fu_120_p2">icmp, 0, 0, 13, 13, 14</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="out_data_data_V_fu_192_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln384_fu_178_p3">select, 0, 0, 9, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln384_fu_186_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln785_fu_166_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="data1_V_data_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="data2_V_data_V_blk_n">9, 2, 1, 2</column>
<column name="i_0_reg_109">9, 2, 13, 26</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_0_reg_109">13, 0, 13, 0</column>
<column name="icmp_ln15_reg_200">1, 0, 1, 0</column>
<column name="icmp_ln15_reg_200_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="out_data_data_V_reg_215">8, 0, 8, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_data_0_V_reg_209">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, add&lt;array,array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config5&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, add&lt;array,array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config5&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, add&lt;array,array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config5&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, add&lt;array,array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config5&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, add&lt;array,array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config5&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, add&lt;array,array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config5&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, add&lt;array,array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config5&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, add&lt;array,array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config5&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, add&lt;array,array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config5&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, add&lt;array,array&lt;ap_fixed,1u&gt;,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config5&gt;, return value</column>
<column name="data1_V_data_V_TDATA">in, 8, axis, data1_V_data_V, pointer</column>
<column name="data1_V_data_V_TVALID">in, 1, axis, data1_V_data_V, pointer</column>
<column name="data1_V_data_V_TREADY">out, 1, axis, data1_V_data_V, pointer</column>
<column name="data2_V_data_V_dout">in, 8, ap_fifo, data2_V_data_V, pointer</column>
<column name="data2_V_data_V_empty_n">in, 1, ap_fifo, data2_V_data_V, pointer</column>
<column name="data2_V_data_V_read">out, 1, ap_fifo, data2_V_data_V, pointer</column>
<column name="res_V_data_V_din">out, 8, ap_fifo, res_V_data_V, pointer</column>
<column name="res_V_data_V_full_n">in, 1, ap_fifo, res_V_data_V, pointer</column>
<column name="res_V_data_V_write">out, 1, ap_fifo, res_V_data_V, pointer</column>
</table>
</item>
</section>
</profile>
