{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 17 17:08:39 2018 " "Info: Processing started: Wed Jan 17 17:08:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_mod_16 -c counter_mod_16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter_mod_16 -c counter_mod_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Radzio/Desktop/fpga/verilog/divider.v " "Warning: Can't analyze file -- file C:/Users/Radzio/Desktop/fpga/verilog/divider.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Radzio/Desktop/fpga/verilog/counter.v " "Warning: Can't analyze file -- file C:/Users/Radzio/Desktop/fpga/verilog/counter.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Radzio/Desktop/fpga/verilog/transcoder.v " "Warning: Can't analyze file -- file C:/Users/Radzio/Desktop/fpga/verilog/transcoder.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.v " "Warning: Can't analyze file -- file C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/divider.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transcoder.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file transcoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transcoder " "Info: Found entity 1: transcoder" {  } { { "transcoder.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/transcoder.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod_16.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter_mod_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_mod_16 " "Info: Found entity 1: counter_mod_16" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_mod_16.sv(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at counter_mod_16.sv(9): instance has no name" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_mod_16.sv(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at counter_mod_16.sv(10): instance has no name" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "counter_mod_16.sv(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at counter_mod_16.sv(11): instance has no name" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_mod_16 " "Info: Elaborating entity \"counter_mod_16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:comb_4 " "Info: Elaborating entity \"divider\" for hierarchy \"divider:comb_4\"" {  } { { "counter_mod_16.sv" "comb_4" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 divider.sv(11) " "Warning (10230): Verilog HDL assignment warning at divider.sv(11): truncated value with size 32 to match size of target (25)" {  } { { "divider.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/divider.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:comb_5 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:comb_5\"" {  } { { "counter_mod_16.sv" "comb_5" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.sv(8) " "Warning (10230): Verilog HDL assignment warning at counter.sv(8): truncated value with size 32 to match size of target (4)" {  } { { "counter.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.sv(10) " "Warning (10230): Verilog HDL assignment warning at counter.sv(10): truncated value with size 32 to match size of target (4)" {  } { { "counter.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transcoder transcoder:comb_6 " "Info: Elaborating entity \"transcoder\" for hierarchy \"transcoder:comb_6\"" {  } { { "counter_mod_16.sv" "comb_6" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "counter:comb_5\|value\[0\]~4 4 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: \"counter:comb_5\|value\[0\]~4\"" {  } { { "counter.sv" "value\[0\]~4" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter.sv" 6 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "divider:comb_4\|d_divider\[0\]~0 25 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=25) from the following logic: \"divider:comb_4\|d_divider\[0\]~0\"" {  } { { "divider.sv" "d_divider\[0\]~0" { Text "C:/Users/Radzio/Desktop/fpga/verilog/divider.sv" 7 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:comb_5\|lpm_counter:value_rtl_0 " "Info: Elaborated megafunction instantiation \"counter:comb_5\|lpm_counter:value_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:comb_5\|lpm_counter:value_rtl_0 " "Info: Instantiated megafunction \"counter:comb_5\|lpm_counter:value_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter counter:comb_5\|lpm_counter:value_rtl_0 " "Info: Elaborated megafunction instantiation \"counter:comb_5\|lpm_counter:value_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"counter:comb_5\|lpm_counter:value_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:comb_4\|lpm_counter:d_divider_rtl_1 " "Info: Elaborated megafunction instantiation \"divider:comb_4\|lpm_counter:d_divider_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:comb_4\|lpm_counter:d_divider_rtl_1 " "Info: Instantiated megafunction \"divider:comb_4\|lpm_counter:d_divider_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Info: Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter divider:comb_4\|lpm_counter:d_divider_rtl_1 " "Info: Elaborated megafunction instantiation \"divider:comb_4\|lpm_counter:d_divider_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"divider:comb_4\|lpm_counter:d_divider_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "b GND " "Warning (13410): Pin \"b\" is stuck at GND" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "c GND " "Warning (13410): Pin \"c\" is stuck at GND" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "g VCC " "Warning (13410): Pin \"g\" is stuck at VCC" {  } { { "counter_mod_16.sv" "" { Text "C:/Users/Radzio/Desktop/fpga/verilog/counter_mod_16.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Info: Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Info: Implemented 37 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "280 " "Info: Peak virtual memory: 280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 17 17:08:40 2018 " "Info: Processing ended: Wed Jan 17 17:08:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
