{"Source Block": ["oh/src/mio/hdl/mrx_fifo.v@43:53@HdlIdDef", "   wire [4:0] \t    amode_ctrlmode;\n   wire [AW-1:0]    amode_dstaddr;\n   wire [AW-1:0]    amode_srcaddr;\n   wire [AW-1:0]    amode_data;\n   wire [PW-1:0]    emode_packet;\n   wire \t    emode_done;\n      \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [PW-1:0]\tamode_packet;\t\t// From e2p_amode of emesh2packet.v\n   // End of automatics\n"], "Clone Blocks": [["oh/src/etrace/dv/dut_etrace.v@42:52", "   //TODO: finish readback\n   wire [DW-1:0]     mi_dout;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [3:0]\t\tmi_ctrlmode;\t\t// From e2p of packet2emesh.v\n   wire [DW-1:0]\tmi_data;\t\t// From e2p of packet2emesh.v\n   wire [1:0]\t\tmi_datamode;\t\t// From e2p of packet2emesh.v\n   wire [AW-1:0]\tmi_dstaddr;\t\t// From e2p of packet2emesh.v\n   wire [AW-1:0]\tmi_srcaddr;\t\t// From e2p of packet2emesh.v\n   wire\t\t\tmi_write;\t\t// From e2p of packet2emesh.v\n"], ["oh/src/mio/hdl/mrx_fifo.v@39:49", "   wire \t    fifo_access;\n   wire [191:0]     mux_data;\n   wire  \t    amode_write;\n   wire [1:0] \t    amode_datamode;\n   wire [4:0] \t    amode_ctrlmode;\n   wire [AW-1:0]    amode_dstaddr;\n   wire [AW-1:0]    amode_srcaddr;\n   wire [AW-1:0]    amode_data;\n   wire [PW-1:0]    emode_packet;\n   wire \t    emode_done;\n      \n"], ["oh/src/etrace/dv/dut_etrace.v@43:53", "   wire [DW-1:0]     mi_dout;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [3:0]\t\tmi_ctrlmode;\t\t// From e2p of packet2emesh.v\n   wire [DW-1:0]\tmi_data;\t\t// From e2p of packet2emesh.v\n   wire [1:0]\t\tmi_datamode;\t\t// From e2p of packet2emesh.v\n   wire [AW-1:0]\tmi_dstaddr;\t\t// From e2p of packet2emesh.v\n   wire [AW-1:0]\tmi_srcaddr;\t\t// From e2p of packet2emesh.v\n   wire\t\t\tmi_write;\t\t// From e2p of packet2emesh.v\n   // End of automatics\n"], ["oh/src/emailbox/hdl/emailbox.v@75:85", "   wire [31:0] \t   mailbox_status;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\treg_ctrlmode;\t\t// From p2e1 of packet2emesh.v\n   wire [AW-1:0]\treg_data;\t\t// From p2e1 of packet2emesh.v\n   wire [1:0]\t\treg_datamode;\t\t// From p2e1 of packet2emesh.v\n   wire [AW-1:0]\treg_dstaddr;\t\t// From p2e1 of packet2emesh.v\n   wire [AW-1:0]\treg_srcaddr;\t\t// From p2e1 of packet2emesh.v\n   wire\t\t\treg_write;\t\t// From p2e1 of packet2emesh.v\n   // End of automatics\n"], ["oh/src/mio/hdl/mrx_fifo.v@42:52", "   wire [1:0] \t    amode_datamode;\n   wire [4:0] \t    amode_ctrlmode;\n   wire [AW-1:0]    amode_dstaddr;\n   wire [AW-1:0]    amode_srcaddr;\n   wire [AW-1:0]    amode_data;\n   wire [PW-1:0]    emode_packet;\n   wire \t    emode_done;\n      \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [PW-1:0]\tamode_packet;\t\t// From e2p_amode of emesh2packet.v\n"], ["oh/src/mio/hdl/mrx_fifo.v@40:50", "   wire [191:0]     mux_data;\n   wire  \t    amode_write;\n   wire [1:0] \t    amode_datamode;\n   wire [4:0] \t    amode_ctrlmode;\n   wire [AW-1:0]    amode_dstaddr;\n   wire [AW-1:0]    amode_srcaddr;\n   wire [AW-1:0]    amode_data;\n   wire [PW-1:0]    emode_packet;\n   wire \t    emode_done;\n      \n   /*AUTOWIRE*/\n"], ["oh/src/mio/hdl/mrx_fifo.v@41:51", "   wire  \t    amode_write;\n   wire [1:0] \t    amode_datamode;\n   wire [4:0] \t    amode_ctrlmode;\n   wire [AW-1:0]    amode_dstaddr;\n   wire [AW-1:0]    amode_srcaddr;\n   wire [AW-1:0]    amode_data;\n   wire [PW-1:0]    emode_packet;\n   wire \t    emode_done;\n      \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n"], ["oh/src/emmu/hdl/emmu.v@66:76", "   wire [AW-1:0]      emesh_dstaddr_in;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\treg_ctrlmode;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\treg_data;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\treg_datamode;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\treg_dstaddr;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\treg_srcaddr;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\treg_write;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n"]], "Diff Content": {"Delete": [], "Add": [[48, "   wire \t    emode_active;\n"]]}}