Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jul 11 23:27:39 2023
| Host         : DESKTOP-AJV8A0J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_led_timing_summary_routed.rpt -pb pwm_led_timing_summary_routed.pb -rpx pwm_led_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_led
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      7           
SYNTH-13   Warning   combinational multiplier       1           
TIMING-16  Warning   Large setup violation          13          
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.696     -149.313                     13                   77        0.259        0.000                      0                   77        3.500        0.000                       0                    57  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin           -11.696     -149.313                     13                   77        0.259        0.000                      0                   77        3.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           13  Failing Endpoints,  Worst Slack      -11.696ns,  Total Violation     -149.313ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.696ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.802ns  (logic 10.696ns (54.016%)  route 9.106ns (45.984%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 12.999 - 8.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.701     5.303    clk_IBUF_BUFG
    SLICE_X77Y105        FDCE                                         r  current_duty_cycle_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  current_duty_cycle_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.400     6.160    current_duty_cycle_reg[2]_repN_1
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      3.841    10.001 r  pwm_out2/P[17]
                         net (fo=2, routed)           0.881    10.881    pwm_out2_n_88
    SLICE_X78Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.431 r  pwm_out_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    11.431    pwm_out_reg_i_122_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 f  pwm_out_reg_i_62/O[1]
                         net (fo=33, routed)          0.510    12.264    pwm_out20_out[5]
    SLICE_X79Y108        LUT3 (Prop_lut3_I1_O)        0.306    12.570 r  pwm_out_i_350/O
                         net (fo=1, routed)           0.649    13.219    pwm_out_i_350_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.604 r  pwm_out_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.604    pwm_out_reg_i_235_n_0
    SLICE_X81Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.938 r  pwm_out_reg_i_171/O[1]
                         net (fo=5, routed)           0.908    14.846    pwm_out_reg_i_171_n_6
    SLICE_X85Y110        LUT3 (Prop_lut3_I1_O)        0.303    15.149 r  pwm_out_i_234/O
                         net (fo=1, routed)           0.407    15.556    pwm_out_i_234_n_0
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.124    15.680 r  pwm_out_i_147/O
                         net (fo=1, routed)           0.473    16.153    pwm_out_i_147_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.660 r  pwm_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.660    pwm_out_reg_i_87_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.899 r  pwm_out_reg_i_48/O[2]
                         net (fo=12, routed)          0.961    17.860    pwm_out_reg_i_48_n_5
    SLICE_X83Y112        LUT3 (Prop_lut3_I0_O)        0.302    18.162 r  pwm_out_i_182/O
                         net (fo=1, routed)           0.786    18.948    pwm_out_i_182_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.455 r  pwm_out_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.455    pwm_out_reg_i_113_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.768 r  pwm_out_reg_i_54/O[3]
                         net (fo=3, routed)           0.609    20.377    pwm_out_reg_i_54_n_4
    SLICE_X80Y114        LUT4 (Prop_lut4_I2_O)        0.306    20.683 r  pwm_out_i_136/O
                         net (fo=1, routed)           0.000    20.683    pwm_out_i_136_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.216 r  pwm_out_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.216    pwm_out_reg_i_67_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.373 r  pwm_out_reg_i_23/CO[1]
                         net (fo=25, routed)          0.803    22.175    pwm_out_reg_i_23_n_2
    SLICE_X78Y114        LUT5 (Prop_lut5_I1_O)        0.332    22.507 f  pwm_out_i_92/O
                         net (fo=1, routed)           0.407    22.914    pwm_out_i_92_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I1_O)        0.124    23.038 r  pwm_out_i_37/O
                         net (fo=1, routed)           0.330    23.368    pwm_out_i_37_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.894 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.894    pwm_out_reg_i_11_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  pwm_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.008    pwm_out_reg_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  pwm_out_reg_i_1/CO[3]
                         net (fo=13, routed)          0.983    25.105    p_0_in
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    11.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.577    12.999    clk_IBUF_BUFG
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_3/C
                         clock pessimism              0.259    13.258    
                         clock uncertainty           -0.035    13.223    
    SLICE_X80Y118        FDCE (Setup_fdce_C_D)        0.186    13.409    pwm_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                         -25.105    
  -------------------------------------------------------------------
                         slack                                -11.696    

Slack (VIOLATED) :        -11.696ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.802ns  (logic 10.696ns (54.016%)  route 9.106ns (45.984%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 12.999 - 8.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.701     5.303    clk_IBUF_BUFG
    SLICE_X77Y105        FDCE                                         r  current_duty_cycle_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  current_duty_cycle_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.400     6.160    current_duty_cycle_reg[2]_repN_1
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      3.841    10.001 r  pwm_out2/P[17]
                         net (fo=2, routed)           0.881    10.881    pwm_out2_n_88
    SLICE_X78Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.431 r  pwm_out_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    11.431    pwm_out_reg_i_122_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 f  pwm_out_reg_i_62/O[1]
                         net (fo=33, routed)          0.510    12.264    pwm_out20_out[5]
    SLICE_X79Y108        LUT3 (Prop_lut3_I1_O)        0.306    12.570 r  pwm_out_i_350/O
                         net (fo=1, routed)           0.649    13.219    pwm_out_i_350_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.604 r  pwm_out_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.604    pwm_out_reg_i_235_n_0
    SLICE_X81Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.938 r  pwm_out_reg_i_171/O[1]
                         net (fo=5, routed)           0.908    14.846    pwm_out_reg_i_171_n_6
    SLICE_X85Y110        LUT3 (Prop_lut3_I1_O)        0.303    15.149 r  pwm_out_i_234/O
                         net (fo=1, routed)           0.407    15.556    pwm_out_i_234_n_0
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.124    15.680 r  pwm_out_i_147/O
                         net (fo=1, routed)           0.473    16.153    pwm_out_i_147_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.660 r  pwm_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.660    pwm_out_reg_i_87_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.899 r  pwm_out_reg_i_48/O[2]
                         net (fo=12, routed)          0.961    17.860    pwm_out_reg_i_48_n_5
    SLICE_X83Y112        LUT3 (Prop_lut3_I0_O)        0.302    18.162 r  pwm_out_i_182/O
                         net (fo=1, routed)           0.786    18.948    pwm_out_i_182_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.455 r  pwm_out_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.455    pwm_out_reg_i_113_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.768 r  pwm_out_reg_i_54/O[3]
                         net (fo=3, routed)           0.609    20.377    pwm_out_reg_i_54_n_4
    SLICE_X80Y114        LUT4 (Prop_lut4_I2_O)        0.306    20.683 r  pwm_out_i_136/O
                         net (fo=1, routed)           0.000    20.683    pwm_out_i_136_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.216 r  pwm_out_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.216    pwm_out_reg_i_67_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.373 r  pwm_out_reg_i_23/CO[1]
                         net (fo=25, routed)          0.803    22.175    pwm_out_reg_i_23_n_2
    SLICE_X78Y114        LUT5 (Prop_lut5_I1_O)        0.332    22.507 f  pwm_out_i_92/O
                         net (fo=1, routed)           0.407    22.914    pwm_out_i_92_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I1_O)        0.124    23.038 r  pwm_out_i_37/O
                         net (fo=1, routed)           0.330    23.368    pwm_out_i_37_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.894 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.894    pwm_out_reg_i_11_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  pwm_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.008    pwm_out_reg_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  pwm_out_reg_i_1/CO[3]
                         net (fo=13, routed)          0.983    25.105    p_0_in
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    11.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.577    12.999    clk_IBUF_BUFG
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_4/C
                         clock pessimism              0.259    13.258    
                         clock uncertainty           -0.035    13.223    
    SLICE_X80Y118        FDCE (Setup_fdce_C_D)        0.186    13.409    pwm_out_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                         -25.105    
  -------------------------------------------------------------------
                         slack                                -11.696    

Slack (VIOLATED) :        -11.602ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_11/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.662ns  (logic 10.696ns (54.400%)  route 8.966ns (45.600%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 13.001 - 8.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.701     5.303    clk_IBUF_BUFG
    SLICE_X77Y105        FDCE                                         r  current_duty_cycle_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  current_duty_cycle_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.400     6.160    current_duty_cycle_reg[2]_repN_1
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      3.841    10.001 r  pwm_out2/P[17]
                         net (fo=2, routed)           0.881    10.881    pwm_out2_n_88
    SLICE_X78Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.431 r  pwm_out_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    11.431    pwm_out_reg_i_122_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 f  pwm_out_reg_i_62/O[1]
                         net (fo=33, routed)          0.510    12.264    pwm_out20_out[5]
    SLICE_X79Y108        LUT3 (Prop_lut3_I1_O)        0.306    12.570 r  pwm_out_i_350/O
                         net (fo=1, routed)           0.649    13.219    pwm_out_i_350_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.604 r  pwm_out_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.604    pwm_out_reg_i_235_n_0
    SLICE_X81Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.938 r  pwm_out_reg_i_171/O[1]
                         net (fo=5, routed)           0.908    14.846    pwm_out_reg_i_171_n_6
    SLICE_X85Y110        LUT3 (Prop_lut3_I1_O)        0.303    15.149 r  pwm_out_i_234/O
                         net (fo=1, routed)           0.407    15.556    pwm_out_i_234_n_0
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.124    15.680 r  pwm_out_i_147/O
                         net (fo=1, routed)           0.473    16.153    pwm_out_i_147_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.660 r  pwm_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.660    pwm_out_reg_i_87_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.899 r  pwm_out_reg_i_48/O[2]
                         net (fo=12, routed)          0.961    17.860    pwm_out_reg_i_48_n_5
    SLICE_X83Y112        LUT3 (Prop_lut3_I0_O)        0.302    18.162 r  pwm_out_i_182/O
                         net (fo=1, routed)           0.786    18.948    pwm_out_i_182_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.455 r  pwm_out_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.455    pwm_out_reg_i_113_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.768 r  pwm_out_reg_i_54/O[3]
                         net (fo=3, routed)           0.609    20.377    pwm_out_reg_i_54_n_4
    SLICE_X80Y114        LUT4 (Prop_lut4_I2_O)        0.306    20.683 r  pwm_out_i_136/O
                         net (fo=1, routed)           0.000    20.683    pwm_out_i_136_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.216 r  pwm_out_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.216    pwm_out_reg_i_67_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.373 r  pwm_out_reg_i_23/CO[1]
                         net (fo=25, routed)          0.803    22.175    pwm_out_reg_i_23_n_2
    SLICE_X78Y114        LUT5 (Prop_lut5_I1_O)        0.332    22.507 f  pwm_out_i_92/O
                         net (fo=1, routed)           0.407    22.914    pwm_out_i_92_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I1_O)        0.124    23.038 r  pwm_out_i_37/O
                         net (fo=1, routed)           0.330    23.368    pwm_out_i_37_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.894 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.894    pwm_out_reg_i_11_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  pwm_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.008    pwm_out_reg_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  pwm_out_reg_i_1/CO[3]
                         net (fo=13, routed)          0.843    24.965    p_0_in
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    11.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.579    13.001    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_11/C
                         clock pessimism              0.259    13.260    
                         clock uncertainty           -0.035    13.225    
    SLICE_X81Y117        FDCE (Setup_fdce_C_D)        0.138    13.363    pwm_out_reg_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                         -24.965    
  -------------------------------------------------------------------
                         slack                                -11.602    

Slack (VIOLATED) :        -11.601ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.662ns  (logic 10.696ns (54.400%)  route 8.966ns (45.600%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 13.001 - 8.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.701     5.303    clk_IBUF_BUFG
    SLICE_X77Y105        FDCE                                         r  current_duty_cycle_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  current_duty_cycle_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.400     6.160    current_duty_cycle_reg[2]_repN_1
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      3.841    10.001 r  pwm_out2/P[17]
                         net (fo=2, routed)           0.881    10.881    pwm_out2_n_88
    SLICE_X78Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.431 r  pwm_out_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    11.431    pwm_out_reg_i_122_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 f  pwm_out_reg_i_62/O[1]
                         net (fo=33, routed)          0.510    12.264    pwm_out20_out[5]
    SLICE_X79Y108        LUT3 (Prop_lut3_I1_O)        0.306    12.570 r  pwm_out_i_350/O
                         net (fo=1, routed)           0.649    13.219    pwm_out_i_350_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.604 r  pwm_out_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.604    pwm_out_reg_i_235_n_0
    SLICE_X81Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.938 r  pwm_out_reg_i_171/O[1]
                         net (fo=5, routed)           0.908    14.846    pwm_out_reg_i_171_n_6
    SLICE_X85Y110        LUT3 (Prop_lut3_I1_O)        0.303    15.149 r  pwm_out_i_234/O
                         net (fo=1, routed)           0.407    15.556    pwm_out_i_234_n_0
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.124    15.680 r  pwm_out_i_147/O
                         net (fo=1, routed)           0.473    16.153    pwm_out_i_147_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.660 r  pwm_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.660    pwm_out_reg_i_87_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.899 r  pwm_out_reg_i_48/O[2]
                         net (fo=12, routed)          0.961    17.860    pwm_out_reg_i_48_n_5
    SLICE_X83Y112        LUT3 (Prop_lut3_I0_O)        0.302    18.162 r  pwm_out_i_182/O
                         net (fo=1, routed)           0.786    18.948    pwm_out_i_182_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.455 r  pwm_out_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.455    pwm_out_reg_i_113_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.768 r  pwm_out_reg_i_54/O[3]
                         net (fo=3, routed)           0.609    20.377    pwm_out_reg_i_54_n_4
    SLICE_X80Y114        LUT4 (Prop_lut4_I2_O)        0.306    20.683 r  pwm_out_i_136/O
                         net (fo=1, routed)           0.000    20.683    pwm_out_i_136_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.216 r  pwm_out_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.216    pwm_out_reg_i_67_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.373 r  pwm_out_reg_i_23/CO[1]
                         net (fo=25, routed)          0.803    22.175    pwm_out_reg_i_23_n_2
    SLICE_X78Y114        LUT5 (Prop_lut5_I1_O)        0.332    22.507 f  pwm_out_i_92/O
                         net (fo=1, routed)           0.407    22.914    pwm_out_i_92_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I1_O)        0.124    23.038 r  pwm_out_i_37/O
                         net (fo=1, routed)           0.330    23.368    pwm_out_i_37_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.894 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.894    pwm_out_reg_i_11_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  pwm_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.008    pwm_out_reg_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  pwm_out_reg_i_1/CO[3]
                         net (fo=13, routed)          0.843    24.965    p_0_in
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    11.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.579    13.001    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_2/C
                         clock pessimism              0.259    13.260    
                         clock uncertainty           -0.035    13.225    
    SLICE_X81Y117        FDCE (Setup_fdce_C_D)        0.139    13.364    pwm_out_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         13.364    
                         arrival time                         -24.965    
  -------------------------------------------------------------------
                         slack                                -11.601    

Slack (VIOLATED) :        -11.571ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_12/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.677ns  (logic 10.696ns (54.358%)  route 8.981ns (45.642%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 12.999 - 8.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.701     5.303    clk_IBUF_BUFG
    SLICE_X77Y105        FDCE                                         r  current_duty_cycle_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  current_duty_cycle_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.400     6.160    current_duty_cycle_reg[2]_repN_1
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      3.841    10.001 r  pwm_out2/P[17]
                         net (fo=2, routed)           0.881    10.881    pwm_out2_n_88
    SLICE_X78Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.431 r  pwm_out_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    11.431    pwm_out_reg_i_122_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 f  pwm_out_reg_i_62/O[1]
                         net (fo=33, routed)          0.510    12.264    pwm_out20_out[5]
    SLICE_X79Y108        LUT3 (Prop_lut3_I1_O)        0.306    12.570 r  pwm_out_i_350/O
                         net (fo=1, routed)           0.649    13.219    pwm_out_i_350_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.604 r  pwm_out_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.604    pwm_out_reg_i_235_n_0
    SLICE_X81Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.938 r  pwm_out_reg_i_171/O[1]
                         net (fo=5, routed)           0.908    14.846    pwm_out_reg_i_171_n_6
    SLICE_X85Y110        LUT3 (Prop_lut3_I1_O)        0.303    15.149 r  pwm_out_i_234/O
                         net (fo=1, routed)           0.407    15.556    pwm_out_i_234_n_0
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.124    15.680 r  pwm_out_i_147/O
                         net (fo=1, routed)           0.473    16.153    pwm_out_i_147_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.660 r  pwm_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.660    pwm_out_reg_i_87_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.899 r  pwm_out_reg_i_48/O[2]
                         net (fo=12, routed)          0.961    17.860    pwm_out_reg_i_48_n_5
    SLICE_X83Y112        LUT3 (Prop_lut3_I0_O)        0.302    18.162 r  pwm_out_i_182/O
                         net (fo=1, routed)           0.786    18.948    pwm_out_i_182_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.455 r  pwm_out_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.455    pwm_out_reg_i_113_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.768 r  pwm_out_reg_i_54/O[3]
                         net (fo=3, routed)           0.609    20.377    pwm_out_reg_i_54_n_4
    SLICE_X80Y114        LUT4 (Prop_lut4_I2_O)        0.306    20.683 r  pwm_out_i_136/O
                         net (fo=1, routed)           0.000    20.683    pwm_out_i_136_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.216 r  pwm_out_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.216    pwm_out_reg_i_67_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.373 r  pwm_out_reg_i_23/CO[1]
                         net (fo=25, routed)          0.803    22.175    pwm_out_reg_i_23_n_2
    SLICE_X78Y114        LUT5 (Prop_lut5_I1_O)        0.332    22.507 f  pwm_out_i_92/O
                         net (fo=1, routed)           0.407    22.914    pwm_out_i_92_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I1_O)        0.124    23.038 r  pwm_out_i_37/O
                         net (fo=1, routed)           0.330    23.368    pwm_out_i_37_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.894 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.894    pwm_out_reg_i_11_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  pwm_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.008    pwm_out_reg_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  pwm_out_reg_i_1/CO[3]
                         net (fo=13, routed)          0.858    24.980    p_0_in
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    11.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.577    12.999    clk_IBUF_BUFG
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_12/C
                         clock pessimism              0.259    13.258    
                         clock uncertainty           -0.035    13.223    
    SLICE_X80Y118        FDCE (Setup_fdce_C_D)        0.186    13.409    pwm_out_reg_lopt_replica_12
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                         -24.980    
  -------------------------------------------------------------------
                         slack                                -11.571    

Slack (VIOLATED) :        -11.571ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.677ns  (logic 10.696ns (54.358%)  route 8.981ns (45.642%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 12.999 - 8.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.701     5.303    clk_IBUF_BUFG
    SLICE_X77Y105        FDCE                                         r  current_duty_cycle_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  current_duty_cycle_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.400     6.160    current_duty_cycle_reg[2]_repN_1
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      3.841    10.001 r  pwm_out2/P[17]
                         net (fo=2, routed)           0.881    10.881    pwm_out2_n_88
    SLICE_X78Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.431 r  pwm_out_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    11.431    pwm_out_reg_i_122_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 f  pwm_out_reg_i_62/O[1]
                         net (fo=33, routed)          0.510    12.264    pwm_out20_out[5]
    SLICE_X79Y108        LUT3 (Prop_lut3_I1_O)        0.306    12.570 r  pwm_out_i_350/O
                         net (fo=1, routed)           0.649    13.219    pwm_out_i_350_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.604 r  pwm_out_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.604    pwm_out_reg_i_235_n_0
    SLICE_X81Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.938 r  pwm_out_reg_i_171/O[1]
                         net (fo=5, routed)           0.908    14.846    pwm_out_reg_i_171_n_6
    SLICE_X85Y110        LUT3 (Prop_lut3_I1_O)        0.303    15.149 r  pwm_out_i_234/O
                         net (fo=1, routed)           0.407    15.556    pwm_out_i_234_n_0
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.124    15.680 r  pwm_out_i_147/O
                         net (fo=1, routed)           0.473    16.153    pwm_out_i_147_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.660 r  pwm_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.660    pwm_out_reg_i_87_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.899 r  pwm_out_reg_i_48/O[2]
                         net (fo=12, routed)          0.961    17.860    pwm_out_reg_i_48_n_5
    SLICE_X83Y112        LUT3 (Prop_lut3_I0_O)        0.302    18.162 r  pwm_out_i_182/O
                         net (fo=1, routed)           0.786    18.948    pwm_out_i_182_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.455 r  pwm_out_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.455    pwm_out_reg_i_113_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.768 r  pwm_out_reg_i_54/O[3]
                         net (fo=3, routed)           0.609    20.377    pwm_out_reg_i_54_n_4
    SLICE_X80Y114        LUT4 (Prop_lut4_I2_O)        0.306    20.683 r  pwm_out_i_136/O
                         net (fo=1, routed)           0.000    20.683    pwm_out_i_136_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.216 r  pwm_out_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.216    pwm_out_reg_i_67_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.373 r  pwm_out_reg_i_23/CO[1]
                         net (fo=25, routed)          0.803    22.175    pwm_out_reg_i_23_n_2
    SLICE_X78Y114        LUT5 (Prop_lut5_I1_O)        0.332    22.507 f  pwm_out_i_92/O
                         net (fo=1, routed)           0.407    22.914    pwm_out_i_92_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I1_O)        0.124    23.038 r  pwm_out_i_37/O
                         net (fo=1, routed)           0.330    23.368    pwm_out_i_37_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.894 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.894    pwm_out_reg_i_11_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  pwm_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.008    pwm_out_reg_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  pwm_out_reg_i_1/CO[3]
                         net (fo=13, routed)          0.858    24.980    p_0_in
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    11.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.577    12.999    clk_IBUF_BUFG
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_8/C
                         clock pessimism              0.259    13.258    
                         clock uncertainty           -0.035    13.223    
    SLICE_X80Y118        FDCE (Setup_fdce_C_D)        0.186    13.409    pwm_out_reg_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                         -24.980    
  -------------------------------------------------------------------
                         slack                                -11.571    

Slack (VIOLATED) :        -11.476ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_9/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.536ns  (logic 10.696ns (54.750%)  route 8.840ns (45.250%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 13.001 - 8.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.701     5.303    clk_IBUF_BUFG
    SLICE_X77Y105        FDCE                                         r  current_duty_cycle_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  current_duty_cycle_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.400     6.160    current_duty_cycle_reg[2]_repN_1
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      3.841    10.001 r  pwm_out2/P[17]
                         net (fo=2, routed)           0.881    10.881    pwm_out2_n_88
    SLICE_X78Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.431 r  pwm_out_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    11.431    pwm_out_reg_i_122_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 f  pwm_out_reg_i_62/O[1]
                         net (fo=33, routed)          0.510    12.264    pwm_out20_out[5]
    SLICE_X79Y108        LUT3 (Prop_lut3_I1_O)        0.306    12.570 r  pwm_out_i_350/O
                         net (fo=1, routed)           0.649    13.219    pwm_out_i_350_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.604 r  pwm_out_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.604    pwm_out_reg_i_235_n_0
    SLICE_X81Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.938 r  pwm_out_reg_i_171/O[1]
                         net (fo=5, routed)           0.908    14.846    pwm_out_reg_i_171_n_6
    SLICE_X85Y110        LUT3 (Prop_lut3_I1_O)        0.303    15.149 r  pwm_out_i_234/O
                         net (fo=1, routed)           0.407    15.556    pwm_out_i_234_n_0
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.124    15.680 r  pwm_out_i_147/O
                         net (fo=1, routed)           0.473    16.153    pwm_out_i_147_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.660 r  pwm_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.660    pwm_out_reg_i_87_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.899 r  pwm_out_reg_i_48/O[2]
                         net (fo=12, routed)          0.961    17.860    pwm_out_reg_i_48_n_5
    SLICE_X83Y112        LUT3 (Prop_lut3_I0_O)        0.302    18.162 r  pwm_out_i_182/O
                         net (fo=1, routed)           0.786    18.948    pwm_out_i_182_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.455 r  pwm_out_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.455    pwm_out_reg_i_113_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.768 r  pwm_out_reg_i_54/O[3]
                         net (fo=3, routed)           0.609    20.377    pwm_out_reg_i_54_n_4
    SLICE_X80Y114        LUT4 (Prop_lut4_I2_O)        0.306    20.683 r  pwm_out_i_136/O
                         net (fo=1, routed)           0.000    20.683    pwm_out_i_136_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.216 r  pwm_out_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.216    pwm_out_reg_i_67_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.373 r  pwm_out_reg_i_23/CO[1]
                         net (fo=25, routed)          0.803    22.175    pwm_out_reg_i_23_n_2
    SLICE_X78Y114        LUT5 (Prop_lut5_I1_O)        0.332    22.507 f  pwm_out_i_92/O
                         net (fo=1, routed)           0.407    22.914    pwm_out_i_92_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I1_O)        0.124    23.038 r  pwm_out_i_37/O
                         net (fo=1, routed)           0.330    23.368    pwm_out_i_37_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.894 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.894    pwm_out_reg_i_11_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  pwm_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.008    pwm_out_reg_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  pwm_out_reg_i_1/CO[3]
                         net (fo=13, routed)          0.717    24.839    p_0_in
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    11.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.579    13.001    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_9/C
                         clock pessimism              0.259    13.260    
                         clock uncertainty           -0.035    13.225    
    SLICE_X81Y117        FDCE (Setup_fdce_C_D)        0.138    13.363    pwm_out_reg_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                         -24.839    
  -------------------------------------------------------------------
                         slack                                -11.476    

Slack (VIOLATED) :        -11.475ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.536ns  (logic 10.696ns (54.750%)  route 8.840ns (45.250%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 13.001 - 8.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.701     5.303    clk_IBUF_BUFG
    SLICE_X77Y105        FDCE                                         r  current_duty_cycle_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  current_duty_cycle_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.400     6.160    current_duty_cycle_reg[2]_repN_1
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      3.841    10.001 r  pwm_out2/P[17]
                         net (fo=2, routed)           0.881    10.881    pwm_out2_n_88
    SLICE_X78Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.431 r  pwm_out_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    11.431    pwm_out_reg_i_122_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 f  pwm_out_reg_i_62/O[1]
                         net (fo=33, routed)          0.510    12.264    pwm_out20_out[5]
    SLICE_X79Y108        LUT3 (Prop_lut3_I1_O)        0.306    12.570 r  pwm_out_i_350/O
                         net (fo=1, routed)           0.649    13.219    pwm_out_i_350_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.604 r  pwm_out_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.604    pwm_out_reg_i_235_n_0
    SLICE_X81Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.938 r  pwm_out_reg_i_171/O[1]
                         net (fo=5, routed)           0.908    14.846    pwm_out_reg_i_171_n_6
    SLICE_X85Y110        LUT3 (Prop_lut3_I1_O)        0.303    15.149 r  pwm_out_i_234/O
                         net (fo=1, routed)           0.407    15.556    pwm_out_i_234_n_0
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.124    15.680 r  pwm_out_i_147/O
                         net (fo=1, routed)           0.473    16.153    pwm_out_i_147_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.660 r  pwm_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.660    pwm_out_reg_i_87_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.899 r  pwm_out_reg_i_48/O[2]
                         net (fo=12, routed)          0.961    17.860    pwm_out_reg_i_48_n_5
    SLICE_X83Y112        LUT3 (Prop_lut3_I0_O)        0.302    18.162 r  pwm_out_i_182/O
                         net (fo=1, routed)           0.786    18.948    pwm_out_i_182_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.455 r  pwm_out_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.455    pwm_out_reg_i_113_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.768 r  pwm_out_reg_i_54/O[3]
                         net (fo=3, routed)           0.609    20.377    pwm_out_reg_i_54_n_4
    SLICE_X80Y114        LUT4 (Prop_lut4_I2_O)        0.306    20.683 r  pwm_out_i_136/O
                         net (fo=1, routed)           0.000    20.683    pwm_out_i_136_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.216 r  pwm_out_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.216    pwm_out_reg_i_67_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.373 r  pwm_out_reg_i_23/CO[1]
                         net (fo=25, routed)          0.803    22.175    pwm_out_reg_i_23_n_2
    SLICE_X78Y114        LUT5 (Prop_lut5_I1_O)        0.332    22.507 f  pwm_out_i_92/O
                         net (fo=1, routed)           0.407    22.914    pwm_out_i_92_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I1_O)        0.124    23.038 r  pwm_out_i_37/O
                         net (fo=1, routed)           0.330    23.368    pwm_out_i_37_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.894 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.894    pwm_out_reg_i_11_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  pwm_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.008    pwm_out_reg_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  pwm_out_reg_i_1/CO[3]
                         net (fo=13, routed)          0.717    24.839    p_0_in
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    11.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.579    13.001    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_5/C
                         clock pessimism              0.259    13.260    
                         clock uncertainty           -0.035    13.225    
    SLICE_X81Y117        FDCE (Setup_fdce_C_D)        0.139    13.364    pwm_out_reg_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         13.364    
                         arrival time                         -24.839    
  -------------------------------------------------------------------
                         slack                                -11.475    

Slack (VIOLATED) :        -11.467ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.522ns  (logic 10.696ns (54.791%)  route 8.826ns (45.209%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 12.996 - 8.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.701     5.303    clk_IBUF_BUFG
    SLICE_X77Y105        FDCE                                         r  current_duty_cycle_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  current_duty_cycle_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.400     6.160    current_duty_cycle_reg[2]_repN_1
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      3.841    10.001 r  pwm_out2/P[17]
                         net (fo=2, routed)           0.881    10.881    pwm_out2_n_88
    SLICE_X78Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.431 r  pwm_out_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    11.431    pwm_out_reg_i_122_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 f  pwm_out_reg_i_62/O[1]
                         net (fo=33, routed)          0.510    12.264    pwm_out20_out[5]
    SLICE_X79Y108        LUT3 (Prop_lut3_I1_O)        0.306    12.570 r  pwm_out_i_350/O
                         net (fo=1, routed)           0.649    13.219    pwm_out_i_350_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.604 r  pwm_out_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.604    pwm_out_reg_i_235_n_0
    SLICE_X81Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.938 r  pwm_out_reg_i_171/O[1]
                         net (fo=5, routed)           0.908    14.846    pwm_out_reg_i_171_n_6
    SLICE_X85Y110        LUT3 (Prop_lut3_I1_O)        0.303    15.149 r  pwm_out_i_234/O
                         net (fo=1, routed)           0.407    15.556    pwm_out_i_234_n_0
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.124    15.680 r  pwm_out_i_147/O
                         net (fo=1, routed)           0.473    16.153    pwm_out_i_147_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.660 r  pwm_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.660    pwm_out_reg_i_87_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.899 r  pwm_out_reg_i_48/O[2]
                         net (fo=12, routed)          0.961    17.860    pwm_out_reg_i_48_n_5
    SLICE_X83Y112        LUT3 (Prop_lut3_I0_O)        0.302    18.162 r  pwm_out_i_182/O
                         net (fo=1, routed)           0.786    18.948    pwm_out_i_182_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.455 r  pwm_out_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.455    pwm_out_reg_i_113_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.768 r  pwm_out_reg_i_54/O[3]
                         net (fo=3, routed)           0.609    20.377    pwm_out_reg_i_54_n_4
    SLICE_X80Y114        LUT4 (Prop_lut4_I2_O)        0.306    20.683 r  pwm_out_i_136/O
                         net (fo=1, routed)           0.000    20.683    pwm_out_i_136_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.216 r  pwm_out_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.216    pwm_out_reg_i_67_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.373 r  pwm_out_reg_i_23/CO[1]
                         net (fo=25, routed)          0.803    22.175    pwm_out_reg_i_23_n_2
    SLICE_X78Y114        LUT5 (Prop_lut5_I1_O)        0.332    22.507 f  pwm_out_i_92/O
                         net (fo=1, routed)           0.407    22.914    pwm_out_i_92_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I1_O)        0.124    23.038 r  pwm_out_i_37/O
                         net (fo=1, routed)           0.330    23.368    pwm_out_i_37_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.894 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.894    pwm_out_reg_i_11_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  pwm_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.008    pwm_out_reg_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  pwm_out_reg_i_1/CO[3]
                         net (fo=13, routed)          0.703    24.825    p_0_in
    SLICE_X79Y118        FDCE                                         r  pwm_out_reg_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    11.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.574    12.996    clk_IBUF_BUFG
    SLICE_X79Y118        FDCE                                         r  pwm_out_reg_lopt_replica_7/C
                         clock pessimism              0.259    13.255    
                         clock uncertainty           -0.035    13.220    
    SLICE_X79Y118        FDCE (Setup_fdce_C_D)        0.138    13.358    pwm_out_reg_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                         -24.825    
  -------------------------------------------------------------------
                         slack                                -11.467    

Slack (VIOLATED) :        -11.466ns  (required time - arrival time)
  Source:                 current_duty_cycle_reg[2]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_out_reg_lopt_replica_10/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin rise@8.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        19.522ns  (logic 10.696ns (54.791%)  route 8.826ns (45.209%))
  Logic Levels:           21  (CARRY4=13 DSP48E1=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 12.996 - 8.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.701     5.303    clk_IBUF_BUFG
    SLICE_X77Y105        FDCE                                         r  current_duty_cycle_reg[2]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y105        FDCE (Prop_fdce_C_Q)         0.456     5.759 r  current_duty_cycle_reg[2]_replica_1/Q
                         net (fo=1, routed)           0.400     6.160    current_duty_cycle_reg[2]_repN_1
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      3.841    10.001 r  pwm_out2/P[17]
                         net (fo=2, routed)           0.881    10.881    pwm_out2_n_88
    SLICE_X78Y107        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.431 r  pwm_out_reg_i_122/CO[3]
                         net (fo=1, routed)           0.000    11.431    pwm_out_reg_i_122_n_0
    SLICE_X78Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.754 f  pwm_out_reg_i_62/O[1]
                         net (fo=33, routed)          0.510    12.264    pwm_out20_out[5]
    SLICE_X79Y108        LUT3 (Prop_lut3_I1_O)        0.306    12.570 r  pwm_out_i_350/O
                         net (fo=1, routed)           0.649    13.219    pwm_out_i_350_n_0
    SLICE_X81Y107        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.604 r  pwm_out_reg_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.604    pwm_out_reg_i_235_n_0
    SLICE_X81Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.938 r  pwm_out_reg_i_171/O[1]
                         net (fo=5, routed)           0.908    14.846    pwm_out_reg_i_171_n_6
    SLICE_X85Y110        LUT3 (Prop_lut3_I1_O)        0.303    15.149 r  pwm_out_i_234/O
                         net (fo=1, routed)           0.407    15.556    pwm_out_i_234_n_0
    SLICE_X85Y110        LUT5 (Prop_lut5_I4_O)        0.124    15.680 r  pwm_out_i_147/O
                         net (fo=1, routed)           0.473    16.153    pwm_out_i_147_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.660 r  pwm_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    16.660    pwm_out_reg_i_87_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.899 r  pwm_out_reg_i_48/O[2]
                         net (fo=12, routed)          0.961    17.860    pwm_out_reg_i_48_n_5
    SLICE_X83Y112        LUT3 (Prop_lut3_I0_O)        0.302    18.162 r  pwm_out_i_182/O
                         net (fo=1, routed)           0.786    18.948    pwm_out_i_182_n_0
    SLICE_X81Y114        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.455 r  pwm_out_reg_i_113/CO[3]
                         net (fo=1, routed)           0.000    19.455    pwm_out_reg_i_113_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.768 r  pwm_out_reg_i_54/O[3]
                         net (fo=3, routed)           0.609    20.377    pwm_out_reg_i_54_n_4
    SLICE_X80Y114        LUT4 (Prop_lut4_I2_O)        0.306    20.683 r  pwm_out_i_136/O
                         net (fo=1, routed)           0.000    20.683    pwm_out_i_136_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.216 r  pwm_out_reg_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.216    pwm_out_reg_i_67_n_0
    SLICE_X80Y115        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.373 r  pwm_out_reg_i_23/CO[1]
                         net (fo=25, routed)          0.803    22.175    pwm_out_reg_i_23_n_2
    SLICE_X78Y114        LUT5 (Prop_lut5_I1_O)        0.332    22.507 f  pwm_out_i_92/O
                         net (fo=1, routed)           0.407    22.914    pwm_out_i_92_n_0
    SLICE_X79Y114        LUT6 (Prop_lut6_I1_O)        0.124    23.038 r  pwm_out_i_37/O
                         net (fo=1, routed)           0.330    23.368    pwm_out_i_37_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.894 r  pwm_out_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.894    pwm_out_reg_i_11_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.008 r  pwm_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.008    pwm_out_reg_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.122 r  pwm_out_reg_i_1/CO[3]
                         net (fo=13, routed)          0.703    24.825    p_0_in
    SLICE_X79Y118        FDCE                                         r  pwm_out_reg_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    E3                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    11.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.574    12.996    clk_IBUF_BUFG
    SLICE_X79Y118        FDCE                                         r  pwm_out_reg_lopt_replica_10/C
                         clock pessimism              0.259    13.255    
                         clock uncertainty           -0.035    13.220    
    SLICE_X79Y118        FDCE (Setup_fdce_C_D)        0.139    13.359    pwm_out_reg_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         13.359    
                         arrival time                         -24.825    
  -------------------------------------------------------------------
                         slack                                -11.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X83Y116        FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.181     1.836    counter_reg_n_0_[0]
    SLICE_X83Y116        LUT1 (Prop_lut1_I0_O)        0.042     1.878 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    counter[0]
    SLICE_X83Y116        FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X83Y116        FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X83Y116        FDCE (Hold_fdce_C_D)         0.105     1.619    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 current_duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            current_duty_cycle_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.627%)  route 0.205ns (52.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X79Y106        FDCE                                         r  current_duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  current_duty_cycle_reg[4]/Q
                         net (fo=3, routed)           0.205     1.859    current_duty_cycle_reg[4]
    SLICE_X79Y106        LUT6 (Prop_lut6_I5_O)        0.045     1.904 r  current_duty_cycle[5]_i_1/O
                         net (fo=3, routed)           0.000     1.904    p_0_in__0[5]
    SLICE_X79Y106        FDCE                                         r  current_duty_cycle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X79Y106        FDCE                                         r  current_duty_cycle_reg[5]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X79Y106        FDCE (Hold_fdce_C_D)         0.092     1.605    current_duty_cycle_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 current_duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            current_duty_cycle_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X79Y106        FDCE                                         r  current_duty_cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDCE (Prop_fdce_C_Q)         0.141     1.654 r  current_duty_cycle_reg[6]/Q
                         net (fo=1, routed)           0.219     1.874    current_duty_cycle_reg[6]
    SLICE_X79Y106        LUT3 (Prop_lut3_I0_O)        0.045     1.919 r  current_duty_cycle[6]_i_2/O
                         net (fo=3, routed)           0.000     1.919    p_0_in__0[6]
    SLICE_X79Y106        FDCE                                         r  current_duty_cycle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X79Y106        FDCE                                         r  current_duty_cycle_reg[6]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X79Y106        FDCE (Hold_fdce_C_D)         0.092     1.605    current_duty_cycle_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.254ns (45.532%)  route 0.304ns (54.468%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X84Y117        FDCE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDCE (Prop_fdce_C_Q)         0.164     1.677 r  counter_reg[12]/Q
                         net (fo=4, routed)           0.114     1.791    counter_reg_n_0_[12]
    SLICE_X83Y116        LUT4 (Prop_lut4_I1_O)        0.045     1.836 r  counter[21]_i_5/O
                         net (fo=22, routed)          0.190     2.026    counter[21]_i_5_n_0
    SLICE_X84Y116        LUT6 (Prop_lut6_I3_O)        0.045     2.071 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.071    counter[5]
    SLICE_X84Y116        FDCE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X84Y116        FDCE                                         r  counter_reg[5]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X84Y116        FDCE (Hold_fdce_C_D)         0.120     1.648    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.645%)  route 0.337ns (59.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X83Y116        FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.181     1.836    counter_reg_n_0_[0]
    SLICE_X83Y116        LUT4 (Prop_lut4_I1_O)        0.045     1.881 r  counter[21]_i_3/O
                         net (fo=22, routed)          0.157     2.038    counter[21]_i_3_n_0
    SLICE_X84Y116        LUT6 (Prop_lut6_I1_O)        0.045     2.083 r  counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.083    counter[8]
    SLICE_X84Y116        FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X84Y116        FDCE                                         r  counter_reg[8]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X84Y116        FDCE (Hold_fdce_C_D)         0.121     1.649    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.254ns (44.504%)  route 0.317ns (55.496%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X84Y117        FDCE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDCE (Prop_fdce_C_Q)         0.164     1.677 r  counter_reg[12]/Q
                         net (fo=4, routed)           0.114     1.791    counter_reg_n_0_[12]
    SLICE_X83Y116        LUT4 (Prop_lut4_I1_O)        0.045     1.836 r  counter[21]_i_5/O
                         net (fo=22, routed)          0.203     2.039    counter[21]_i_5_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I3_O)        0.045     2.084 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.084    counter[4]
    SLICE_X84Y115        FDCE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X84Y115        FDCE                                         r  counter_reg[4]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X84Y115        FDCE (Hold_fdce_C_D)         0.121     1.650    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.502%)  route 0.339ns (59.498%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X83Y116        FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.181     1.836    counter_reg_n_0_[0]
    SLICE_X83Y116        LUT4 (Prop_lut4_I1_O)        0.045     1.881 r  counter[21]_i_3/O
                         net (fo=22, routed)          0.159     2.040    counter[21]_i_3_n_0
    SLICE_X84Y116        LUT6 (Prop_lut6_I1_O)        0.045     2.085 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.085    counter[6]
    SLICE_X84Y116        FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X84Y116        FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X84Y116        FDCE (Hold_fdce_C_D)         0.121     1.649    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.502%)  route 0.339ns (59.498%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X83Y116        FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDCE (Prop_fdce_C_Q)         0.141     1.655 f  counter_reg[0]/Q
                         net (fo=5, routed)           0.181     1.836    counter_reg_n_0_[0]
    SLICE_X83Y116        LUT4 (Prop_lut4_I1_O)        0.045     1.881 r  counter[21]_i_3/O
                         net (fo=22, routed)          0.159     2.040    counter[21]_i_3_n_0
    SLICE_X84Y116        LUT6 (Prop_lut6_I1_O)        0.045     2.085 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.085    counter[7]
    SLICE_X84Y116        FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X84Y116        FDCE                                         r  counter_reg[7]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X84Y116        FDCE (Hold_fdce_C_D)         0.121     1.649    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.231ns (40.014%)  route 0.346ns (59.986%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X83Y119        FDCE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDCE (Prop_fdce_C_Q)         0.141     1.652 r  counter_reg[19]/Q
                         net (fo=4, routed)           0.167     1.819    counter_reg_n_0_[19]
    SLICE_X83Y117        LUT6 (Prop_lut6_I0_O)        0.045     1.864 f  counter[21]_i_2/O
                         net (fo=22, routed)          0.180     2.044    counter[21]_i_2_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I0_O)        0.045     2.089 r  counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.089    counter[10]
    SLICE_X84Y117        FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.863     2.029    clk_IBUF_BUFG
    SLICE_X84Y117        FDCE                                         r  counter_reg[10]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X84Y117        FDCE (Hold_fdce_C_D)         0.121     1.648    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.876%)  route 0.348ns (60.124%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X83Y119        FDCE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDCE (Prop_fdce_C_Q)         0.141     1.652 r  counter_reg[19]/Q
                         net (fo=4, routed)           0.167     1.819    counter_reg_n_0_[19]
    SLICE_X83Y117        LUT6 (Prop_lut6_I0_O)        0.045     1.864 f  counter[21]_i_2/O
                         net (fo=22, routed)          0.182     2.046    counter[21]_i_2_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I0_O)        0.045     2.091 r  counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.091    counter[12]
    SLICE_X84Y117        FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.863     2.029    clk_IBUF_BUFG
    SLICE_X84Y117        FDCE                                         r  counter_reg[12]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X84Y117        FDCE (Hold_fdce_C_D)         0.121     1.648    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X83Y116   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X84Y117   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X84Y117   counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X84Y117   counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X84Y118   counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X84Y118   counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X84Y118   counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X84Y118   counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X84Y119   counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X83Y116   counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X83Y116   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y117   counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y117   counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y117   counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y117   counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y117   counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y117   counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y118   counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y118   counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X83Y116   counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X83Y116   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y117   counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y117   counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y117   counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y117   counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y117   counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y117   counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y118   counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X84Y118   counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            probe
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.610ns  (logic 3.986ns (46.292%)  route 4.624ns (53.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.696     5.298    clk_IBUF_BUFG
    SLICE_X79Y117        FDCE                                         r  pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDCE (Prop_fdce_C_Q)         0.456     5.754 r  pwm_out_reg/Q
                         net (fo=1, routed)           4.624    10.378    probe_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.530    13.908 r  probe_OBUF_inst/O
                         net (fo=0)                   0.000    13.908    probe
    G13                                                               r  probe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_12/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.658ns  (logic 4.164ns (62.549%)  route 2.493ns (37.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.697     5.299    clk_IBUF_BUFG
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDCE (Prop_fdce_C_Q)         0.478     5.777 r  pwm_out_reg_lopt_replica_12/Q
                         net (fo=1, routed)           2.493     8.271    pwm_out_reg_lopt_replica_12_1
    K1                   OBUF (Prop_obuf_I_O)         3.686    11.957 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.957    led[9]
    K1                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.608ns  (logic 4.113ns (62.251%)  route 2.494ns (37.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.699     5.301    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDCE (Prop_fdce_C_Q)         0.419     5.720 r  pwm_out_reg_lopt_replica_2/Q
                         net (fo=1, routed)           2.494     8.215    pwm_out_reg_lopt_replica_2_1
    H6                   OBUF (Prop_obuf_I_O)         3.694    11.909 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.909    led[10]
    H6                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_10/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.601ns  (logic 4.106ns (62.203%)  route 2.495ns (37.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.694     5.296    clk_IBUF_BUFG
    SLICE_X79Y118        FDCE                                         r  pwm_out_reg_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDCE (Prop_fdce_C_Q)         0.419     5.715 r  pwm_out_reg_lopt_replica_10/Q
                         net (fo=1, routed)           2.495     8.210    pwm_out_reg_lopt_replica_10_1
    J2                   OBUF (Prop_obuf_I_O)         3.687    11.897 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.897    led[7]
    J2                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.475ns  (logic 4.184ns (64.618%)  route 2.291ns (35.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.697     5.299    clk_IBUF_BUFG
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDCE (Prop_fdce_C_Q)         0.478     5.777 r  pwm_out_reg_lopt_replica_4/Q
                         net (fo=1, routed)           2.291     8.068    pwm_out_reg_lopt_replica_4_1
    F6                   OBUF (Prop_obuf_I_O)         3.706    11.775 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.775    led[1]
    F6                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.378ns  (logic 4.036ns (63.269%)  route 2.343ns (36.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.697     5.299    clk_IBUF_BUFG
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDCE (Prop_fdce_C_Q)         0.518     5.817 r  pwm_out_reg_lopt_replica_3/Q
                         net (fo=1, routed)           2.343     8.160    pwm_out_reg_lopt_replica_3_1
    K2                   OBUF (Prop_obuf_I_O)         3.518    11.678 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.678    led[11]
    K2                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.294ns  (logic 3.992ns (63.417%)  route 2.303ns (36.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.694     5.296    clk_IBUF_BUFG
    SLICE_X79Y118        FDCE                                         r  pwm_out_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDCE (Prop_fdce_C_Q)         0.456     5.752 r  pwm_out_reg_lopt_replica_6/Q
                         net (fo=1, routed)           2.303     8.055    pwm_out_reg_lopt_replica_6_1
    G3                   OBUF (Prop_obuf_I_O)         3.536    11.591 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.591    led[3]
    G3                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.287ns  (logic 3.964ns (63.057%)  route 2.323ns (36.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.699     5.301    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDCE (Prop_fdce_C_Q)         0.456     5.757 r  pwm_out_reg_lopt_replica_9/Q
                         net (fo=1, routed)           2.323     8.080    pwm_out_reg_lopt_replica_9_1
    J3                   OBUF (Prop_obuf_I_O)         3.508    11.588 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.588    led[6]
    J3                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.289ns  (logic 4.136ns (65.769%)  route 2.153ns (34.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.694     5.296    clk_IBUF_BUFG
    SLICE_X79Y118        FDCE                                         r  pwm_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDCE (Prop_fdce_C_Q)         0.419     5.715 r  pwm_out_reg_lopt_replica/Q
                         net (fo=1, routed)           2.153     7.868    pwm_out_reg_lopt_replica_1
    G6                   OBUF (Prop_obuf_I_O)         3.717    11.585 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.585    led[0]
    G6                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_8/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.198ns  (logic 4.053ns (65.385%)  route 2.146ns (34.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.697     5.299    clk_IBUF_BUFG
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDCE (Prop_fdce_C_Q)         0.518     5.817 r  pwm_out_reg_lopt_replica_8/Q
                         net (fo=1, routed)           2.146     7.963    pwm_out_reg_lopt_replica_8_1
    G4                   OBUF (Prop_obuf_I_O)         3.535    11.498 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.498    led[5]
    G4                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.427ns (73.640%)  route 0.511ns (26.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.509    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDCE (Prop_fdce_C_Q)         0.128     1.637 r  pwm_out_reg_lopt_replica_5/Q
                         net (fo=1, routed)           0.511     2.148    pwm_out_reg_lopt_replica_5_1
    E1                   OBUF (Prop_obuf_I_O)         1.299     3.447 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.447    led[2]
    E1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_11/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.357ns (69.839%)  route 0.586ns (30.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.509    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDCE (Prop_fdce_C_Q)         0.141     1.650 r  pwm_out_reg_lopt_replica_11/Q
                         net (fo=1, routed)           0.586     2.237    pwm_out_reg_lopt_replica_11_1
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.453 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.453    led[8]
    H4                                                                r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.359ns (69.582%)  route 0.594ns (30.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.506    clk_IBUF_BUFG
    SLICE_X79Y118        FDCE                                         r  pwm_out_reg_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDCE (Prop_fdce_C_Q)         0.141     1.647 r  pwm_out_reg_lopt_replica_7/Q
                         net (fo=1, routed)           0.594     2.241    pwm_out_reg_lopt_replica_7_1
    J4                   OBUF (Prop_obuf_I_O)         1.218     3.459 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.459    led[4]
    J4                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_8/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.400ns (70.539%)  route 0.585ns (29.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.508    clk_IBUF_BUFG
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDCE (Prop_fdce_C_Q)         0.164     1.672 r  pwm_out_reg_lopt_replica_8/Q
                         net (fo=1, routed)           0.585     2.257    pwm_out_reg_lopt_replica_8_1
    G4                   OBUF (Prop_obuf_I_O)         1.236     3.493 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.493    led[5]
    G4                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_9/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.351ns (68.100%)  route 0.633ns (31.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.509    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDCE (Prop_fdce_C_Q)         0.141     1.650 r  pwm_out_reg_lopt_replica_9/Q
                         net (fo=1, routed)           0.633     2.283    pwm_out_reg_lopt_replica_9_1
    J3                   OBUF (Prop_obuf_I_O)         1.210     3.493 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.493    led[6]
    J3                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.425ns (71.294%)  route 0.574ns (28.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.506    clk_IBUF_BUFG
    SLICE_X79Y118        FDCE                                         r  pwm_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDCE (Prop_fdce_C_Q)         0.128     1.634 r  pwm_out_reg_lopt_replica/Q
                         net (fo=1, routed)           0.574     2.208    pwm_out_reg_lopt_replica_1
    G6                   OBUF (Prop_obuf_I_O)         1.297     3.505 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.505    led[0]
    G6                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.378ns (68.425%)  route 0.636ns (31.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.506    clk_IBUF_BUFG
    SLICE_X79Y118        FDCE                                         r  pwm_out_reg_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDCE (Prop_fdce_C_Q)         0.141     1.647 r  pwm_out_reg_lopt_replica_6/Q
                         net (fo=1, routed)           0.636     2.283    pwm_out_reg_lopt_replica_6_1
    G3                   OBUF (Prop_obuf_I_O)         1.237     3.520 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.520    led[3]
    G3                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.383ns (67.296%)  route 0.672ns (32.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.508    clk_IBUF_BUFG
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDCE (Prop_fdce_C_Q)         0.164     1.672 r  pwm_out_reg_lopt_replica_3/Q
                         net (fo=1, routed)           0.672     2.344    pwm_out_reg_lopt_replica_3_1
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.563 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.563    led[11]
    K2                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.432ns (68.944%)  route 0.645ns (31.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.508    clk_IBUF_BUFG
    SLICE_X80Y118        FDCE                                         r  pwm_out_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDCE (Prop_fdce_C_Q)         0.148     1.656 r  pwm_out_reg_lopt_replica_4/Q
                         net (fo=1, routed)           0.645     2.302    pwm_out_reg_lopt_replica_4_1
    F6                   OBUF (Prop_obuf_I_O)         1.284     3.586 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.586    led[1]
    F6                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_out_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.403ns (66.425%)  route 0.709ns (33.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.509    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDCE (Prop_fdce_C_Q)         0.128     1.637 r  pwm_out_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.709     2.347    pwm_out_reg_lopt_replica_2_1
    H6                   OBUF (Prop_obuf_I_O)         1.275     3.622 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.622    led[10]
    H6                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[0]_replica_1/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.839ns  (logic 1.487ns (16.827%)  route 7.352ns (83.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=56, routed)          7.352     8.839    rst_IBUF
    SLICE_X88Y106        FDCE                                         f  current_duty_cycle_reg[0]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.596     5.018    clk_IBUF_BUFG
    SLICE_X88Y106        FDCE                                         r  current_duty_cycle_reg[0]_replica_1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[3]_replica/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.839ns  (logic 1.487ns (16.827%)  route 7.352ns (83.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=56, routed)          7.352     8.839    rst_IBUF
    SLICE_X89Y106        FDCE                                         f  current_duty_cycle_reg[3]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.596     5.018    clk_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  current_duty_cycle_reg[3]_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[2]_replica/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.746ns  (logic 1.487ns (17.005%)  route 7.259ns (82.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=56, routed)          7.259     8.746    rst_IBUF
    SLICE_X87Y106        FDCE                                         f  current_duty_cycle_reg[2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.596     5.018    clk_IBUF_BUFG
    SLICE_X87Y106        FDCE                                         r  current_duty_cycle_reg[2]_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[6]_replica_1/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.603ns  (logic 1.487ns (17.288%)  route 7.116ns (82.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=56, routed)          7.116     8.603    rst_IBUF
    SLICE_X86Y107        FDCE                                         f  current_duty_cycle_reg[6]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.595     5.017    clk_IBUF_BUFG
    SLICE_X86Y107        FDCE                                         r  current_duty_cycle_reg[6]_replica_1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[1]_replica/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.599ns  (logic 1.487ns (17.297%)  route 7.112ns (82.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=56, routed)          7.112     8.599    rst_IBUF
    SLICE_X87Y107        FDCE                                         f  current_duty_cycle_reg[1]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.595     5.017    clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  current_duty_cycle_reg[1]_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[5]_replica_1/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.599ns  (logic 1.487ns (17.297%)  route 7.112ns (82.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=56, routed)          7.112     8.599    rst_IBUF
    SLICE_X87Y107        FDCE                                         f  current_duty_cycle_reg[5]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.595     5.017    clk_IBUF_BUFG
    SLICE_X87Y107        FDCE                                         r  current_duty_cycle_reg[5]_replica_1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[19]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.307ns  (logic 1.487ns (17.906%)  route 6.819ns (82.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=56, routed)          6.819     8.307    rst_IBUF
    SLICE_X83Y119        FDCE                                         f  counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.583     5.005    clk_IBUF_BUFG
    SLICE_X83Y119        FDCE                                         r  counter_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.261ns  (logic 1.487ns (18.005%)  route 6.773ns (81.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=56, routed)          6.773     8.261    rst_IBUF
    SLICE_X79Y106        FDCE                                         f  current_duty_cycle_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.584     5.006    clk_IBUF_BUFG
    SLICE_X79Y106        FDCE                                         r  current_duty_cycle_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.261ns  (logic 1.487ns (18.005%)  route 6.773ns (81.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=56, routed)          6.773     8.261    rst_IBUF
    SLICE_X79Y106        FDCE                                         f  current_duty_cycle_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.584     5.006    clk_IBUF_BUFG
    SLICE_X79Y106        FDCE                                         r  current_duty_cycle_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.261ns  (logic 1.487ns (18.005%)  route 6.773ns (81.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  rst_IBUF_inst/O
                         net (fo=56, routed)          6.773     8.261    rst_IBUF
    SLICE_X79Y106        FDCE                                         f  current_duty_cycle_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.584     5.006    clk_IBUF_BUFG
    SLICE_X79Y106        FDCE                                         r  current_duty_cycle_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[1]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.660ns  (logic 0.255ns (9.592%)  route 2.405ns (90.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_IBUF_inst/O
                         net (fo=56, routed)          2.405     2.660    rst_IBUF
    SLICE_X77Y115        FDCE                                         f  current_duty_cycle_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     2.023    clk_IBUF_BUFG
    SLICE_X77Y115        FDCE                                         r  current_duty_cycle_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[3]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.660ns  (logic 0.255ns (9.592%)  route 2.405ns (90.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_IBUF_inst/O
                         net (fo=56, routed)          2.405     2.660    rst_IBUF
    SLICE_X77Y115        FDCE                                         f  current_duty_cycle_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     2.023    clk_IBUF_BUFG
    SLICE_X77Y115        FDCE                                         r  current_duty_cycle_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.779ns  (logic 0.255ns (9.179%)  route 2.524ns (90.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_IBUF_inst/O
                         net (fo=56, routed)          2.524     2.779    rst_IBUF
    SLICE_X79Y117        FDCE                                         f  pwm_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     2.023    clk_IBUF_BUFG
    SLICE_X79Y117        FDCE                                         r  pwm_out_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[6]_replica/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.828ns  (logic 0.255ns (9.021%)  route 2.573ns (90.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_IBUF_inst/O
                         net (fo=56, routed)          2.573     2.828    rst_IBUF
    SLICE_X77Y106        FDCE                                         f  current_duty_cycle_reg[6]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X77Y106        FDCE                                         r  current_duty_cycle_reg[6]_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[2]_replica_1/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.892ns  (logic 0.255ns (8.822%)  route 2.637ns (91.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_IBUF_inst/O
                         net (fo=56, routed)          2.637     2.892    rst_IBUF
    SLICE_X77Y105        FDCE                                         f  current_duty_cycle_reg[2]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X77Y105        FDCE                                         r  current_duty_cycle_reg[2]_replica_1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            current_duty_cycle_reg[4]_replica_1/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.926ns  (logic 0.255ns (8.719%)  route 2.671ns (91.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_IBUF_inst/O
                         net (fo=56, routed)          2.671     2.926    rst_IBUF
    SLICE_X77Y107        FDCE                                         f  current_duty_cycle_reg[4]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.863     2.028    clk_IBUF_BUFG
    SLICE_X77Y107        FDCE                                         r  current_duty_cycle_reg[4]_replica_1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg_lopt_replica_11/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.936ns  (logic 0.255ns (8.691%)  route 2.681ns (91.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_IBUF_inst/O
                         net (fo=56, routed)          2.681     2.936    rst_IBUF
    SLICE_X81Y117        FDCE                                         f  pwm_out_reg_lopt_replica_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.025    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_11/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg_lopt_replica_2/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.936ns  (logic 0.255ns (8.691%)  route 2.681ns (91.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_IBUF_inst/O
                         net (fo=56, routed)          2.681     2.936    rst_IBUF
    SLICE_X81Y117        FDCE                                         f  pwm_out_reg_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.025    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_2/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg_lopt_replica_5/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.936ns  (logic 0.255ns (8.691%)  route 2.681ns (91.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_IBUF_inst/O
                         net (fo=56, routed)          2.681     2.936    rst_IBUF
    SLICE_X81Y117        FDCE                                         f  pwm_out_reg_lopt_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.025    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_5/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pwm_out_reg_lopt_replica_9/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.936ns  (logic 0.255ns (8.691%)  route 2.681ns (91.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  rst_IBUF_inst/O
                         net (fo=56, routed)          2.681     2.936    rst_IBUF
    SLICE_X81Y117        FDCE                                         f  pwm_out_reg_lopt_replica_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     2.025    clk_IBUF_BUFG
    SLICE_X81Y117        FDCE                                         r  pwm_out_reg_lopt_replica_9/C





