// Seed: 2362151091
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    output supply0 id_3,
    input uwire id_4,
    input wire id_5,
    output wire id_6,
    input supply0 id_7,
    output wand id_8,
    output tri1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input wire id_12,
    inout tri0 id_13,
    input uwire id_14,
    input tri id_15,
    input supply1 id_16,
    input supply1 id_17,
    input tri0 id_18,
    input supply1 id_19,
    input tri0 id_20,
    output wor id_21,
    input supply0 id_22,
    input tri id_23,
    input tri id_24,
    output tri0 id_25,
    input uwire id_26,
    output tri1 id_27
);
  wire id_29;
  module_0(
      id_29, id_29, id_29, id_29
  );
endmodule
