<!DOCTYPE SimulIDE>

<!-- *************************************************************************** -->
<!-- *   Copyright (C) 2020 by santiago GonzÃ¡lez                               * -->
<!-- *   santigoro@gmail.com                                                   * -->
<!-- *                                                                         * -->
<!-- *   This program is free software; you can redistribute it and/or modify  * -->
<!-- *   it under the terms of the GNU General Public License as published by  * -->
<!-- *   the Free Software Foundation; either version 3 of the License, or     * -->
<!-- *   (at your option) any later version.                                   * -->
<!-- *                                                                         * -->
<!-- *   This program is distributed in the hope that it will be useful,       * -->
<!-- *   but WITHOUT ANY WARRANTY; without even the implied warranty of        * -->
<!-- *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         * -->
<!-- *   GNU General Public License for more details.                          * -->
<!-- *                                                                         * -->
<!-- *   You should have received a copy of the GNU General Public License     * -->
<!-- *   along with this program; if not, see <http://www.gnu.org/licenses/>.  * -->
<!-- *                                                                         * -->
<!-- *************************************************************************** -->

<parts>
    <!-- BANK 0 -->
    <regblock name="SFR0" start="0x0000" end="0x001F">
        <register name="INDF"    addr="0x00" bits=""/>
        <register name="TMR0"    addr="0x01" bits=""/>
        <register name="PCL"     addr="0x02" bits="" reset="0x00"/>
        <register name="STATUS"  addr="0x03" bits="C,DC,Z,PD,TO,RP0,RP1,IRP" reset="00011000"/>
        <register name="FSR"     addr="0x04" bits=""/>
        <register name="PORTA"   addr="0x05" bits="RA0,RA1,RA2,RA3,RA4,RA5,RA6,RA7" reset="0x00"/>
        <register name="PORTB"   addr="0x06" bits="RB0,RB1,RB2,RB3,RB4,RB5,RB6,RB7"/>
        <register name="PINA"    addr="0x07" bits="0-7"/><!-- Fake PortA Input Register -->
        <register name="PINB"    addr="0x08" bits="0-7"/><!-- Fake PortB Input Register -->
        <register name="PCLATH"  addr="0x0A" bits="" reset="0x00"/>
        <register name="INTCON"  addr="0x0B" bits="RBIF,INTF.T0IF,RBIE,INTE,T0IE,PEIE,GIE" reset="0x00"/>
        <register name="PIR1"    addr="0x0C" bits="TMR1IF,TMR2IF,CCP1IF,0,TXIF,RCIF,CMIF,EEIF" reset="0x00"/>
        <register name="TMR1L"   addr="0x0E" bits=""/>
        <register name="TMR1H"   addr="0x0E" bits=""/>
        <register name="T1CON"   addr="0x10" bits="TMR1ON,TMR1CS,T1SYNC,T1OSCEN,T1CKPS0,T1CKPS1" reset="0x00"/>
        <register name="TMR2"    addr="0x11" bits=""/>
        <register name="T2CON"   addr="0x12" bits="T2CKPS0,T2CKPS1,TMR1ON,TOUTPS0,TOUTPS1,TOUTPS2,TOUTPS3" reset="0x00"/>
        <register name="CCPR1L"  addr="0x15" bits=""/>
        <register name="CCPR1H"  addr="0x16" bits=""/>
        <register name="CCP1CON" addr="0x17" bits="CCP1M0,CCP1M1,CCP1M2,CCP1M3,CCP1X" reset="0x00"/>
        <register name="RCSTA"   addr="0x18" bits="RX9D,OERR,FERR,ADEN,CREN,SREN,RX9,SPEN" reset="0x00"/>
        <register name="TXREG"   addr="0x19" bits=""/>
        <register name="RCREG"   addr="0x1A" bits=""/>
        <register name="CMCON"   addr="0x1F" bits="CM0,CM1,CM2,CIS,C1INV,C2INV,C1OUT,C2OUT" reset="0x00"/>
    </regblock>
    <datablock name="GPR0" start="0x0020" end="0x006F"/>
    <datablock name="RAM0" start="0x0070" end="0x007F"/>
    
    <!-- BANK 1 -->
    <regblock name="SFR1" start="0x0080" end="0x009F">
        <alias                  addr="0x80" mapto="0x00"/><!-- INDF -->
        <register name="OPTION" addr="0x81" bits="PS0,PS1,PS2,PSA,TOSE,TOCS,INTEDG,RBPU" reset="11111111"/>
        <alias                  addr="0x82" mapto="0x02"/><!-- PCL -->
        <alias                  addr="0x83" mapto="0x03"/><!-- STATUS -->
        <alias                  addr="0x84" mapto="0x04"/><!-- FSR -->
        <register name="TRISA"  addr="0x85" bits="0-7" reset="11111111"/>
        <register name="TRISB"  addr="0x86" bits="0-7" reset="11111111"/>
        <alias                  addr="0x8A" mapto="0x0A"/><!-- PCLATCH -->
        <alias                  addr="0x8B" mapto="0x0B"/><!-- INTCON -->
        <register name="PIE1"   addr="0x8C" bits="TMR1IE,TMR2IE,CCP1IE,0,TXIE,RCIE,CMIE,EEIE" reset="0x00"/>
        <register name="PCON"   addr="0x8E" bits="BOR,POR,0,OSCF" reset="00001000"/>
        <register name="PR2"    addr="0x92" bits="" reset="11111111"/>
        <register name="TXTA"   addr="0x98" bits="TX9D,TRMT,BRGH,0,SYNC,TXEN,TX9,CSRC"reset="00000010"/>
        <register name="SPBRG"  addr="0x99" bits="" reset="0x00"/>
        <register name="EEDATA" addr="0x9A" bits=""/>
        <register name="EEADR"  addr="0x9B" bits=""/>
        <register name="EECON1" addr="0x9C" bits="RD,WR,WREN,WRERR" reset="0x00"/>
        <register name="EECON2" addr="0x9D" bits=""/>
        <register name="VRCON"  addr="0x9F" bits="VR0,VR1,VR2,VR3,0,VRR,VROE,VREN" reset="0x00"/>
    </regblock>
    <datablock name="GPR1" start="0x00A0" end="0x00EF"/>
    <datablock name="RAM1" start="0x00F0" end="0x00FF" mapto="0x0070"/>
    
    <!-- BANK 2 -->
    <regblock name="SFR2" start="0x0100" end="0x010F">
        <alias                  addr="0x100" mapto="0x00"/><!-- INDF -->
        <alias                  addr="0x101" mapto="0x01"/><!-- TMR0 -->
        <alias                  addr="0x102" mapto="0x02"/><!-- PCL -->
        <alias                  addr="0x103" mapto="0x03"/><!-- STATUS -->
        <alias                  addr="0x104" mapto="0x04"/><!-- FSR -->
        <alias                  addr="0x106" mapto="0x04"/><!-- PORTB -->
        <alias                  addr="0x10A" mapto="0x0A"/><!-- PCLATCH -->
        <alias                  addr="0x10B" mapto="0x0B"/><!-- INTCON -->
    </regblock>
    <datablock name="RAM2" start="0x0170" end="0x017F"  mapto="0x0070"/>
    
    <!-- BANK 3 -->
    <regblock name="SFR3" start="0x0180" end="0x018F">
        <alias                  addr="0x180" mapto="0x00"/><!-- INDF -->
        <alias                  addr="0x181" mapto="0x81"/><!-- OPTION -->
        <alias                  addr="0x182" mapto="0x02"/><!-- PCL -->
        <alias                  addr="0x183" mapto="0x03"/><!-- STATUS -->
        <alias                  addr="0x184" mapto="0x04"/><!-- FSR -->
        <alias                  addr="0x186" mapto="0x86"/><!-- TRISB -->
        <alias                  addr="0x18A" mapto="0x0A"/><!-- PCLATCH -->
        <alias                  addr="0x18B" mapto="0x0B"/><!-- INTCON -->
    </regblock>
    <datablock name="RAM3" start="0x01F0" end="0x01FF"  mapto="0x0070"/>
    <status streg="STATUS" />

    <interrupts enable="GIE">
    </interrupts>
    

    <port name="PORTA" pins="8" outreg="PORTA" inreg="PINA" dirreg="!TRISA"
                       dirmask="11011111" pullups="00000000" opencol="00010000">
    </port>
    
    <port name="PORTB" pins="8" outreg="PORTB" inreg="PINB" dirreg="!TRISB"
                       dirmask="11111111" pullups="00000000" opencol="00000000">
    </port>
</parts>
