#include <dt-bindings/interrupt-controller/arm-gic.h>

&soc {
	mdss_mdp0: qcom,mdss_mdp@ae00000 {
		compatible = "qcom,sde-kms";
		reg = <0x0ae00000 0x92800>,
		      <0x0aeb0000 0x2008>,
		      <0x0af80000 0x7000>,
		      <0x400000 0x2000>;
		reg-names = "mdp_phys",
			"vbif_phys",
			"regdma_phys",
			"ipcc";

		/* interrupt config */
		interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-controller;
		#interrupt-cells = <1>;
		#cooling-cells = <2>;

		/* hw blocks */
		qcom,sde-off = <0x1000>;
		qcom,sde-len = <0x488>;

		qcom,sde-ctl-off = <0x16000 0x17000 0x18000
				0x19000 0x1a000 0x1b000>;
		qcom,sde-ctl-size = <0x1000>;
		qcom,sde-ctl-display-pref = "primary", "none", "none",
					"none", "none", "none";

		qcom,sde-mixer-off = <0x45000 0x46000 0x47000
				      0x48000 0x49000 0x4a000
				      0x4b000 0x4c000 0x0f0f
				      0x0f0f 0x0f0f 0x0f0f>;
		qcom,sde-mixer-size = <0x400>;
		qcom,sde-mixer-display-pref = "primary", "primary", "primary",
					"primary", "none", "none", "none", "none",
					"none", "none", "none", "none";
		qcom,sde-mixer-dcwb-pref = "none", "none", "none", "none",
					"none", "none", "none", "none",
					"dcwb", "dcwb", "dcwb", "dcwb";

		qcom,sde-dspp-top-off = <0x1300>;
		qcom,sde-dspp-top-size = <0x80>;
		qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
		qcom,sde-dspp-size = <0x1800>;

		qcom,sde-dest-scaler-top-off = <0x0008f000>;
		qcom,sde-dest-scaler-top-size = <0x1c>;
		qcom,sde-dest-scaler-off = <0x0 0x1000 0x2000 0x3000>;
		qcom,sde-dest-scaler-size = <0x800>;

		qcom,sde-wb-off = <0x66000>;
		qcom,sde-wb-size = <0x2c8>;
		qcom,sde-wb-xin-id = <6>;
		qcom,sde-wb-id = <2>;

		qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000 0x3a000 0x3b000>;
		qcom,sde-intf-size = <0x300>;
		qcom,sde-intf-type = "dp", "dsi", "dsi", "dp", "dp", "dp";
		qcom,sde-intf-tear-irq-off = <0 0x36800 0x37800 0 0 0>;

		qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000
				   0x6e000 0x6f000 0x70000 0x71000
				   0x67000 0x67400 0x7f000 0x7f400>;
		qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		qcom,sde-pp-size = <0x2c>;
		qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1 0x2 0x2 0x3 0x3 0x4 0x4 0x5 0x5>;

		qcom,sde-merge-3d-off = <0x4f000 0x50000 0x51000 0x52000 0x67700 0x7f700>;
		qcom,sde-merge-3d-size = <0x18>;
		qcom,sde-pp-cwb = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1>;

		qcom,sde-cdm-off = <0x7a200>;
		qcom,sde-cdm-size = <0x240>;

		qcom,sde-dsc-off = <0x81000 0x81000 0x82000 0x82000 0x83000 0x83000>;
		qcom,sde-dsc-size = <0x6>;
		qcom,sde-dsc-pair-mask = <2 1 4 3 6 5>;
		qcom,sde-dsc-hw-rev = "dsc_1_2";
		qcom,sde-dsc-enc = <0x100 0x200 0x100 0x200 0x100 0x200>;
		qcom,sde-dsc-enc-size = <0x9c>;
		qcom,sde-dsc-ctl = <0xF00 0xF80 0xF00 0xF80 0xF00 0xF80>;
		qcom,sde-dsc-ctl-size = <0x24>;
		qcom,sde-dsc-native422-supp = <1 1 1 1 0 0>;

		qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0 0xe0 0xe0
				0xe0 0xe0 0xe0 0xe0 0xe0 0xe0>;
		qcom,sde-cwb-dither = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1>;
		qcom,sde-dither-version = <0x00020000>;
		qcom,sde-dither-size = <0x20>;

		qcom,sde-sspp-type = "vig", "vig", "vig", "vig", "vig", "vig",
				"vig", "vig", "dma", "dma", "dma", "dma";
		qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0xd000 0xf000
				0x11000 0x13000 0x25000 0x27000 0x29000 0x2b000>;
		qcom,sde-sspp-cac-mode = <0x2 0x2 0x2 0x2 0x0 0x0
				0x0 0x0 0x1 0x1 0x2 0x2>;
		qcom,sde-sspp-parent-rec = <0x8 0x8>, <0x9 0x9>, <0xc 0xc>, <0xd 0xd>,
				<0xff 0xff>, <0xff 0xff>, <0xff 0xff>, <0xff 0xff>,
				<0xff 0xff>, <0xff 0xff>, <0x8 0xc>, <0x9 0xd>;
		qcom,sde-sspp-cac-lm-pref = <0x0 0x0>, <0x2 0x2>, <0x1 0x1>, <0x3 0x3>,
				<0xff 0xff>, <0xff 0xff>, <0xff 0xff>, <0xff 0xff>,
				<0xff 0xff>, <0xff 0xff>, <0x0 0x1>, <0x2 0x3>;
		qcom,sde-sspp-src-size = <0x344>;

		qcom,sde-sspp-xin-id = <0 4 8 12 2 3 14 15 1 5 9 13>;
		qcom,sde-sspp-excl-rect = <1 1 1 1 1 1 1 1 1 1 1 1>;
		qcom,sde-sspp-smart-dma-priority = <5 6 7 8 9 10 11 12 1 2 3 4>;
		qcom,sde-smart-dma-rev = "smart_dma_v2p5";

		qcom,sde-mixer-pair-mask = <2 1 4 3 6 5 8 7 10 9 12 11>;


		qcom,sde-mixer-blend-op-off = <0x40 0x70 0xa0 0xd0 0x100 0x130
						0x160 0x190 0x1c0 0x1f0 0x220>;

		qcom,sde-max-per-pipe-bw-kbps = <4500000 4500000
						 4500000 4500000
						 4500000 4500000
						 4500000 4500000
						 4500000 4500000
						 4500000 4500000>;

		qcom,sde-max-per-pipe-bw-high-kbps = <5700000 5700000
						      5700000 5700000
						      5700000 5700000
						      5700000 5700000
						      5700000 5700000
						      5700000 5700000>;

		/* offsets are relative to "mdp_phys + qcom,sde-off */
		qcom,sde-sspp-clk-ctrl =
				<0x4330 0>, <0x6330 0>, <0x8330 0>, <0xa330 0>,
				<0xc330 0>, <0xe330 0>, <0x10330 0>, <0x12330 0>,
				<0x24330 0>, <0x26330 0>, <0x28330 0>, <0x2a330 0>;
		qcom,sde-sspp-clk-status =
				<0x4334 0>, <0x6334 0>, <0x8334 0>, <0xa334 0>,
				<0xc334 0>, <0xe334 0>, <0x10334 0>, <0x12334 0>,
				<0x24334 0>, <0x26334 0>, <0x28334 0>, <0x2a334 0>;
		qcom,sde-sspp-csc-off = <0x1a00>;
		qcom,sde-csc-type = "csc-10bit";
		qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
		qcom,sde-qseed-scalar-version = <0x3004>;
		qcom,sde-sspp-qseed-off = <0xa00>;
		qcom,sde-max-dest-scaler-input-linewidth = <2048>;
		qcom,sde-max-dest-scaler-output-linewidth = <2560>;
		qcom,sde-mixer-linewidth = <2560>;
		qcom,sde-sspp-linewidth = <5120>;
		qcom,sde-wb-linewidth = <4096>;
		qcom,sde-wb-linewidth-linear = <8192>;
		qcom,sde-dsc-linewidth = <2560>;
		qcom,sde-mixer-blendstages = <0xb>;
		qcom,sde-highest-bank-bit = <0x8 0x3>;
		qcom,sde-ubwc-version = <0x50000001>;
		qcom,sde-ubwc-swizzle = <0x6>;
		qcom,sde-ubwc-bw-calc-version = <0x1>;
		qcom,sde-ubwc-static = <0x1>;
		qcom,sde-macrotile-mode = <0x1>;
		qcom,sde-smart-panel-align-mode = <0xc>;
		qcom,sde-panic-per-pipe;
		qcom,sde-has-cdp;
		qcom,sde-has-src-split;
		qcom,sde-pipe-order-version = <0x1>;
		qcom,sde-has-dim-layer;
		qcom,sde-has-dest-scaler;

		qcom,sde-max-bw-low-kbps = <17000000>;
		qcom,sde-max-bw-high-kbps = <27000000>;
		qcom,sde-min-core-ib-kbps = <2500000>;
		qcom,sde-min-llcc-ib-kbps = <0>;
		qcom,sde-min-dram-ib-kbps = <800000>;
		qcom,sde-dram-channels = <4>;
		qcom,sde-num-nrt-paths = <0>;

		qcom,sde-ipcc-protocol-id = <0x4>;
		qcom,sde-ipcc-client-dpu-phys-id = <0x3>;

		qcom,sde-vbif-off = <0>;
		qcom,sde-vbif-size = <0x1074>;
		qcom,sde-vbif-id = <0>;
		qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
		qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3 3 3>;

		qcom,sde-vbif-default-ot-rd-limit = <40>;
		qcom,sde-vbif-default-ot-wr-limit = <32>;
		qcom,sde-vbif-dynamic-ot-wr-limit = <62208000 2 124416000 6 497664000 16>;

		qcom,sde-vbif-qos-rt-remap = <4 4 5 5 5 5 6 6 4 4 5 5 5 5 6 6>;
		qcom,sde-vbif-qos-nrt-remap = <3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3>;
		qcom,sde-vbif-qos-cwb-remap = <4 4 5 5 5 5 5 6 4 4 5 5 5 5 5 6>;
		qcom,sde-vbif-qos-lutdma-remap = <4 4 4 4 5 5 5 6 4 4 4 4 5 5 5 6>;
		qcom,sde-vbif-qos-offline-wb-remap = <3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3>;
		qcom,sde-vbif-qos-cnoc-remap = <3 3 4 4 5 5 5 5 3 3 4 4 5 5 5 5>;
		qcom,sde-vbif-qos-wb-rot-remap = <4 4 5 5 5 5 5 6 4 4 5 5 5 5 5 6>;

		qcom,sde-danger-lut = <0xffff 0xffff 0xffff 0xffff 0x0 0x0 0x0 0x0
			0x0 0x0 0xffff 0xffff 0xffff 0xffff 0x0 0x0 0xffff0000 0xffff0000>;

		qcom,sde-safe-lut = <0xff00 0xfff0 0xff00 0xfff0 0xffff 0xffff 0x0001 0x0001
			0x03ff 0x03ff 0xff00 0xfff0 0xff00 0xfff0 0xffff 0xffff 0xff 0xff>;

		qcom,sde-creq-lut = <0x00112233 0x44556666 0x00112233 0x66666666
			0x00112233 0x44556666 0x00112233 0x66666666
			0x0        0x0        0x0        0x0
			0x77776666 0x66666540 0x77776666 0x66666540
			0x77776541 0x0        0x77776541 0x0
			0x00112233 0x44556666 0x00112233 0x66666666
			0x00112233 0x44556666 0x00112233 0x66666666
			0x0        0x0        0x0        0x0
			0x55555544 0x33221100 0x55555544 0x33221100>;

		qcom,sde-cdp-setting = <1 1>, <1 0>;

		qcom,sde-qos-cpu-mask = <0x3>;
		qcom,sde-qos-cpu-mask-performance = <0xf>;
		qcom,sde-qos-cpu-dma-latency = <300>;
		qcom,sde-qos-cpu-irq-latency = <300>;

		/* offsets are relative to "mdp_phys + qcom,sde-off */
		qcom,sde-reg-dma-off = <0 0x800>;
		qcom,sde-reg-dma-id = <0 1>;
		qcom,sde-reg-dma-version = <0x00030000>;
		qcom,sde-reg-dma-trigger-off = <0x119c>;
		qcom,sde-reg-dma-xin-id = <7>;
		qcom,sde-reg-dma-clk-ctrl = <0x2bc 20>;

		qcom,sde-reg-bus,vectors-KBps = <0 0>,
						<0 14000>,
						<0 140000>,
						<0 310000>;

		qcom,sde-sspp-vig-blocks {
			vcm@0 {
				cell-index = <0>;
				qcom,sde-vig-top-off = <0x700>;
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xe0>;
				qcom,sde-ucsc-igc = <0x700 0x00010000>;
				qcom,sde-ucsc-unmult = <0x700 0x00010000>;
				qcom,sde-ucsc-gc = <0x700 0x00010000>;
				qcom,sde-ucsc-csc = <0x700 0x00010000>;
				qcom,sde-ucsc-alpha-dither = <0x700 0x00010000>;
			};

			vcm@1 {
				cell-index = <1>;
				qcom,sde-ucsc-igc = <0x1700 0x00010000>;
				qcom,sde-ucsc-unmult = <0x1700 0x00010000>;
				qcom,sde-ucsc-gc = <0x1700 0x00010000>;
				qcom,sde-ucsc-csc = <0x1700 0x00010000>;
				qcom,sde-ucsc-alpha-dither = <0x1700 0x00010000>;
			};
		};

		qcom,sde-sspp-dma-blocks {
			dgm@0 {
				cell-index = <0>;
				qcom,sde-dma-top-off = <0x700>;
				qcom,sde-ucsc-igc = <0x700 0x00010000>;
				qcom,sde-ucsc-unmult = <0x700 0x00010000>;
				qcom,sde-ucsc-gc = <0x700 0x00010000>;
				qcom,sde-ucsc-csc = <0x700 0x00010000>;
				qcom,sde-ucsc-alpha-dither = <0x700 0x00010000>;
			};

			dgm@1 {
				cell-index = <1>;
				qcom,sde-ucsc-igc = <0x1700 0x00010000>;
				qcom,sde-ucsc-unmult = <0x1700 0x00010000>;
				qcom,sde-ucsc-gc = <0x1700 0x00010000>;
				qcom,sde-ucsc-csc = <0x1700 0x00010000>;
				qcom,sde-ucsc-alpha-dither = <0x1700 0x00010000>;
			};
		};

		qcom,sde-dspp-blocks {
			qcom,sde-dspp-igc = <0x1260 0x00040000>;
			qcom,sde-dspp-hsic = <0x800 0x00010007>;
			qcom,sde-dspp-memcolor = <0x880 0x00010007>;
			qcom,sde-dspp-hist = <0x800 0x00010007>;
			qcom,sde-dspp-sixzone = <0x900 0x00020000>;
			qcom,sde-dspp-vlut = <0xa00 0x00010008>;
			qcom,sde-dspp-gamut = <0x1000 0x00040003>;
			qcom,sde-dspp-pcc = <0x1700 0x00040000>;
			qcom,sde-dspp-gc = <0x17c0 0x00010008>;
			qcom,sde-dspp-dither = <0x82c 0x00010007>;
		};
	};

	mdss_mdp1: qcom,mdss_mdp@a800000 {
		compatible = "qcom,sde-kms";
		reg = <0x0a800000 0x92800>,
		      <0x0a8b0000 0x2008>,
		      <0x0a980000 0x7000>,
		      <0x400000 0x2000>;
		reg-names = "mdp_phys",
			"vbif_phys",
			"regdma_phys",
			"ipcc";

		/* interrupt config */
		interrupts = <GIC_SPI 433 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-controller;
		#interrupt-cells = <1>;
		#cooling-cells = <2>;

		/* hw blocks */
		qcom,sde-off = <0x1000>;
		qcom,sde-len = <0x488>;

		qcom,sde-ctl-off = <0x16000 0x17000 0x18000
				0x19000 0x1a000 0x1b000>;
		qcom,sde-ctl-size = <0x1000>;
		qcom,sde-ctl-display-pref = "secondary", "none", "none",
					"none", "none", "none";

		qcom,sde-mixer-off = <0x45000 0x46000 0x47000
				      0x48000 0x49000 0x4a000
				      0x4b000 0x4c000 0x0f0f
				      0x0f0f 0x0f0f 0x0f0f>;
		qcom,sde-mixer-size = <0x400>;
		qcom,sde-mixer-display-pref = "secondary", "secondary", "secondary",
					"secondary", "none", "none", "none", "none",
					"none", "none", "none", "none";
		qcom,sde-mixer-dcwb-pref = "none", "none", "none", "none",
					"none", "none", "none", "none",
					"dcwb", "dcwb", "dcwb", "dcwb";

		qcom,sde-dspp-top-off = <0x1300>;
		qcom,sde-dspp-top-size = <0x80>;
		qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
		qcom,sde-dspp-size = <0x1800>;

		qcom,sde-dest-scaler-top-off = <0x0008f000>;
		qcom,sde-dest-scaler-top-size = <0x1c>;
		qcom,sde-dest-scaler-off = <0x0 0x1000 0x2000 0x3000>;
		qcom,sde-dest-scaler-size = <0x800>;

		qcom,sde-wb-off = <0x66000>;
		qcom,sde-wb-size = <0x2c8>;
		qcom,sde-wb-xin-id = <6>;
		qcom,sde-wb-id = <2>;

		qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000 0x3a000 0x3b000>;
		qcom,sde-intf-size = <0x300>;
		qcom,sde-intf-type = "dp", "dsi", "dsi", "dp", "dp", "dp";
		qcom,sde-intf-tear-irq-off = <0 0x36800 0x37800 0 0 0>;

		qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000
				   0x6e000 0x6f000 0x70000 0x71000
				   0x67000 0x67400 0x7f000 0x7f400>;
		qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		qcom,sde-pp-size = <0x2c>;
		qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1 0x2 0x2 0x3 0x3 0x4 0x4 0x5 0x5>;

		qcom,sde-merge-3d-off = <0x4f000 0x50000 0x51000 0x52000 0x67700 0x7f700>;
		qcom,sde-merge-3d-size = <0x18>;
		qcom,sde-pp-cwb = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1>;

		qcom,sde-cdm-off = <0x7a200>;
		qcom,sde-cdm-size = <0x240>;

		qcom,sde-dsc-off = <0x81000 0x81000 0x82000 0x82000 0x83000 0x83000>;
		qcom,sde-dsc-size = <0x6>;
		qcom,sde-dsc-pair-mask = <2 1 4 3 6 5>;
		qcom,sde-dsc-hw-rev = "dsc_1_2";
		qcom,sde-dsc-enc = <0x100 0x200 0x100 0x200 0x100 0x200>;
		qcom,sde-dsc-enc-size = <0x9c>;
		qcom,sde-dsc-ctl = <0xF00 0xF80 0xF00 0xF80 0xF00 0xF80>;
		qcom,sde-dsc-ctl-size = <0x24>;
		qcom,sde-dsc-native422-supp = <1 1 1 1 0 0>;

		qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0 0xe0 0xe0
				0xe0 0xe0 0xe0 0xe0 0xe0 0xe0>;
		qcom,sde-cwb-dither = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1 0x1 0x1>;
		qcom,sde-dither-version = <0x00020000>;
		qcom,sde-dither-size = <0x20>;

		qcom,sde-sspp-type = "vig", "vig", "vig", "vig", "vig", "vig",
				"vig", "vig", "dma", "dma", "dma", "dma";
		qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0xd000 0xf000
				0x11000 0x13000 0x25000 0x27000 0x29000 0x2b000>;
		qcom,sde-sspp-cac-mode = <0x2 0x2 0x2 0x2 0x0 0x0
				0x0 0x0 0x1 0x1 0x2 0x2>;
		qcom,sde-sspp-parent-rec = <0x8 0x8>, <0x9 0x9>, <0xc 0xc>, <0xd 0xd>,
				<0xff 0xff>, <0xff 0xff>, <0xff 0xff>, <0xff 0xff>,
				<0xff 0xff>, <0xff 0xff>, <0x8 0xc>, <0x9 0xd>;
		qcom,sde-sspp-cac-lm-pref = <0x0 0x0>, <0x2 0x2>, <0x1 0x1>, <0x3 0x3>,
				<0xff 0xff>, <0xff 0xff>, <0xff 0xff>, <0xff 0xff>,
				<0xff 0xff>, <0xff 0xff>, <0x0 0x1>, <0x2 0x3>;
		qcom,sde-sspp-src-size = <0x344>;

		qcom,sde-sspp-xin-id = <0 4 8 12 2 3 14 15 1 5 9 13>;
		qcom,sde-sspp-excl-rect = <1 1 1 1 1 1 1 1 1 1 1 1>;
		qcom,sde-sspp-smart-dma-priority = <5 6 7 8 9 10 11 12 1 2 3 4>;
		qcom,sde-smart-dma-rev = "smart_dma_v2p5";

		qcom,sde-mixer-pair-mask = <2 1 4 3 6 5 8 7 10 9 12 11>;

		qcom,sde-mixer-blend-op-off = <0x40 0x70 0xa0 0xd0 0x100 0x130
						0x160 0x190 0x1c0 0x1f0 0x220>;

		qcom,sde-max-per-pipe-bw-kbps = <4500000 4500000
						 4500000 4500000
						 4500000 4500000
						 4500000 4500000
						 4500000 4500000
						 4500000 4500000>;

		qcom,sde-max-per-pipe-bw-high-kbps = <5700000 5700000
						      5700000 5700000
						      5700000 5700000
						      5700000 5700000
						      5700000 5700000
						      5700000 5700000>;

		/* offsets are relative to "mdp_phys + qcom,sde-off */
		qcom,sde-sspp-clk-ctrl =
				<0x4330 0>, <0x6330 0>, <0x8330 0>, <0xa330 0>,
				<0xc330 0>, <0xe330 0>, <0x10330 0>, <0x12330 0>,
				<0x24330 0>, <0x26330 0>, <0x28330 0>, <0x2a330 0>;
		qcom,sde-sspp-clk-status =
				<0x4334 0>, <0x6334 0>, <0x8334 0>, <0xa334 0>,
				<0xc334 0>, <0xe334 0>, <0x10334 0>, <0x12334 0>,
				<0x24334 0>, <0x26334 0>, <0x28334 0>, <0x2a334 0>;
		qcom,sde-sspp-csc-off = <0x1a00>;
		qcom,sde-csc-type = "csc-10bit";
		qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
		qcom,sde-qseed-scalar-version = <0x3004>;
		qcom,sde-sspp-qseed-off = <0xa00>;
		qcom,sde-max-dest-scaler-input-linewidth = <2048>;
		qcom,sde-max-dest-scaler-output-linewidth = <2560>;
		qcom,sde-mixer-linewidth = <2560>;
		qcom,sde-sspp-linewidth = <5120>;
		qcom,sde-wb-linewidth = <4096>;
		qcom,sde-wb-linewidth-linear = <8192>;
		qcom,sde-dsc-linewidth = <2560>;
		qcom,sde-mixer-blendstages = <0xb>;
		qcom,sde-highest-bank-bit = <0x8 0x3>;
		qcom,sde-ubwc-version = <0x50000001>;
		qcom,sde-ubwc-swizzle = <0x6>;
		qcom,sde-ubwc-bw-calc-version = <0x1>;
		qcom,sde-ubwc-static = <0x1>;
		qcom,sde-macrotile-mode = <0x1>;
		qcom,sde-smart-panel-align-mode = <0xc>;
		qcom,sde-panic-per-pipe;
		qcom,sde-has-cdp;
		qcom,sde-has-src-split;
		qcom,sde-pipe-order-version = <0x1>;
		qcom,sde-has-dim-layer;
		qcom,sde-has-dest-scaler;

		qcom,sde-max-bw-low-kbps = <17000000>;
		qcom,sde-max-bw-high-kbps = <27000000>;
		qcom,sde-min-core-ib-kbps = <2500000>;
		qcom,sde-min-llcc-ib-kbps = <0>;
		qcom,sde-min-dram-ib-kbps = <800000>;
		qcom,sde-dram-channels = <4>;
		qcom,sde-num-nrt-paths = <0>;

		qcom,sde-ipcc-protocol-id = <0x4>;
		qcom,sde-ipcc-client-dpu-phys-id = <0xc>;

		qcom,sde-vbif-off = <0>;
		qcom,sde-vbif-size = <0x1074>;
		qcom,sde-vbif-id = <0>;
		qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
		qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3 3 3>;

		qcom,sde-vbif-default-ot-rd-limit = <40>;
		qcom,sde-vbif-default-ot-wr-limit = <32>;
		qcom,sde-vbif-dynamic-ot-wr-limit = <62208000 2 124416000 6 497664000 16>;

		qcom,sde-vbif-qos-rt-remap = <4 4 5 5 5 5 6 6 4 4 5 5 5 5 6 6>;
		qcom,sde-vbif-qos-nrt-remap = <3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3>;
		qcom,sde-vbif-qos-cwb-remap = <4 4 5 5 5 5 5 6 4 4 5 5 5 5 5 6>;
		qcom,sde-vbif-qos-lutdma-remap = <4 4 4 4 5 5 5 6 4 4 4 4 5 5 5 6>;
		qcom,sde-vbif-qos-offline-wb-remap = <3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3>;
		qcom,sde-vbif-qos-cnoc-remap = <3 3 4 4 5 5 5 5 3 3 4 4 5 5 5 5>;
		qcom,sde-vbif-qos-wb-rot-remap = <4 4 5 5 5 5 5 6 4 4 5 5 5 5 5 6>;

		qcom,sde-danger-lut = <0xffff 0xffff 0xffff 0xffff 0x0 0x0 0x0 0x0
			0x0 0x0 0xffff 0xffff 0xffff 0xffff 0x0 0x0 0xffff0000 0xffff0000>;

		qcom,sde-safe-lut = <0xff00 0xfff0 0xff00 0xfff0 0xffff 0xffff 0x0001 0x0001
			0x03ff 0x03ff 0xff00 0xfff0 0xff00 0xfff0 0xffff 0xffff 0xff 0xff>;

		qcom,sde-creq-lut = <0x00112233 0x44556666 0x00112233 0x66666666
			0x00112233 0x44556666 0x00112233 0x66666666
			0x0        0x0        0x0        0x0
			0x77776666 0x66666540 0x77776666 0x66666540
			0x77776541 0x0        0x77776541 0x0
			0x00112233 0x44556666 0x00112233 0x66666666
			0x00112233 0x44556666 0x00112233 0x66666666
			0x0        0x0        0x0        0x0
			0x55555544 0x33221100 0x55555544 0x33221100>;

		qcom,sde-cdp-setting = <1 1>, <1 0>;

		qcom,sde-qos-cpu-mask = <0x3>;
		qcom,sde-qos-cpu-mask-performance = <0xf>;
		qcom,sde-qos-cpu-dma-latency = <300>;
		qcom,sde-qos-cpu-irq-latency = <300>;

		/* offsets are relative to "mdp_phys + qcom,sde-off */
		qcom,sde-reg-dma-off = <0 0x800>;
		qcom,sde-reg-dma-id = <0 1>;
		qcom,sde-reg-dma-version = <0x00030000>;
		qcom,sde-reg-dma-trigger-off = <0x119c>;
		qcom,sde-reg-dma-xin-id = <7>;
		qcom,sde-reg-dma-clk-ctrl = <0x2bc 20>;

		qcom,sde-reg-bus,vectors-KBps = <0 0>,
						<0 14000>,
						<0 140000>,
						<0 310000>;

		qcom,sde-sspp-vig-blocks {
			vcm@0 {
				cell-index = <0>;
				qcom,sde-vig-top-off = <0x700>;
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xe0>;
				qcom,sde-ucsc-igc = <0x700 0x00010000>;
				qcom,sde-ucsc-unmult = <0x700 0x00010000>;
				qcom,sde-ucsc-gc = <0x700 0x00010000>;
				qcom,sde-ucsc-csc = <0x700 0x00010000>;
				qcom,sde-ucsc-alpha-dither = <0x700 0x00010000>;
			};

			vcm@1 {
				cell-index = <1>;
				qcom,sde-ucsc-igc = <0x1700 0x00010000>;
				qcom,sde-ucsc-unmult = <0x1700 0x00010000>;
				qcom,sde-ucsc-gc = <0x1700 0x00010000>;
				qcom,sde-ucsc-csc = <0x1700 0x00010000>;
				qcom,sde-ucsc-alpha-dither = <0x1700 0x00010000>;
			};
		};

		qcom,sde-sspp-dma-blocks {
			dgm@0 {
				cell-index = <0>;
				qcom,sde-dma-top-off = <0x700>;
				qcom,sde-ucsc-igc = <0x700 0x00010000>;
				qcom,sde-ucsc-unmult = <0x700 0x00010000>;
				qcom,sde-ucsc-gc = <0x700 0x00010000>;
				qcom,sde-ucsc-csc = <0x700 0x00010000>;
				qcom,sde-ucsc-alpha-dither = <0x700 0x00010000>;
			};

			dgm@1 {
				cell-index = <1>;
				qcom,sde-ucsc-igc = <0x1700 0x00010000>;
				qcom,sde-ucsc-unmult = <0x1700 0x00010000>;
				qcom,sde-ucsc-gc = <0x1700 0x00010000>;
				qcom,sde-ucsc-csc = <0x1700 0x00010000>;
				qcom,sde-ucsc-alpha-dither = <0x1700 0x00010000>;
			};
		};

		qcom,sde-dspp-blocks {
			qcom,sde-dspp-igc = <0x1260 0x00040000>;
			qcom,sde-dspp-hsic = <0x800 0x00010007>;
			qcom,sde-dspp-memcolor = <0x880 0x00010007>;
			qcom,sde-dspp-hist = <0x800 0x00010007>;
			qcom,sde-dspp-sixzone = <0x900 0x00020000>;
			qcom,sde-dspp-vlut = <0xa00 0x00010008>;
			qcom,sde-dspp-gamut = <0x1000 0x00040003>;
			qcom,sde-dspp-pcc = <0x1700 0x00040000>;
			qcom,sde-dspp-gc = <0x17c0 0x00010008>;
			qcom,sde-dspp-dither = <0x82c 0x00010007>;
		};
	};

	mdss_dsi0: qcom,mdss_mdp0_dsi_ctrl0@ae94000 {
		compatible = "qcom,dsi-ctrl-hw-v2.8";
		label = "dsi-ctrl-0";
		cell-index = <0>;
		frame-threshold-time-us = <800>;
		reg = <0xae94000 0x400>,
			<0xaf0f000 0x4>,
			<0x0ae36000 0x300>;
		reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
		interrupt-parent = <&mdss_mdp0>;
		interrupts = <4 0>;

		qcom,ctrl-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;

			qcom,ctrl-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "vdda-1p2";
				qcom,supply-min-voltage = <1200000>;
				qcom,supply-max-voltage = <1200000>;
				qcom,supply-enable-load = <16600>;
				qcom,supply-disable-load = <0>;
			};
		};
	};

	mdss_dsi1: qcom,mdss_mdp0_dsi_ctrl1@ae96000 {
		compatible = "qcom,dsi-ctrl-hw-v2.8";
		label = "dsi-ctrl-1";
		cell-index = <1>;
		frame-threshold-time-us = <800>;
		reg = <0xae96000 0x400>,
			<0xaf0f000 0x4>,
			<0x0ae37000 0x300>;
		reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
		interrupt-parent = <&mdss_mdp0>;
		interrupts = <5 0>;

		qcom,ctrl-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;
			qcom,ctrl-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "vdda-1p2";
				qcom,supply-min-voltage = <1200000>;
				qcom,supply-max-voltage = <1200000>;
				qcom,supply-enable-load = <16600>;
				qcom,supply-disable-load = <0>;
			};
		};
	};

	mdss_dsi2: qcom,mdss_mdp1_dsi_ctrl0@0a894000 {
		compatible = "qcom,dsi-ctrl-hw-v2.8";
		label = "dsi-ctrl-2";
		cell-index = <2>;
		frame-threshold-time-us = <800>;
		reg = <0x0a894000 0x400>,
			<0xa90f000 0x4>,
			<0x0a836000 0x300>;
		reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
		interrupt-parent = <&mdss_mdp1>;
		interrupts = <4 0>;

		qcom,ctrl-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;

			qcom,ctrl-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "vdda-1p2";
				qcom,supply-min-voltage = <1200000>;
				qcom,supply-max-voltage = <1200000>;
				qcom,supply-enable-load = <16600>;
				qcom,supply-disable-load = <0>;
			};
		};
	};

	mdss_dsi3: qcom,mdss_mdp1_dsi_ctrl1@0a896000 {
		compatible = "qcom,dsi-ctrl-hw-v2.8";
		label = "dsi-ctrl-3";
		cell-index = <3>;
		frame-threshold-time-us = <800>;
		reg = <0x0a896000 0x400>,
			<0xa90f000 0x4>,
			<0x0a837000 0x300>;
		reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
		interrupt-parent = <&mdss_mdp1>;
		interrupts = <5 0>;

		qcom,ctrl-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;
			qcom,ctrl-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "vdda-1p2";
				qcom,supply-min-voltage = <1200000>;
				qcom,supply-max-voltage = <1200000>;
				qcom,supply-enable-load = <16600>;
				qcom,supply-disable-load = <0>;
			};
		};
	};

	mdss_dsi_phy0: qcom,mdss_mdp0_dsi_phy0@ae95500 {
		compatible = "qcom,dsi-phy-v5.2";
		label = "dsi-phy-0";
		cell-index = <0>;
		#clock-cells = <1>;
		reg = <0xae95000 0xa00>,
		      <0xae95500 0x400>,
		      <0xae94200 0xa0>;
		reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
		pll-label = "dsi_pll_4nm";

		qcom,platform-strength-ctrl = [55 03
						55 03
						55 03
						55 03
						55 00];
		qcom,platform-lane-config = [00 00 0a 0a
						00 00 0a 0a
						00 00 0a 0a
						00 00 0a 0a
						00 00 8a 8a];
		qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
		qcom,phy-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;
			qcom,phy-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "vdda-0p9";
				qcom,supply-min-voltage = <880000>;
				qcom,supply-max-voltage = <912000>;
				qcom,supply-enable-load = <97800>;
				qcom,supply-disable-load = <0>;
			};
		};
	};

	mdss_dsi_phy1: qcom,mdss_mdp0_dsi_phy1@ae97500 {
		compatible = "qcom,dsi-phy-v5.2";
		label = "dsi-phy-1";
		cell-index = <1>;
		#clock-cells = <1>;
		reg = <0xae97000 0xa00>,
		      <0xae97500 0x400>,
		      <0xae96200 0xa0>;
		reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
		pll-label = "dsi_pll_4nm";

		qcom,platform-strength-ctrl = [55 03
						55 03
						55 03
						55 03
						55 00];
		qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
		qcom,platform-lane-config = [00 00 0a 0a
						00 00 0a 0a
						00 00 0a 0a
						00 00 0a 0a
						00 00 8a 8a];
		qcom,phy-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;
			qcom,phy-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "vdda-0p9";
				qcom,supply-min-voltage = <880000>;
				qcom,supply-max-voltage = <912000>;
				qcom,supply-enable-load = <97800>;
				qcom,supply-disable-load = <0>;
			};
		};
	};

	mdss_dsi_phy2: qcom,mdss_mdp1_dsi_phy0@a895500 {
		compatible = "qcom,dsi-phy-v5.2";
		label = "dsi-phy-2";
		cell-index = <2>;
		#clock-cells = <1>;
		reg = <0xa895000 0xa00>,
		      <0xa895500 0x400>,
		      <0xa894200 0xa0>;
		reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
		pll-label = "dsi_pll_4nm";

		qcom,platform-strength-ctrl = [55 03
						55 03
						55 03
						55 03
						55 00];
		qcom,platform-lane-config = [00 00 0a 0a
						00 00 0a 0a
						00 00 0a 0a
						00 00 0a 0a
						00 00 8a 8a];
		qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
		qcom,phy-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;
			qcom,phy-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "vdda-0p9";
				qcom,supply-min-voltage = <880000>;
				qcom,supply-max-voltage = <912000>;
				qcom,supply-enable-load = <97800>;
				qcom,supply-disable-load = <0>;
			};
		};
	};

	mdss_dsi_phy3: qcom,mdss_mdp1_dsi_phy1@a897500 {
		compatible = "qcom,dsi-phy-v5.2";
		label = "dsi-phy-3";
		cell-index = <3>;
		#clock-cells = <1>;
		reg = <0xa897000 0xa00>,
		      <0xa897500 0x400>,
		      <0xa896200 0xa0>;
		reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
		pll-label = "dsi_pll_4nm";

		qcom,platform-strength-ctrl = [55 03
						55 03
						55 03
						55 03
						55 00];
		qcom,platform-lane-config = [00 00 0a 0a
						00 00 0a 0a
						00 00 0a 0a
						00 00 0a 0a
						00 00 8a 8a];
		qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
		qcom,phy-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;
			qcom,phy-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "vdda-0p9";
				qcom,supply-min-voltage = <880000>;
				qcom,supply-max-voltage = <912000>;
				qcom,supply-enable-load = <97800>;
				qcom,supply-disable-load = <0>;
			};
		};
	};
};
