







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv119__pointer_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__function_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN72_INTERNAL_50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec86thrust6system6detail10sequential3seqE[1];
.global .align 8 .b8 _ZTVSt9exception[40];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 8 .b8 _ZTVN3c1020intrusive_ptr_targetE[40];
.global .align 8 .b8 _ZTVN3c1011StorageImplE[40];
.global .align 8 .b8 _ZTVN6caffe28OperatorINS_11CUDAContextEEE[136];
.global .align 8 .b8 _ZTVN6caffe215SumReduceLikeOpINS_11CUDAContextEEE[136];
.global .align 8 .b8 _ZTVN6caffe226UnaryElementwiseWithArgsOpINS_11TensorTypesIJbEEENS_11CUDAContextENS_27UnaryFunctorWithDefaultCtorINS_10NotFunctorIS3_EEEENS_15SameTypeAsInputEEE[136];
.global .align 8 .b8 _ZTVN6caffe226UnaryElementwiseWithArgsOpINS_11TensorTypesIJilfdEEENS_11CUDAContextENS_27UnaryFunctorWithDefaultCtorINS_11SignFunctorIS3_EEEENS_15SameTypeAsInputEEE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJbilfdEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_9EQFunctorIS3_EEEENS_9FixedTypeIbEEEE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJbilfdEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_9NEFunctorIS3_EEEENS_9FixedTypeIbEEEE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJbilfdEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_9LTFunctorIS3_EEEENS_9FixedTypeIbEEEE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJbilfdEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_9LEFunctorIS3_EEEENS_9FixedTypeIbEEEE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJbilfdEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_9GTFunctorIS3_EEEENS_9FixedTypeIbEEEE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJbilfdEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_9GEFunctorIS3_EEEENS_9FixedTypeIbEEEE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJbEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_10AndFunctorIS3_EEEENS_15SameTypeAsInputEEE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJbEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_9OrFunctorIS3_EEEENS_15SameTypeAsInputEEE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJbEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_10XorFunctorIS3_EEEENS_15SameTypeAsInputEEE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJilbEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_17BitwiseAndFunctorIS3_EEEENS_15SameTypeAsInputEEE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJilbEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_16BitwiseOrFunctorIS3_EEEENS_15SameTypeAsInputEEE[136];
.global .align 8 .b8 _ZTVN6caffe227BinaryElementwiseWithArgsOpINS_11TensorTypesIJilbEEENS_11CUDAContextENS_28BinaryFunctorWithDefaultCtorINS_17BitwiseXorFunctorIS3_EEEENS_15SameTypeAsInputEEE[136];












.visible .entry _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IfEEvPKT_PS2_ii(
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IfEEvPKT_PS2_ii_param_0,
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IfEEvPKT_PS2_ii_param_1,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IfEEvPKT_PS2_ii_param_2,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IfEEvPKT_PS2_ii_param_3
)
{
.reg .pred %p<4>;
.reg .f32 %f<10>;
.reg .b32 %r<12>;
.reg .b64 %rd<9>;


ld.param.u64 %rd2, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IfEEvPKT_PS2_ii_param_0];
ld.param.u64 %rd3, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IfEEvPKT_PS2_ii_param_1];
ld.param.u32 %r4, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IfEEvPKT_PS2_ii_param_2];
ld.param.u32 %r5, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IfEEvPKT_PS2_ii_param_3];
mov.u32 %r6, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r1, %r6, %r7, %r8;
setp.ge.s32	%p1, %r1, %r5;
@%p1 bra BB0_4;

cvta.to.global.u64 %rd1, %rd2;
mov.f32 %f8, 0f00000000;
mov.f32 %f9, %f8;
mov.u32 %r11, 0;
setp.lt.s32	%p2, %r4, 1;
@%p2 bra BB0_3;

BB0_2:
mad.lo.s32 %r10, %r11, %r5, %r1;
mul.wide.s32 %rd4, %r10, 4;
add.s64 %rd5, %rd1, %rd4;
ld.global.f32 %f6, [%rd5];
add.f32 %f9, %f9, %f6;
add.s32 %r11, %r11, 1;
setp.lt.s32	%p3, %r11, %r4;
mov.f32 %f8, %f9;
@%p3 bra BB0_2;

BB0_3:
cvta.to.global.u64 %rd6, %rd3;
mul.wide.s32 %rd7, %r1, 4;
add.s64 %rd8, %rd6, %rd7;
st.global.f32 [%rd8], %f8;

BB0_4:
ret;
}


.visible .entry _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii(
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii_param_0,
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii_param_1,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii_param_2,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii_param_3,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii_param_4
)
{
.reg .pred %p<6>;
.reg .f32 %f<56>;
.reg .b32 %r<27>;
.reg .b64 %rd<12>;

	.shared .align 4 .b8 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage[84];

ld.param.u64 %rd2, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii_param_0];
ld.param.u64 %rd3, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii_param_1];
ld.param.u32 %r9, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii_param_2];
ld.param.u32 %r7, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii_param_3];
ld.param.u32 %r8, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii_param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
mul.lo.s32 %r3, %r8, %r9;
mov.f32 %f54, 0f00000000;
setp.ge.s32	%p1, %r2, %r3;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd2;
mov.f32 %f54, 0f00000000;
mov.u32 %r4, %ntid.x;
mov.u32 %r26, %r2;

BB1_2:
mov.u32 %r5, %r26;
div.s32 %r10, %r5, %r8;
mad.lo.s32 %r11, %r10, %r7, %r1;
rem.s32 %r12, %r5, %r8;
mad.lo.s32 %r13, %r11, %r8, %r12;
mul.wide.s32 %rd4, %r13, 4;
add.s64 %rd5, %rd1, %rd4;
ld.global.f32 %f9, [%rd5];
add.f32 %f54, %f54, %f9;
add.s32 %r6, %r4, %r5;
setp.lt.s32	%p2, %r6, %r3;
mov.u32 %r26, %r6;
@%p2 bra BB1_2;

BB1_3:

	mov.u32 %r14, %laneid;

	mov.u32 %r15, 1;
mov.u32 %r24, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f54, %r15, %r24; @p add.f32 r0, r0, %f54; mov.f32 %f10, r0;}

	mov.u32 %r17, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f10, %r17, %r24; @p add.f32 r0, r0, %f10; mov.f32 %f13, r0;}

	mov.u32 %r19, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f13, %r19, %r24; @p add.f32 r0, r0, %f13; mov.f32 %f16, r0;}

	mov.u32 %r21, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f16, %r21, %r24; @p add.f32 r0, r0, %f16; mov.f32 %f19, r0;}

	mov.u32 %r23, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f19, %r23, %r24; @p add.f32 r0, r0, %f19; mov.f32 %f55, r0;}

	setp.ne.s32	%p3, %r14, 0;
@%p3 bra BB1_5;

shr.u32 %r25, %r2, 5;
mul.wide.u32 %rd6, %r25, 4;
mov.u64 %rd7, _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
st.shared.f32 [%rd8+16], %f55;

BB1_5:
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB1_7;

ld.shared.f32 %f25, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+20];
add.f32 %f26, %f55, %f25;
ld.shared.f32 %f27, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+24];
add.f32 %f28, %f27, %f26;
ld.shared.f32 %f29, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+28];
add.f32 %f30, %f29, %f28;
ld.shared.f32 %f31, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+32];
add.f32 %f32, %f31, %f30;
ld.shared.f32 %f33, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+36];
add.f32 %f34, %f33, %f32;
ld.shared.f32 %f35, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+40];
add.f32 %f36, %f35, %f34;
ld.shared.f32 %f37, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+44];
add.f32 %f38, %f37, %f36;
ld.shared.f32 %f39, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+48];
add.f32 %f40, %f39, %f38;
ld.shared.f32 %f41, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+52];
add.f32 %f42, %f41, %f40;
ld.shared.f32 %f43, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+56];
add.f32 %f44, %f43, %f42;
ld.shared.f32 %f45, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+60];
add.f32 %f46, %f45, %f44;
ld.shared.f32 %f47, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+64];
add.f32 %f48, %f47, %f46;
ld.shared.f32 %f49, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+68];
add.f32 %f50, %f49, %f48;
ld.shared.f32 %f51, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+72];
add.f32 %f52, %f51, %f50;
ld.shared.f32 %f53, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi512EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+76];
add.f32 %f55, %f53, %f52;

BB1_7:
@%p4 bra BB1_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.s32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f55;

BB1_9:
ret;
}


.visible .entry _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii(
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii_param_0,
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii_param_1,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii_param_2,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii_param_3,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii_param_4
)
{
.reg .pred %p<6>;
.reg .f32 %f<32>;
.reg .b32 %r<27>;
.reg .b64 %rd<12>;

	.shared .align 4 .b8 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage[24];

ld.param.u64 %rd2, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii_param_0];
ld.param.u64 %rd3, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii_param_1];
ld.param.u32 %r9, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii_param_2];
ld.param.u32 %r7, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii_param_3];
ld.param.u32 %r8, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii_param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
mul.lo.s32 %r3, %r8, %r9;
mov.f32 %f30, 0f00000000;
setp.ge.s32	%p1, %r2, %r3;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd1, %rd2;
mov.f32 %f30, 0f00000000;
mov.u32 %r4, %ntid.x;
mov.u32 %r26, %r2;

BB2_2:
mov.u32 %r5, %r26;
div.s32 %r10, %r5, %r8;
mad.lo.s32 %r11, %r10, %r7, %r1;
rem.s32 %r12, %r5, %r8;
mad.lo.s32 %r13, %r11, %r8, %r12;
mul.wide.s32 %rd4, %r13, 4;
add.s64 %rd5, %rd1, %rd4;
ld.global.f32 %f9, [%rd5];
add.f32 %f30, %f30, %f9;
add.s32 %r6, %r4, %r5;
setp.lt.s32	%p2, %r6, %r3;
mov.u32 %r26, %r6;
@%p2 bra BB2_2;

BB2_3:

	mov.u32 %r14, %laneid;

	mov.u32 %r15, 1;
mov.u32 %r24, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f30, %r15, %r24; @p add.f32 r0, r0, %f30; mov.f32 %f10, r0;}

	mov.u32 %r17, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f10, %r17, %r24; @p add.f32 r0, r0, %f10; mov.f32 %f13, r0;}

	mov.u32 %r19, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f13, %r19, %r24; @p add.f32 r0, r0, %f13; mov.f32 %f16, r0;}

	mov.u32 %r21, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f16, %r21, %r24; @p add.f32 r0, r0, %f16; mov.f32 %f19, r0;}

	mov.u32 %r23, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f19, %r23, %r24; @p add.f32 r0, r0, %f19; mov.f32 %f31, r0;}

	setp.ne.s32	%p3, %r14, 0;
@%p3 bra BB2_5;

shr.u32 %r25, %r2, 5;
mul.wide.u32 %rd6, %r25, 4;
mov.u64 %rd7, _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
st.shared.f32 [%rd8+4], %f31;

BB2_5:
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB2_7;

ld.shared.f32 %f25, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+8];
add.f32 %f26, %f31, %f25;
ld.shared.f32 %f27, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+12];
add.f32 %f28, %f27, %f26;
ld.shared.f32 %f29, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi128EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+16];
add.f32 %f31, %f29, %f28;

BB2_7:
@%p4 bra BB2_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.s32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f31;

BB2_9:
ret;
}


.visible .entry _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii(
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii_param_0,
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii_param_1,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii_param_2,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii_param_3,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii_param_4
)
{
.reg .pred %p<6>;
.reg .f32 %f<28>;
.reg .b32 %r<27>;
.reg .b64 %rd<12>;

	.shared .align 4 .b8 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage[16];

ld.param.u64 %rd2, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii_param_0];
ld.param.u64 %rd3, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii_param_1];
ld.param.u32 %r9, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii_param_2];
ld.param.u32 %r7, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii_param_3];
ld.param.u32 %r8, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii_param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
mul.lo.s32 %r3, %r8, %r9;
mov.f32 %f26, 0f00000000;
setp.ge.s32	%p1, %r2, %r3;
@%p1 bra BB3_3;

cvta.to.global.u64 %rd1, %rd2;
mov.f32 %f26, 0f00000000;
mov.u32 %r4, %ntid.x;
mov.u32 %r26, %r2;

BB3_2:
mov.u32 %r5, %r26;
div.s32 %r10, %r5, %r8;
mad.lo.s32 %r11, %r10, %r7, %r1;
rem.s32 %r12, %r5, %r8;
mad.lo.s32 %r13, %r11, %r8, %r12;
mul.wide.s32 %rd4, %r13, 4;
add.s64 %rd5, %rd1, %rd4;
ld.global.f32 %f9, [%rd5];
add.f32 %f26, %f26, %f9;
add.s32 %r6, %r4, %r5;
setp.lt.s32	%p2, %r6, %r3;
mov.u32 %r26, %r6;
@%p2 bra BB3_2;

BB3_3:

	mov.u32 %r14, %laneid;

	mov.u32 %r15, 1;
mov.u32 %r24, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f26, %r15, %r24; @p add.f32 r0, r0, %f26; mov.f32 %f10, r0;}

	mov.u32 %r17, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f10, %r17, %r24; @p add.f32 r0, r0, %f10; mov.f32 %f13, r0;}

	mov.u32 %r19, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f13, %r19, %r24; @p add.f32 r0, r0, %f13; mov.f32 %f16, r0;}

	mov.u32 %r21, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f16, %r21, %r24; @p add.f32 r0, r0, %f16; mov.f32 %f19, r0;}

	mov.u32 %r23, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f19, %r23, %r24; @p add.f32 r0, r0, %f19; mov.f32 %f27, r0;}

	setp.ne.s32	%p3, %r14, 0;
@%p3 bra BB3_5;

shr.u32 %r25, %r2, 5;
mul.wide.u32 %rd6, %r25, 4;
mov.u64 %rd7, _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
st.shared.f32 [%rd8+4], %f27;

BB3_5:
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB3_7;

ld.shared.f32 %f25, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi64EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+8];
add.f32 %f27, %f27, %f25;

BB3_7:
@%p4 bra BB3_9;

cvta.to.global.u64 %rd9, %rd3;
mul.wide.s32 %rd10, %r1, 4;
add.s64 %rd11, %rd9, %rd10;
st.global.f32 [%rd11], %f27;

BB3_9:
ret;
}


.visible .entry _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi32EEEvPKT_PS2_iii(
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi32EEEvPKT_PS2_iii_param_0,
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi32EEEvPKT_PS2_iii_param_1,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi32EEEvPKT_PS2_iii_param_2,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi32EEEvPKT_PS2_iii_param_3,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi32EEEvPKT_PS2_iii_param_4
)
{
.reg .pred %p<5>;
.reg .f32 %f<24>;
.reg .b32 %r<26>;
.reg .b64 %rd<9>;

	.shared .align 4 .b8 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi32EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage[12];

ld.param.u64 %rd2, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi32EEEvPKT_PS2_iii_param_0];
ld.param.u64 %rd3, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi32EEEvPKT_PS2_iii_param_1];
ld.param.u32 %r9, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi32EEEvPKT_PS2_iii_param_2];
ld.param.u32 %r7, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi32EEEvPKT_PS2_iii_param_3];
ld.param.u32 %r8, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi32EEEvPKT_PS2_iii_param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
mul.lo.s32 %r3, %r8, %r9;
mov.f32 %f23, 0f00000000;
setp.ge.s32	%p1, %r2, %r3;
@%p1 bra BB4_3;

cvta.to.global.u64 %rd1, %rd2;
mov.f32 %f23, 0f00000000;
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %r2;

BB4_2:
mov.u32 %r5, %r25;
div.s32 %r10, %r5, %r8;
mad.lo.s32 %r11, %r10, %r7, %r1;
rem.s32 %r12, %r5, %r8;
mad.lo.s32 %r13, %r11, %r8, %r12;
mul.wide.s32 %rd4, %r13, 4;
add.s64 %rd5, %rd1, %rd4;
ld.global.f32 %f7, [%rd5];
add.f32 %f23, %f23, %f7;
add.s32 %r6, %r4, %r5;
setp.lt.s32	%p2, %r6, %r3;
mov.u32 %r25, %r6;
@%p2 bra BB4_2;

BB4_3:

	mov.u32 %r14, %laneid;

	mov.u32 %r15, 1;
mov.u32 %r24, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f23, %r15, %r24; @p add.f32 r0, r0, %f23; mov.f32 %f8, r0;}

	mov.u32 %r17, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f8, %r17, %r24; @p add.f32 r0, r0, %f8; mov.f32 %f11, r0;}

	mov.u32 %r19, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f11, %r19, %r24; @p add.f32 r0, r0, %f11; mov.f32 %f14, r0;}

	mov.u32 %r21, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r21, %r24; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r23, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r23, %r24; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	setp.ne.s32	%p3, %r14, 0;
@%p3 bra BB4_5;

st.shared.f32 [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIfLi32EEEvPKT_PS2_iii$__cuda_local_var_259291_62_non_const_temp_storage+4], %f20;

BB4_5:
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB4_7;

cvta.to.global.u64 %rd6, %rd3;
mul.wide.s32 %rd7, %r1, 4;
add.s64 %rd8, %rd6, %rd7;
st.global.f32 [%rd8], %f20;

BB4_7:
ret;
}


.visible .entry _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IN3c104HalfEEEvPKT_PS4_ii(
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IN3c104HalfEEEvPKT_PS4_ii_param_0,
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IN3c104HalfEEEvPKT_PS4_ii_param_1,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IN3c104HalfEEEvPKT_PS4_ii_param_2,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IN3c104HalfEEEvPKT_PS4_ii_param_3
)
{
.reg .pred %p<4>;
.reg .b16 %rs<3>;
.reg .f32 %f<11>;
.reg .b32 %r<12>;
.reg .b64 %rd<9>;


ld.param.u64 %rd2, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IN3c104HalfEEEvPKT_PS4_ii_param_0];
ld.param.u64 %rd3, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IN3c104HalfEEEvPKT_PS4_ii_param_1];
ld.param.u32 %r4, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IN3c104HalfEEEvPKT_PS4_ii_param_2];
ld.param.u32 %r5, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec821reduce_sum_like_post1IN3c104HalfEEEvPKT_PS4_ii_param_3];
mov.u32 %r6, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r1, %r6, %r7, %r8;
setp.ge.s32	%p1, %r1, %r5;
@%p1 bra BB5_4;

cvta.to.global.u64 %rd1, %rd2;
mov.f32 %f9, 0f00000000;
mov.f32 %f10, %f9;
mov.u32 %r11, 0;
setp.lt.s32	%p2, %r4, 1;
@%p2 bra BB5_3;

BB5_2:
mad.lo.s32 %r10, %r11, %r5, %r1;
mul.wide.s32 %rd4, %r10, 2;
add.s64 %rd5, %rd1, %rd4;
ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f6, %rs1;}


	add.f32 %f10, %f10, %f6;
add.s32 %r11, %r11, 1;
setp.lt.s32	%p3, %r11, %r4;
mov.f32 %f9, %f10;
@%p3 bra BB5_2;

BB5_3:
cvta.to.global.u64 %rd6, %rd3;

	{ cvt.rn.f16.f32 %rs2, %f9;}


	mul.wide.s32 %rd7, %r1, 2;
add.s64 %rd8, %rd6, %rd7;
st.global.u16 [%rd8], %rs2;

BB5_4:
ret;
}


.visible .entry _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii(
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii_param_0,
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii_param_1,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii_param_2,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii_param_3,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii_param_4
)
{
.reg .pred %p<6>;
.reg .b16 %rs<3>;
.reg .f32 %f<57>;
.reg .b32 %r<27>;
.reg .b64 %rd<12>;

	.shared .align 4 .b8 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage[84];

ld.param.u64 %rd2, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii_param_0];
ld.param.u64 %rd3, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii_param_1];
ld.param.u32 %r9, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii_param_2];
ld.param.u32 %r7, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii_param_3];
ld.param.u32 %r8, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii_param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
mul.lo.s32 %r3, %r8, %r9;
mov.f32 %f55, 0f00000000;
setp.ge.s32	%p1, %r2, %r3;
@%p1 bra BB6_3;

cvta.to.global.u64 %rd1, %rd2;
mov.f32 %f55, 0f00000000;
mov.u32 %r4, %ntid.x;
mov.u32 %r26, %r2;

BB6_2:
mov.u32 %r5, %r26;
div.s32 %r10, %r5, %r8;
mad.lo.s32 %r11, %r10, %r7, %r1;
rem.s32 %r12, %r5, %r8;
mad.lo.s32 %r13, %r11, %r8, %r12;
mul.wide.s32 %rd4, %r13, 2;
add.s64 %rd5, %rd1, %rd4;
ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f9, %rs1;}


	add.f32 %f55, %f55, %f9;
add.s32 %r6, %r4, %r5;
setp.lt.s32	%p2, %r6, %r3;
mov.u32 %r26, %r6;
@%p2 bra BB6_2;

BB6_3:

	mov.u32 %r14, %laneid;

	mov.u32 %r15, 1;
mov.u32 %r24, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f55, %r15, %r24; @p add.f32 r0, r0, %f55; mov.f32 %f10, r0;}

	mov.u32 %r17, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f10, %r17, %r24; @p add.f32 r0, r0, %f10; mov.f32 %f13, r0;}

	mov.u32 %r19, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f13, %r19, %r24; @p add.f32 r0, r0, %f13; mov.f32 %f16, r0;}

	mov.u32 %r21, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f16, %r21, %r24; @p add.f32 r0, r0, %f16; mov.f32 %f19, r0;}

	mov.u32 %r23, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f19, %r23, %r24; @p add.f32 r0, r0, %f19; mov.f32 %f56, r0;}

	setp.ne.s32	%p3, %r14, 0;
@%p3 bra BB6_5;

shr.u32 %r25, %r2, 5;
mul.wide.u32 %rd6, %r25, 4;
mov.u64 %rd7, _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
st.shared.f32 [%rd8+16], %f56;

BB6_5:
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB6_7;

ld.shared.f32 %f25, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+20];
add.f32 %f26, %f56, %f25;
ld.shared.f32 %f27, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+24];
add.f32 %f28, %f27, %f26;
ld.shared.f32 %f29, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+28];
add.f32 %f30, %f29, %f28;
ld.shared.f32 %f31, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+32];
add.f32 %f32, %f31, %f30;
ld.shared.f32 %f33, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+36];
add.f32 %f34, %f33, %f32;
ld.shared.f32 %f35, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+40];
add.f32 %f36, %f35, %f34;
ld.shared.f32 %f37, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+44];
add.f32 %f38, %f37, %f36;
ld.shared.f32 %f39, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+48];
add.f32 %f40, %f39, %f38;
ld.shared.f32 %f41, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+52];
add.f32 %f42, %f41, %f40;
ld.shared.f32 %f43, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+56];
add.f32 %f44, %f43, %f42;
ld.shared.f32 %f45, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+60];
add.f32 %f46, %f45, %f44;
ld.shared.f32 %f47, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+64];
add.f32 %f48, %f47, %f46;
ld.shared.f32 %f49, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+68];
add.f32 %f50, %f49, %f48;
ld.shared.f32 %f51, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+72];
add.f32 %f52, %f51, %f50;
ld.shared.f32 %f53, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi512EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+76];
add.f32 %f56, %f53, %f52;

BB6_7:
@%p4 bra BB6_9;

cvta.to.global.u64 %rd9, %rd3;

	{ cvt.rn.f16.f32 %rs2, %f56;}


	mul.wide.s32 %rd10, %r1, 2;
add.s64 %rd11, %rd9, %rd10;
st.global.u16 [%rd11], %rs2;

BB6_9:
ret;
}


.visible .entry _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii(
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii_param_0,
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii_param_1,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii_param_2,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii_param_3,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii_param_4
)
{
.reg .pred %p<6>;
.reg .b16 %rs<3>;
.reg .f32 %f<33>;
.reg .b32 %r<27>;
.reg .b64 %rd<12>;

	.shared .align 4 .b8 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage[24];

ld.param.u64 %rd2, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii_param_0];
ld.param.u64 %rd3, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii_param_1];
ld.param.u32 %r9, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii_param_2];
ld.param.u32 %r7, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii_param_3];
ld.param.u32 %r8, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii_param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
mul.lo.s32 %r3, %r8, %r9;
mov.f32 %f31, 0f00000000;
setp.ge.s32	%p1, %r2, %r3;
@%p1 bra BB7_3;

cvta.to.global.u64 %rd1, %rd2;
mov.f32 %f31, 0f00000000;
mov.u32 %r4, %ntid.x;
mov.u32 %r26, %r2;

BB7_2:
mov.u32 %r5, %r26;
div.s32 %r10, %r5, %r8;
mad.lo.s32 %r11, %r10, %r7, %r1;
rem.s32 %r12, %r5, %r8;
mad.lo.s32 %r13, %r11, %r8, %r12;
mul.wide.s32 %rd4, %r13, 2;
add.s64 %rd5, %rd1, %rd4;
ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f9, %rs1;}


	add.f32 %f31, %f31, %f9;
add.s32 %r6, %r4, %r5;
setp.lt.s32	%p2, %r6, %r3;
mov.u32 %r26, %r6;
@%p2 bra BB7_2;

BB7_3:

	mov.u32 %r14, %laneid;

	mov.u32 %r15, 1;
mov.u32 %r24, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f31, %r15, %r24; @p add.f32 r0, r0, %f31; mov.f32 %f10, r0;}

	mov.u32 %r17, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f10, %r17, %r24; @p add.f32 r0, r0, %f10; mov.f32 %f13, r0;}

	mov.u32 %r19, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f13, %r19, %r24; @p add.f32 r0, r0, %f13; mov.f32 %f16, r0;}

	mov.u32 %r21, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f16, %r21, %r24; @p add.f32 r0, r0, %f16; mov.f32 %f19, r0;}

	mov.u32 %r23, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f19, %r23, %r24; @p add.f32 r0, r0, %f19; mov.f32 %f32, r0;}

	setp.ne.s32	%p3, %r14, 0;
@%p3 bra BB7_5;

shr.u32 %r25, %r2, 5;
mul.wide.u32 %rd6, %r25, 4;
mov.u64 %rd7, _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
st.shared.f32 [%rd8+4], %f32;

BB7_5:
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB7_7;

ld.shared.f32 %f25, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+8];
add.f32 %f26, %f32, %f25;
ld.shared.f32 %f27, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+12];
add.f32 %f28, %f27, %f26;
ld.shared.f32 %f29, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi128EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+16];
add.f32 %f32, %f29, %f28;

BB7_7:
@%p4 bra BB7_9;

cvta.to.global.u64 %rd9, %rd3;

	{ cvt.rn.f16.f32 %rs2, %f32;}


	mul.wide.s32 %rd10, %r1, 2;
add.s64 %rd11, %rd9, %rd10;
st.global.u16 [%rd11], %rs2;

BB7_9:
ret;
}


.visible .entry _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii(
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii_param_0,
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii_param_1,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii_param_2,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii_param_3,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii_param_4
)
{
.reg .pred %p<6>;
.reg .b16 %rs<3>;
.reg .f32 %f<29>;
.reg .b32 %r<27>;
.reg .b64 %rd<12>;

	.shared .align 4 .b8 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage[16];

ld.param.u64 %rd2, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii_param_0];
ld.param.u64 %rd3, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii_param_1];
ld.param.u32 %r9, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii_param_2];
ld.param.u32 %r7, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii_param_3];
ld.param.u32 %r8, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii_param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
mul.lo.s32 %r3, %r8, %r9;
mov.f32 %f27, 0f00000000;
setp.ge.s32	%p1, %r2, %r3;
@%p1 bra BB8_3;

cvta.to.global.u64 %rd1, %rd2;
mov.f32 %f27, 0f00000000;
mov.u32 %r4, %ntid.x;
mov.u32 %r26, %r2;

BB8_2:
mov.u32 %r5, %r26;
div.s32 %r10, %r5, %r8;
mad.lo.s32 %r11, %r10, %r7, %r1;
rem.s32 %r12, %r5, %r8;
mad.lo.s32 %r13, %r11, %r8, %r12;
mul.wide.s32 %rd4, %r13, 2;
add.s64 %rd5, %rd1, %rd4;
ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f9, %rs1;}


	add.f32 %f27, %f27, %f9;
add.s32 %r6, %r4, %r5;
setp.lt.s32	%p2, %r6, %r3;
mov.u32 %r26, %r6;
@%p2 bra BB8_2;

BB8_3:

	mov.u32 %r14, %laneid;

	mov.u32 %r15, 1;
mov.u32 %r24, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f27, %r15, %r24; @p add.f32 r0, r0, %f27; mov.f32 %f10, r0;}

	mov.u32 %r17, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f10, %r17, %r24; @p add.f32 r0, r0, %f10; mov.f32 %f13, r0;}

	mov.u32 %r19, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f13, %r19, %r24; @p add.f32 r0, r0, %f13; mov.f32 %f16, r0;}

	mov.u32 %r21, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f16, %r21, %r24; @p add.f32 r0, r0, %f16; mov.f32 %f19, r0;}

	mov.u32 %r23, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f19, %r23, %r24; @p add.f32 r0, r0, %f19; mov.f32 %f28, r0;}

	setp.ne.s32	%p3, %r14, 0;
@%p3 bra BB8_5;

shr.u32 %r25, %r2, 5;
mul.wide.u32 %rd6, %r25, 4;
mov.u64 %rd7, _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage;
add.s64 %rd8, %rd7, %rd6;
st.shared.f32 [%rd8+4], %f28;

BB8_5:
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB8_7;

ld.shared.f32 %f25, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi64EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+8];
add.f32 %f28, %f28, %f25;

BB8_7:
@%p4 bra BB8_9;

cvta.to.global.u64 %rd9, %rd3;

	{ cvt.rn.f16.f32 %rs2, %f28;}


	mul.wide.s32 %rd10, %r1, 2;
add.s64 %rd11, %rd9, %rd10;
st.global.u16 [%rd11], %rs2;

BB8_9:
ret;
}


.visible .entry _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi32EEEvPKT_PS4_iii(
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi32EEEvPKT_PS4_iii_param_0,
.param .u64 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi32EEEvPKT_PS4_iii_param_1,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi32EEEvPKT_PS4_iii_param_2,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi32EEEvPKT_PS4_iii_param_3,
.param .u32 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi32EEEvPKT_PS4_iii_param_4
)
{
.reg .pred %p<5>;
.reg .b16 %rs<3>;
.reg .f32 %f<25>;
.reg .b32 %r<26>;
.reg .b64 %rd<9>;

	.shared .align 4 .b8 _ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi32EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage[12];

ld.param.u64 %rd2, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi32EEEvPKT_PS4_iii_param_0];
ld.param.u64 %rd3, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi32EEEvPKT_PS4_iii_param_1];
ld.param.u32 %r9, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi32EEEvPKT_PS4_iii_param_2];
ld.param.u32 %r7, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi32EEEvPKT_PS4_iii_param_3];
ld.param.u32 %r8, [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi32EEEvPKT_PS4_iii_param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
mul.lo.s32 %r3, %r8, %r9;
mov.f32 %f24, 0f00000000;
setp.ge.s32	%p1, %r2, %r3;
@%p1 bra BB9_3;

cvta.to.global.u64 %rd1, %rd2;
mov.f32 %f24, 0f00000000;
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %r2;

BB9_2:
mov.u32 %r5, %r25;
div.s32 %r10, %r5, %r8;
mad.lo.s32 %r11, %r10, %r7, %r1;
rem.s32 %r12, %r5, %r8;
mad.lo.s32 %r13, %r11, %r8, %r12;
mul.wide.s32 %rd4, %r13, 2;
add.s64 %rd5, %rd1, %rd4;
ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f7, %rs1;}


	add.f32 %f24, %f24, %f7;
add.s32 %r6, %r4, %r5;
setp.lt.s32	%p2, %r6, %r3;
mov.u32 %r25, %r6;
@%p2 bra BB9_2;

BB9_3:

	mov.u32 %r14, %laneid;

	mov.u32 %r15, 1;
mov.u32 %r24, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f24, %r15, %r24; @p add.f32 r0, r0, %f24; mov.f32 %f8, r0;}

	mov.u32 %r17, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f8, %r17, %r24; @p add.f32 r0, r0, %f8; mov.f32 %f11, r0;}

	mov.u32 %r19, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f11, %r19, %r24; @p add.f32 r0, r0, %f11; mov.f32 %f14, r0;}

	mov.u32 %r21, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f14, %r21, %r24; @p add.f32 r0, r0, %f14; mov.f32 %f17, r0;}

	mov.u32 %r23, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f17, %r23, %r24; @p add.f32 r0, r0, %f17; mov.f32 %f20, r0;}

	setp.ne.s32	%p3, %r14, 0;
@%p3 bra BB9_5;

st.shared.f32 [_ZN6caffe274_GLOBAL__N__50_tmpxft_00006fe2_00000000_7_elementwise_ops_cpp1_ii_a0828ec815reduce_sum_likeIN3c104HalfELi32EEEvPKT_PS4_iii$__cuda_local_var_259291_62_non_const_temp_storage+4], %f20;

BB9_5:
bar.sync 0;
setp.ne.s32	%p4, %r2, 0;
@%p4 bra BB9_7;

cvta.to.global.u64 %rd6, %rd3;

	{ cvt.rn.f16.f32 %rs2, %f20;}


	mul.wide.s32 %rd7, %r1, 2;
add.s64 %rd8, %rd6, %rd7;
st.global.u16 [%rd8], %rs2;

BB9_7:
ret;
}


.visible .entry _ZN3cub11EmptyKernelIvEEvv(

)
{



ret;
}


.visible .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_(
.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4__param_0,
.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4__param_1,
.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4__param_2,
.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4__param_3[1],
.param .f32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<53>;
.reg .f32 %f<353>;
.reg .b32 %r<212>;
.reg .b64 %rd<106>;

	.shared .align 4 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage[44];

ld.param.u64 %rd20, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4__param_0];
ld.param.u64 %rd21, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4__param_1];
ld.param.u32 %r29, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4__param_2];
ld.param.f32 %f62, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4__param_4];
setp.eq.s32	%p1, %r29, 0;
@%p1 bra BB11_84;

and.b64 %rd22, %rd20, 15;
setp.eq.s64	%p2, %rd22, 0;
mov.u32 %r30, %tid.x;
shr.u32 %r31, %r30, 5;
mul.wide.u32 %rd23, %r31, 4;
mov.u64 %rd24, _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage;
add.s64 %rd25, %rd24, %rd23;
add.s64 %rd1, %rd25, 8;
@%p2 bra BB11_42;

setp.lt.s32	%p3, %r29, 4096;
@%p3 bra BB11_15;
bra.uni BB11_3;

BB11_15:
mov.u32 %r207, %tid.x;
setp.ge.s32	%p11, %r207, %r29;
@%p11 bra BB11_17;

mov.u32 %r85, %tid.x;
mul.wide.s32 %rd63, %r85, 4;
add.s64 %rd62, %rd20, %rd63;

	ld.global.nc.u32 %r84, [%rd62];

	mov.b32 %f349, %r84;
add.s32 %r207, %r85, 256;

BB11_17:
setp.ge.s32	%p12, %r207, %r29;
@%p12 bra BB11_20;

mul.wide.s32 %rd64, %r207, 4;
add.s64 %rd102, %rd20, %rd64;

BB11_19:

	ld.global.nc.u32 %r86, [%rd102];

	mov.b32 %f154, %r86;
add.f32 %f349, %f349, %f154;
add.s64 %rd102, %rd102, 1024;
add.s32 %r207, %r207, 256;
setp.lt.s32	%p13, %r207, %r29;
@%p13 bra BB11_19;

BB11_20:

	mov.u32 %r87, %laneid;

	setp.gt.s32	%p14, %r29, 255;
@%p14 bra BB11_38;
bra.uni BB11_21;

BB11_38:
mov.u32 %r105, 1;
mov.u32 %r114, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f349, %r105, %r114; @p add.f32 r0, r0, %f349; mov.f32 %f177, r0;}

	mov.u32 %r107, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f177, %r107, %r114; @p add.f32 r0, r0, %f177; mov.f32 %f180, r0;}

	mov.u32 %r109, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f180, %r109, %r114; @p add.f32 r0, r0, %f180; mov.f32 %f183, r0;}

	mov.u32 %r111, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f183, %r111, %r114; @p add.f32 r0, r0, %f183; mov.f32 %f186, r0;}

	mov.u32 %r113, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f186, %r113, %r114; @p add.f32 r0, r0, %f186; mov.f32 %f352, r0;}

	setp.ne.s32	%p25, %r87, 0;
@%p25 bra BB11_40;

st.shared.f32 [%rd1], %f352;

BB11_40:
bar.sync 0;
mov.u32 %r115, %tid.x;
setp.ne.s32	%p26, %r115, 0;
@%p26 bra BB11_82;

ld.shared.f32 %f192, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+12];
add.f32 %f193, %f352, %f192;
ld.shared.f32 %f194, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+16];
add.f32 %f195, %f194, %f193;
ld.shared.f32 %f196, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+20];
add.f32 %f197, %f196, %f195;
ld.shared.f32 %f198, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+24];
add.f32 %f199, %f198, %f197;
ld.shared.f32 %f200, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+28];
add.f32 %f201, %f200, %f199;
ld.shared.f32 %f202, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+32];
add.f32 %f203, %f202, %f201;
ld.shared.f32 %f204, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+36];
add.f32 %f352, %f204, %f203;
bra.uni BB11_82;

BB11_84:
mov.u32 %r203, %tid.x;
setp.ne.s32	%p52, %r203, 0;
@%p52 bra BB11_86;

cvta.to.global.u64 %rd99, %rd21;
st.global.f32 [%rd99], %f62;
bra.uni BB11_86;

BB11_42:
setp.lt.s32	%p27, %r29, 4096;
@%p27 bra BB11_55;
bra.uni BB11_43;

BB11_55:
mov.u32 %r211, %tid.x;
setp.ge.s32	%p35, %r211, %r29;
@%p35 bra BB11_57;

mov.u32 %r171, %tid.x;
mul.wide.s32 %rd95, %r171, 4;
add.s64 %rd94, %rd20, %rd95;

	ld.global.nc.u32 %r170, [%rd94];

	mov.b32 %f351, %r170;
add.s32 %r211, %r171, 256;

BB11_57:
setp.ge.s32	%p36, %r211, %r29;
@%p36 bra BB11_60;

mul.wide.s32 %rd96, %r211, 4;
add.s64 %rd105, %rd20, %rd96;

BB11_59:

	ld.global.nc.u32 %r172, [%rd105];

	mov.b32 %f296, %r172;
add.f32 %f351, %f351, %f296;
add.s64 %rd105, %rd105, 1024;
add.s32 %r211, %r211, 256;
setp.lt.s32	%p37, %r211, %r29;
@%p37 bra BB11_59;

BB11_60:

	mov.u32 %r173, %laneid;

	setp.gt.s32	%p38, %r29, 255;
@%p38 bra BB11_78;
bra.uni BB11_61;

BB11_78:
mov.u32 %r191, 1;
mov.u32 %r200, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f351, %r191, %r200; @p add.f32 r0, r0, %f351; mov.f32 %f319, r0;}

	mov.u32 %r193, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f319, %r193, %r200; @p add.f32 r0, r0, %f319; mov.f32 %f322, r0;}

	mov.u32 %r195, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f322, %r195, %r200; @p add.f32 r0, r0, %f322; mov.f32 %f325, r0;}

	mov.u32 %r197, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f325, %r197, %r200; @p add.f32 r0, r0, %f325; mov.f32 %f328, r0;}

	mov.u32 %r199, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f328, %r199, %r200; @p add.f32 r0, r0, %f328; mov.f32 %f352, r0;}

	setp.ne.s32	%p49, %r173, 0;
@%p49 bra BB11_80;

st.shared.f32 [%rd1], %f352;

BB11_80:
bar.sync 0;
mov.u32 %r201, %tid.x;
setp.ne.s32	%p50, %r201, 0;
@%p50 bra BB11_82;

ld.shared.f32 %f334, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+12];
add.f32 %f335, %f352, %f334;
ld.shared.f32 %f336, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+16];
add.f32 %f337, %f336, %f335;
ld.shared.f32 %f338, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+20];
add.f32 %f339, %f338, %f337;
ld.shared.f32 %f340, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+24];
add.f32 %f341, %f340, %f339;
ld.shared.f32 %f342, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+28];
add.f32 %f343, %f342, %f341;
ld.shared.f32 %f344, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+32];
add.f32 %f345, %f344, %f343;
ld.shared.f32 %f346, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+36];
add.f32 %f352, %f346, %f345;
bra.uni BB11_82;

BB11_3:
mul.wide.s32 %rd42, %r30, 4;
add.s64 %rd100, %rd20, %rd42;

	ld.global.nc.u32 %r32, [%rd100];

	add.s64 %rd27, %rd100, 1024;

	ld.global.nc.u32 %r33, [%rd27];

	add.s64 %rd28, %rd100, 2048;

	ld.global.nc.u32 %r34, [%rd28];

	add.s64 %rd29, %rd100, 3072;

	ld.global.nc.u32 %r35, [%rd29];

	add.s64 %rd30, %rd100, 4096;

	ld.global.nc.u32 %r36, [%rd30];

	add.s64 %rd31, %rd100, 5120;

	ld.global.nc.u32 %r37, [%rd31];

	add.s64 %rd32, %rd100, 6144;

	ld.global.nc.u32 %r38, [%rd32];

	add.s64 %rd33, %rd100, 7168;

	ld.global.nc.u32 %r39, [%rd33];

	add.s64 %rd34, %rd100, 8192;

	ld.global.nc.u32 %r40, [%rd34];

	add.s64 %rd35, %rd100, 9216;

	ld.global.nc.u32 %r41, [%rd35];

	add.s64 %rd36, %rd100, 10240;

	ld.global.nc.u32 %r42, [%rd36];

	add.s64 %rd37, %rd100, 11264;

	ld.global.nc.u32 %r43, [%rd37];

	add.s64 %rd38, %rd100, 12288;

	ld.global.nc.u32 %r44, [%rd38];

	add.s64 %rd39, %rd100, 13312;

	ld.global.nc.u32 %r45, [%rd39];

	add.s64 %rd40, %rd100, 14336;

	ld.global.nc.u32 %r46, [%rd40];

	add.s64 %rd41, %rd100, 15360;

	ld.global.nc.u32 %r47, [%rd41];

	mov.b32 %f63, %r47;
mov.b32 %f64, %r46;
mov.b32 %f65, %r45;
mov.b32 %f66, %r44;
mov.b32 %f67, %r43;
mov.b32 %f68, %r42;
mov.b32 %f69, %r41;
mov.b32 %f70, %r40;
mov.b32 %f71, %r39;
mov.b32 %f72, %r38;
mov.b32 %f73, %r37;
mov.b32 %f74, %r36;
mov.b32 %f75, %r35;
mov.b32 %f76, %r34;
mov.b32 %f77, %r33;
mov.b32 %f78, %r32;
add.f32 %f79, %f78, %f77;
add.f32 %f80, %f79, %f76;
add.f32 %f81, %f80, %f75;
add.f32 %f82, %f81, %f74;
add.f32 %f83, %f82, %f73;
add.f32 %f84, %f83, %f72;
add.f32 %f85, %f84, %f71;
add.f32 %f86, %f85, %f70;
add.f32 %f87, %f86, %f69;
add.f32 %f88, %f87, %f68;
add.f32 %f89, %f88, %f67;
add.f32 %f90, %f89, %f66;
add.f32 %f91, %f90, %f65;
add.f32 %f92, %f91, %f64;
add.f32 %f348, %f92, %f63;
setp.lt.s32	%p4, %r29, 8192;
mov.u32 %r205, 4096;
@%p4 bra BB11_7;

mov.u32 %r204, 0;

BB11_5:
mov.u32 %r1, %r204;
mov.u64 %rd3, %rd100;
add.s64 %rd100, %rd3, 16384;

	ld.global.nc.u32 %r52, [%rd100];

	add.s64 %rd45, %rd3, 17408;

	ld.global.nc.u32 %r53, [%rd45];

	add.s64 %rd46, %rd3, 18432;

	ld.global.nc.u32 %r54, [%rd46];

	add.s64 %rd47, %rd3, 19456;

	ld.global.nc.u32 %r55, [%rd47];

	add.s64 %rd48, %rd3, 20480;

	ld.global.nc.u32 %r56, [%rd48];

	add.s64 %rd49, %rd3, 21504;

	ld.global.nc.u32 %r57, [%rd49];

	add.s64 %rd50, %rd3, 22528;

	ld.global.nc.u32 %r58, [%rd50];

	add.s64 %rd51, %rd3, 23552;

	ld.global.nc.u32 %r59, [%rd51];

	add.s64 %rd52, %rd3, 24576;

	ld.global.nc.u32 %r60, [%rd52];

	add.s64 %rd53, %rd3, 25600;

	ld.global.nc.u32 %r61, [%rd53];

	add.s64 %rd54, %rd3, 26624;

	ld.global.nc.u32 %r62, [%rd54];

	add.s64 %rd55, %rd3, 27648;

	ld.global.nc.u32 %r63, [%rd55];

	add.s64 %rd56, %rd3, 28672;

	ld.global.nc.u32 %r64, [%rd56];

	add.s64 %rd57, %rd3, 29696;

	ld.global.nc.u32 %r65, [%rd57];

	add.s64 %rd58, %rd3, 30720;

	ld.global.nc.u32 %r66, [%rd58];

	add.s64 %rd59, %rd3, 31744;

	ld.global.nc.u32 %r67, [%rd59];

	mov.b32 %f93, %r67;
mov.b32 %f94, %r66;
mov.b32 %f95, %r65;
mov.b32 %f96, %r64;
mov.b32 %f97, %r63;
mov.b32 %f98, %r62;
mov.b32 %f99, %r61;
mov.b32 %f100, %r60;
mov.b32 %f101, %r59;
mov.b32 %f102, %r58;
mov.b32 %f103, %r57;
mov.b32 %f104, %r56;
mov.b32 %f105, %r55;
mov.b32 %f106, %r54;
mov.b32 %f107, %r53;
mov.b32 %f108, %r52;
add.f32 %f109, %f348, %f108;
add.f32 %f110, %f109, %f107;
add.f32 %f111, %f110, %f106;
add.f32 %f112, %f111, %f105;
add.f32 %f113, %f112, %f104;
add.f32 %f114, %f113, %f103;
add.f32 %f115, %f114, %f102;
add.f32 %f116, %f115, %f101;
add.f32 %f117, %f116, %f100;
add.f32 %f118, %f117, %f99;
add.f32 %f119, %f118, %f98;
add.f32 %f120, %f119, %f97;
add.f32 %f121, %f120, %f96;
add.f32 %f122, %f121, %f95;
add.f32 %f123, %f122, %f94;
add.f32 %f348, %f123, %f93;
add.s32 %r204, %r1, 4096;
add.s32 %r68, %r1, 12288;
setp.le.s32	%p5, %r68, %r29;
@%p5 bra BB11_5;

add.s32 %r205, %r204, 4096;

BB11_7:
setp.ge.s32	%p6, %r205, %r29;
@%p6 bra BB11_11;

sub.s32 %r5, %r29, %r205;
setp.ge.s32	%p7, %r30, %r5;
@%p7 bra BB11_11;

add.s32 %r70, %r30, %r205;
mul.wide.s32 %rd60, %r70, 4;
add.s64 %rd101, %rd20, %rd60;
mov.u32 %r206, %r30;

BB11_10:
mov.u32 %r7, %r206;

	ld.global.nc.u32 %r71, [%rd101];

	mov.b32 %f124, %r71;
add.f32 %f348, %f348, %f124;
add.s64 %rd101, %rd101, 1024;
add.s32 %r8, %r7, 256;
setp.lt.s32	%p8, %r8, %r5;
mov.u32 %r206, %r8;
@%p8 bra BB11_10;

BB11_11:

	mov.u32 %r72, %laneid;

	mov.u32 %r73, 1;
mov.u32 %r82, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f348, %r73, %r82; @p add.f32 r0, r0, %f348; mov.f32 %f125, r0;}

	mov.u32 %r75, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f125, %r75, %r82; @p add.f32 r0, r0, %f125; mov.f32 %f128, r0;}

	mov.u32 %r77, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f128, %r77, %r82; @p add.f32 r0, r0, %f128; mov.f32 %f131, r0;}

	mov.u32 %r79, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f131, %r79, %r82; @p add.f32 r0, r0, %f131; mov.f32 %f134, r0;}

	mov.u32 %r81, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f134, %r81, %r82; @p add.f32 r0, r0, %f134; mov.f32 %f352, r0;}

	setp.ne.s32	%p9, %r72, 0;
@%p9 bra BB11_13;

st.shared.f32 [%rd1], %f352;

BB11_13:
bar.sync 0;
setp.ne.s32	%p10, %r30, 0;
@%p10 bra BB11_82;

ld.shared.f32 %f140, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+12];
add.f32 %f141, %f352, %f140;
ld.shared.f32 %f142, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+16];
add.f32 %f143, %f142, %f141;
ld.shared.f32 %f144, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+20];
add.f32 %f145, %f144, %f143;
ld.shared.f32 %f146, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+24];
add.f32 %f147, %f146, %f145;
ld.shared.f32 %f148, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+28];
add.f32 %f149, %f148, %f147;
ld.shared.f32 %f150, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+32];
add.f32 %f151, %f150, %f149;
ld.shared.f32 %f152, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+36];
add.f32 %f352, %f152, %f151;
bra.uni BB11_82;

BB11_43:
mov.u32 %r117, %tid.x;
shl.b32 %r118, %r117, 2;
mul.wide.u32 %rd78, %r118, 4;
add.s64 %rd103, %rd20, %rd78;

	ld.global.nc.v2.u64 {%rd66, %rd67}, [%rd103];

	mov.b64	{%r119, %r120}, %rd66;
mov.b32 %f205, %r119;
mov.b32 %f206, %r120;
mov.b64	{%r121, %r122}, %rd67;
mov.b32 %f207, %r121;
mov.b32 %f208, %r122;
add.s64 %rd71, %rd103, 4096;

	ld.global.nc.v2.u64 {%rd69, %rd70}, [%rd71];

	mov.b64	{%r123, %r124}, %rd69;
mov.b32 %f209, %r123;
mov.b32 %f210, %r124;
mov.b64	{%r125, %r126}, %rd70;
mov.b32 %f211, %r125;
mov.b32 %f212, %r126;
add.s64 %rd74, %rd103, 8192;

	ld.global.nc.v2.u64 {%rd72, %rd73}, [%rd74];

	mov.b64	{%r127, %r128}, %rd72;
mov.b32 %f213, %r127;
mov.b32 %f214, %r128;
mov.b64	{%r129, %r130}, %rd73;
mov.b32 %f215, %r129;
mov.b32 %f216, %r130;
add.s64 %rd77, %rd103, 12288;

	ld.global.nc.v2.u64 {%rd75, %rd76}, [%rd77];

	mov.b64	{%r131, %r132}, %rd75;
mov.b32 %f217, %r131;
mov.b32 %f218, %r132;
mov.b64	{%r133, %r134}, %rd76;
mov.b32 %f219, %r133;
mov.b32 %f220, %r134;
add.f32 %f221, %f205, %f206;
add.f32 %f222, %f221, %f207;
add.f32 %f223, %f222, %f208;
add.f32 %f224, %f223, %f209;
add.f32 %f225, %f224, %f210;
add.f32 %f226, %f225, %f211;
add.f32 %f227, %f226, %f212;
add.f32 %f228, %f227, %f213;
add.f32 %f229, %f228, %f214;
add.f32 %f230, %f229, %f215;
add.f32 %f231, %f230, %f216;
add.f32 %f232, %f231, %f217;
add.f32 %f233, %f232, %f218;
add.f32 %f234, %f233, %f219;
add.f32 %f350, %f234, %f220;
setp.lt.s32	%p28, %r29, 8192;
mov.u32 %r209, 4096;
@%p28 bra BB11_47;

mov.u32 %r208, 0;

BB11_45:
mov.u32 %r15, %r208;
mov.u64 %rd12, %rd103;
add.s64 %rd103, %rd12, 16384;

	ld.global.nc.v2.u64 {%rd80, %rd81}, [%rd103];

	mov.b64	{%r138, %r139}, %rd80;
mov.b32 %f235, %r138;
mov.b32 %f236, %r139;
mov.b64	{%r140, %r141}, %rd81;
mov.b32 %f237, %r140;
mov.b32 %f238, %r141;
add.s64 %rd85, %rd12, 20480;

	ld.global.nc.v2.u64 {%rd83, %rd84}, [%rd85];

	mov.b64	{%r142, %r143}, %rd83;
mov.b32 %f239, %r142;
mov.b32 %f240, %r143;
mov.b64	{%r144, %r145}, %rd84;
mov.b32 %f241, %r144;
mov.b32 %f242, %r145;
add.s64 %rd88, %rd12, 24576;

	ld.global.nc.v2.u64 {%rd86, %rd87}, [%rd88];

	mov.b64	{%r146, %r147}, %rd86;
mov.b32 %f243, %r146;
mov.b32 %f244, %r147;
mov.b64	{%r148, %r149}, %rd87;
mov.b32 %f245, %r148;
mov.b32 %f246, %r149;
add.s64 %rd91, %rd12, 28672;

	ld.global.nc.v2.u64 {%rd89, %rd90}, [%rd91];

	mov.b64	{%r150, %r151}, %rd89;
mov.b32 %f247, %r150;
mov.b32 %f248, %r151;
mov.b64	{%r152, %r153}, %rd90;
mov.b32 %f249, %r152;
mov.b32 %f250, %r153;
add.f32 %f251, %f350, %f235;
add.f32 %f252, %f251, %f236;
add.f32 %f253, %f252, %f237;
add.f32 %f254, %f253, %f238;
add.f32 %f255, %f254, %f239;
add.f32 %f256, %f255, %f240;
add.f32 %f257, %f256, %f241;
add.f32 %f258, %f257, %f242;
add.f32 %f259, %f258, %f243;
add.f32 %f260, %f259, %f244;
add.f32 %f261, %f260, %f245;
add.f32 %f262, %f261, %f246;
add.f32 %f263, %f262, %f247;
add.f32 %f264, %f263, %f248;
add.f32 %f265, %f264, %f249;
add.f32 %f350, %f265, %f250;
add.s32 %r208, %r15, 4096;
add.s32 %r154, %r15, 12288;
setp.le.s32	%p29, %r154, %r29;
@%p29 bra BB11_45;

add.s32 %r209, %r208, 4096;

BB11_47:
setp.ge.s32	%p30, %r209, %r29;
@%p30 bra BB11_51;

sub.s32 %r19, %r29, %r209;
setp.ge.s32	%p31, %r117, %r19;
@%p31 bra BB11_51;

add.s32 %r156, %r117, %r209;
mul.wide.s32 %rd92, %r156, 4;
add.s64 %rd104, %rd20, %rd92;
mov.u32 %r210, %r117;

BB11_50:
mov.u32 %r21, %r210;

	ld.global.nc.u32 %r157, [%rd104];

	mov.b32 %f266, %r157;
add.f32 %f350, %f350, %f266;
add.s64 %rd104, %rd104, 1024;
add.s32 %r22, %r21, 256;
setp.lt.s32	%p32, %r22, %r19;
mov.u32 %r210, %r22;
@%p32 bra BB11_50;

BB11_51:

	mov.u32 %r158, %laneid;

	mov.u32 %r159, 1;
mov.u32 %r168, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f350, %r159, %r168; @p add.f32 r0, r0, %f350; mov.f32 %f267, r0;}

	mov.u32 %r161, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f267, %r161, %r168; @p add.f32 r0, r0, %f267; mov.f32 %f270, r0;}

	mov.u32 %r163, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f270, %r163, %r168; @p add.f32 r0, r0, %f270; mov.f32 %f273, r0;}

	mov.u32 %r165, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f273, %r165, %r168; @p add.f32 r0, r0, %f273; mov.f32 %f276, r0;}

	mov.u32 %r167, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f276, %r167, %r168; @p add.f32 r0, r0, %f276; mov.f32 %f352, r0;}

	setp.ne.s32	%p33, %r158, 0;
@%p33 bra BB11_53;

st.shared.f32 [%rd1], %f352;

BB11_53:
bar.sync 0;
setp.ne.s32	%p34, %r117, 0;
@%p34 bra BB11_82;

ld.shared.f32 %f282, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+12];
add.f32 %f283, %f352, %f282;
ld.shared.f32 %f284, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+16];
add.f32 %f285, %f284, %f283;
ld.shared.f32 %f286, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+20];
add.f32 %f287, %f286, %f285;
ld.shared.f32 %f288, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+24];
add.f32 %f289, %f288, %f287;
ld.shared.f32 %f290, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+28];
add.f32 %f291, %f290, %f289;
ld.shared.f32 %f292, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+32];
add.f32 %f293, %f292, %f291;
ld.shared.f32 %f294, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+36];
add.f32 %f352, %f294, %f293;
bra.uni BB11_82;

BB11_21:
mov.u32 %r98, %tid.x;
and.b32 %r99, %r98, -32;
setp.lt.u32	%p15, %r99, %r29;
add.s32 %r100, %r29, -1;
sub.s32 %r101, %r100, %r99;
selp.b32	%r102, %r101, -1, %p15;
mov.u32 %r103, 31;
min.s32 %r97, %r102, %r103;
mov.u32 %r88, 1;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f349, %r88, %r97; @p add.f32 r0, r0, %f349; mov.f32 %f155, r0;}

	mov.u32 %r90, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f155, %r90, %r97; @p add.f32 r0, r0, %f155; mov.f32 %f158, r0;}

	mov.u32 %r92, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f158, %r92, %r97; @p add.f32 r0, r0, %f158; mov.f32 %f161, r0;}

	mov.u32 %r94, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f161, %r94, %r97; @p add.f32 r0, r0, %f161; mov.f32 %f164, r0;}

	mov.u32 %r96, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f164, %r96, %r97; @p add.f32 r0, r0, %f164; mov.f32 %f352, r0;}

	setp.ne.s32	%p16, %r87, 0;
@%p16 bra BB11_23;

st.shared.f32 [%rd1], %f352;

BB11_23:
bar.sync 0;
setp.ne.s32	%p17, %r98, 0;
@%p17 bra BB11_82;

setp.lt.s32	%p18, %r29, 33;
@%p18 bra BB11_26;

ld.shared.f32 %f170, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+12];
add.f32 %f352, %f352, %f170;

BB11_26:
setp.lt.s32	%p19, %r29, 65;
@%p19 bra BB11_28;

ld.shared.f32 %f171, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+16];
add.f32 %f352, %f352, %f171;

BB11_28:
setp.lt.s32	%p20, %r29, 97;
@%p20 bra BB11_30;

ld.shared.f32 %f172, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+20];
add.f32 %f352, %f352, %f172;

BB11_30:
setp.lt.s32	%p21, %r29, 129;
@%p21 bra BB11_32;

ld.shared.f32 %f173, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+24];
add.f32 %f352, %f352, %f173;

BB11_32:
setp.lt.s32	%p22, %r29, 161;
@%p22 bra BB11_34;

ld.shared.f32 %f174, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+28];
add.f32 %f352, %f352, %f174;

BB11_34:
setp.lt.s32	%p23, %r29, 193;
@%p23 bra BB11_36;

ld.shared.f32 %f175, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+32];
add.f32 %f352, %f352, %f175;

BB11_36:
setp.lt.s32	%p24, %r29, 225;
@%p24 bra BB11_82;

ld.shared.f32 %f176, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+36];
add.f32 %f352, %f352, %f176;
bra.uni BB11_82;

BB11_61:
mov.u32 %r184, %tid.x;
and.b32 %r185, %r184, -32;
setp.lt.u32	%p39, %r185, %r29;
add.s32 %r186, %r29, -1;
sub.s32 %r187, %r186, %r185;
selp.b32	%r188, %r187, -1, %p39;
mov.u32 %r189, 31;
min.s32 %r183, %r188, %r189;
mov.u32 %r174, 1;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f351, %r174, %r183; @p add.f32 r0, r0, %f351; mov.f32 %f297, r0;}

	mov.u32 %r176, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f297, %r176, %r183; @p add.f32 r0, r0, %f297; mov.f32 %f300, r0;}

	mov.u32 %r178, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f300, %r178, %r183; @p add.f32 r0, r0, %f300; mov.f32 %f303, r0;}

	mov.u32 %r180, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f303, %r180, %r183; @p add.f32 r0, r0, %f303; mov.f32 %f306, r0;}

	mov.u32 %r182, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f306, %r182, %r183; @p add.f32 r0, r0, %f306; mov.f32 %f352, r0;}

	setp.ne.s32	%p40, %r173, 0;
@%p40 bra BB11_63;

st.shared.f32 [%rd1], %f352;

BB11_63:
bar.sync 0;
setp.ne.s32	%p41, %r184, 0;
@%p41 bra BB11_82;

setp.lt.s32	%p42, %r29, 33;
@%p42 bra BB11_66;

ld.shared.f32 %f312, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+12];
add.f32 %f352, %f352, %f312;

BB11_66:
setp.lt.s32	%p43, %r29, 65;
@%p43 bra BB11_68;

ld.shared.f32 %f313, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+16];
add.f32 %f352, %f352, %f313;

BB11_68:
setp.lt.s32	%p44, %r29, 97;
@%p44 bra BB11_70;

ld.shared.f32 %f314, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+20];
add.f32 %f352, %f352, %f314;

BB11_70:
setp.lt.s32	%p45, %r29, 129;
@%p45 bra BB11_72;

ld.shared.f32 %f315, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+24];
add.f32 %f352, %f352, %f315;

BB11_72:
setp.lt.s32	%p46, %r29, 161;
@%p46 bra BB11_74;

ld.shared.f32 %f316, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+28];
add.f32 %f352, %f352, %f316;

BB11_74:
setp.lt.s32	%p47, %r29, 193;
@%p47 bra BB11_76;

ld.shared.f32 %f317, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+32];
add.f32 %f352, %f352, %f317;

BB11_76:
setp.lt.s32	%p48, %r29, 225;
@%p48 bra BB11_82;

ld.shared.f32 %f318, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+36];
add.f32 %f352, %f352, %f318;

BB11_82:
mov.u32 %r202, %tid.x;
setp.ne.s32	%p51, %r202, 0;
@%p51 bra BB11_86;

add.f32 %f347, %f352, %f62;
cvta.to.global.u64 %rd98, %rd21;
st.global.f32 [%rd98], %f347;

BB11_86:
ret;
}


.visible .entry _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_(
.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3__param_0,
.param .u64 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3__param_1,
.param .u32 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3__param_2,
.param .align 4 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3__param_3[40],
.param .align 1 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3__param_4[1]
)
.maxntid 256, 1, 1
{
.reg .pred %p<51>;
.reg .f32 %f<351>;
.reg .b32 %r<221>;
.reg .b64 %rd<109>;

	.shared .align 4 .b8 _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage[44];

ld.param.u64 %rd16, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3__param_0];
ld.param.u64 %rd17, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3__param_1];
ld.param.u32 %r1, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3__param_3+20];
ld.param.u32 %r33, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3__param_3+24];
shl.b32 %r2, %r33, 12;
mov.u32 %r3, %ctaid.x;
shl.b32 %r4, %r3, 12;
and.b64 %rd18, %rd16, 15;
setp.eq.s64	%p1, %rd18, 0;
mov.u32 %r5, %tid.x;
shr.u32 %r34, %r5, 5;
mul.wide.u32 %rd19, %r34, 4;
mov.u64 %rd20, _ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage;
add.s64 %rd21, %rd20, %rd19;
add.s64 %rd1, %rd21, 8;
@%p1 bra BB12_39;

add.s32 %r35, %r4, 4096;
setp.gt.s32	%p2, %r35, %r1;
@%p2 bra BB12_12;
bra.uni BB12_2;

BB12_12:
sub.s32 %r13, %r1, %r4;
setp.ge.s32	%p10, %r5, %r13;
mov.u32 %r219, %r5;
@%p10 bra BB12_14;

add.s32 %r84, %r5, %r4;
mul.wide.s32 %rd63, %r84, 4;
add.s64 %rd62, %rd16, %rd63;

	ld.global.nc.u32 %r83, [%rd62];

	mov.b32 %f347, %r83;
add.s32 %r219, %r5, 256;

BB12_14:
mov.u32 %r218, %r219;
setp.ge.s32	%p11, %r218, %r13;
@%p11 bra BB12_17;

mad.lo.s32 %r85, %r3, 4096, %r218;
mul.wide.s32 %rd64, %r85, 4;
add.s64 %rd106, %rd16, %rd64;

BB12_16:

	ld.global.nc.u32 %r86, [%rd106];

	mov.b32 %f153, %r86;
add.f32 %f347, %f347, %f153;
add.s64 %rd106, %rd106, 1024;
add.s32 %r218, %r218, 256;
setp.lt.s32	%p12, %r218, %r13;
@%p12 bra BB12_16;

BB12_17:

	mov.u32 %r87, %laneid;

	setp.gt.s32	%p13, %r13, 255;
@%p13 bra BB12_35;
bra.uni BB12_18;

BB12_35:
mov.u32 %r103, 1;
mov.u32 %r112, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f347, %r103, %r112; @p add.f32 r0, r0, %f347; mov.f32 %f176, r0;}

	mov.u32 %r105, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f176, %r105, %r112; @p add.f32 r0, r0, %f176; mov.f32 %f179, r0;}

	mov.u32 %r107, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f179, %r107, %r112; @p add.f32 r0, r0, %f179; mov.f32 %f182, r0;}

	mov.u32 %r109, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f182, %r109, %r112; @p add.f32 r0, r0, %f182; mov.f32 %f185, r0;}

	mov.u32 %r111, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f185, %r111, %r112; @p add.f32 r0, r0, %f185; mov.f32 %f350, r0;}

	setp.ne.s32	%p24, %r87, 0;
@%p24 bra BB12_37;

st.shared.f32 [%rd1], %f350;

BB12_37:
bar.sync 0;
setp.ne.s32	%p25, %r5, 0;
mov.u32 %r204, %r5;
mov.u32 %r214, %r204;
@%p25 bra BB12_78;

ld.shared.f32 %f191, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+12];
add.f32 %f192, %f350, %f191;
ld.shared.f32 %f193, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+16];
add.f32 %f194, %f193, %f192;
ld.shared.f32 %f195, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+20];
add.f32 %f196, %f195, %f194;
ld.shared.f32 %f197, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+24];
add.f32 %f198, %f197, %f196;
ld.shared.f32 %f199, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+28];
add.f32 %f200, %f199, %f198;
ld.shared.f32 %f201, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+32];
add.f32 %f202, %f201, %f200;
ld.shared.f32 %f203, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+36];
add.f32 %f350, %f203, %f202;
mov.u32 %r214, %r5;
bra.uni BB12_78;

BB12_39:
add.s32 %r113, %r4, 4096;
setp.gt.s32	%p26, %r113, %r1;
@%p26 bra BB12_50;
bra.uni BB12_40;

BB12_50:
sub.s32 %r26, %r1, %r4;
setp.ge.s32	%p34, %r5, %r26;
mov.u32 %r216, %r5;
@%p34 bra BB12_52;

add.s32 %r164, %r5, %r4;
mul.wide.s32 %rd99, %r164, 4;
add.s64 %rd98, %rd16, %rd99;

	ld.global.nc.u32 %r163, [%rd98];

	mov.b32 %f349, %r163;
add.s32 %r216, %r5, 256;

BB12_52:
mov.u32 %r215, %r216;
setp.ge.s32	%p35, %r215, %r26;
@%p35 bra BB12_55;

mad.lo.s32 %r165, %r3, 4096, %r215;
mul.wide.s32 %rd100, %r165, 4;
add.s64 %rd108, %rd16, %rd100;

BB12_54:

	ld.global.nc.u32 %r166, [%rd108];

	mov.b32 %f295, %r166;
add.f32 %f349, %f349, %f295;
add.s64 %rd108, %rd108, 1024;
add.s32 %r215, %r215, 256;
setp.lt.s32	%p36, %r215, %r26;
@%p36 bra BB12_54;

BB12_55:

	mov.u32 %r167, %laneid;

	setp.gt.s32	%p37, %r26, 255;
@%p37 bra BB12_73;
bra.uni BB12_56;

BB12_73:
mov.u32 %r185, 1;
mov.u32 %r194, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f349, %r185, %r194; @p add.f32 r0, r0, %f349; mov.f32 %f318, r0;}

	mov.u32 %r187, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f318, %r187, %r194; @p add.f32 r0, r0, %f318; mov.f32 %f321, r0;}

	mov.u32 %r189, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f321, %r189, %r194; @p add.f32 r0, r0, %f321; mov.f32 %f324, r0;}

	mov.u32 %r191, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f324, %r191, %r194; @p add.f32 r0, r0, %f324; mov.f32 %f327, r0;}

	mov.u32 %r193, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f327, %r193, %r194; @p add.f32 r0, r0, %f327; mov.f32 %f350, r0;}

	setp.ne.s32	%p48, %r167, 0;
@%p48 bra BB12_75;

st.shared.f32 [%rd1], %f350;

BB12_75:
bar.sync 0;
setp.ne.s32	%p49, %r5, 0;
mov.u32 %r214, %r5;
@%p49 bra BB12_78;

ld.shared.f32 %f333, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+12];
add.f32 %f334, %f350, %f333;
ld.shared.f32 %f335, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+16];
add.f32 %f336, %f335, %f334;
ld.shared.f32 %f337, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+20];
add.f32 %f338, %f337, %f336;
ld.shared.f32 %f339, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+24];
add.f32 %f340, %f339, %f338;
ld.shared.f32 %f341, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+28];
add.f32 %f342, %f341, %f340;
ld.shared.f32 %f343, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+32];
add.f32 %f344, %f343, %f342;
ld.shared.f32 %f345, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+36];
add.f32 %f350, %f345, %f344;
bra.uni BB12_77;

BB12_2:
cvt.s64.s32	%rd38, %r4;
cvt.s64.s32	%rd2, %r5;
add.s64 %rd39, %rd2, %rd38;
shl.b64 %rd40, %rd39, 2;
add.s64 %rd22, %rd16, %rd40;

	ld.global.nc.u32 %r36, [%rd22];

	add.s64 %rd23, %rd22, 1024;

	ld.global.nc.u32 %r37, [%rd23];

	add.s64 %rd24, %rd22, 2048;

	ld.global.nc.u32 %r38, [%rd24];

	add.s64 %rd25, %rd22, 3072;

	ld.global.nc.u32 %r39, [%rd25];

	add.s64 %rd26, %rd22, 4096;

	ld.global.nc.u32 %r40, [%rd26];

	add.s64 %rd27, %rd22, 5120;

	ld.global.nc.u32 %r41, [%rd27];

	add.s64 %rd28, %rd22, 6144;

	ld.global.nc.u32 %r42, [%rd28];

	add.s64 %rd29, %rd22, 7168;

	ld.global.nc.u32 %r43, [%rd29];

	add.s64 %rd30, %rd22, 8192;

	ld.global.nc.u32 %r44, [%rd30];

	add.s64 %rd31, %rd22, 9216;

	ld.global.nc.u32 %r45, [%rd31];

	add.s64 %rd32, %rd22, 10240;

	ld.global.nc.u32 %r46, [%rd32];

	add.s64 %rd33, %rd22, 11264;

	ld.global.nc.u32 %r47, [%rd33];

	add.s64 %rd34, %rd22, 12288;

	ld.global.nc.u32 %r48, [%rd34];

	add.s64 %rd35, %rd22, 13312;

	ld.global.nc.u32 %r49, [%rd35];

	add.s64 %rd36, %rd22, 14336;

	ld.global.nc.u32 %r50, [%rd36];

	add.s64 %rd37, %rd22, 15360;

	ld.global.nc.u32 %r51, [%rd37];

	mov.b32 %f62, %r51;
mov.b32 %f63, %r50;
mov.b32 %f64, %r49;
mov.b32 %f65, %r48;
mov.b32 %f66, %r47;
mov.b32 %f67, %r46;
mov.b32 %f68, %r45;
mov.b32 %f69, %r44;
mov.b32 %f70, %r43;
mov.b32 %f71, %r42;
mov.b32 %f72, %r41;
mov.b32 %f73, %r40;
mov.b32 %f74, %r39;
mov.b32 %f75, %r38;
mov.b32 %f76, %r37;
mov.b32 %f77, %r36;
add.f32 %f78, %f77, %f76;
add.f32 %f79, %f78, %f75;
add.f32 %f80, %f79, %f74;
add.f32 %f81, %f80, %f73;
add.f32 %f82, %f81, %f72;
add.f32 %f83, %f82, %f71;
add.f32 %f84, %f83, %f70;
add.f32 %f85, %f84, %f69;
add.f32 %f86, %f85, %f68;
add.f32 %f87, %f86, %f67;
add.f32 %f88, %f87, %f66;
add.f32 %f89, %f88, %f65;
add.f32 %f90, %f89, %f64;
add.f32 %f91, %f90, %f63;
add.f32 %f346, %f91, %f62;
add.s32 %r196, %r4, %r2;
add.s32 %r52, %r196, 4096;
setp.gt.s32	%p3, %r52, %r1;
@%p3 bra BB12_4;

BB12_3:
cvt.s64.s32	%rd57, %r196;
add.s64 %rd58, %rd2, %rd57;
shl.b64 %rd59, %rd58, 2;
add.s64 %rd41, %rd16, %rd59;

	ld.global.nc.u32 %r53, [%rd41];

	add.s64 %rd42, %rd41, 1024;

	ld.global.nc.u32 %r54, [%rd42];

	add.s64 %rd43, %rd41, 2048;

	ld.global.nc.u32 %r55, [%rd43];

	add.s64 %rd44, %rd41, 3072;

	ld.global.nc.u32 %r56, [%rd44];

	add.s64 %rd45, %rd41, 4096;

	ld.global.nc.u32 %r57, [%rd45];

	add.s64 %rd46, %rd41, 5120;

	ld.global.nc.u32 %r58, [%rd46];

	add.s64 %rd47, %rd41, 6144;

	ld.global.nc.u32 %r59, [%rd47];

	add.s64 %rd48, %rd41, 7168;

	ld.global.nc.u32 %r60, [%rd48];

	add.s64 %rd49, %rd41, 8192;

	ld.global.nc.u32 %r61, [%rd49];

	add.s64 %rd50, %rd41, 9216;

	ld.global.nc.u32 %r62, [%rd50];

	add.s64 %rd51, %rd41, 10240;

	ld.global.nc.u32 %r63, [%rd51];

	add.s64 %rd52, %rd41, 11264;

	ld.global.nc.u32 %r64, [%rd52];

	add.s64 %rd53, %rd41, 12288;

	ld.global.nc.u32 %r65, [%rd53];

	add.s64 %rd54, %rd41, 13312;

	ld.global.nc.u32 %r66, [%rd54];

	add.s64 %rd55, %rd41, 14336;

	ld.global.nc.u32 %r67, [%rd55];

	add.s64 %rd56, %rd41, 15360;

	ld.global.nc.u32 %r68, [%rd56];

	mov.b32 %f92, %r68;
mov.b32 %f93, %r67;
mov.b32 %f94, %r66;
mov.b32 %f95, %r65;
mov.b32 %f96, %r64;
mov.b32 %f97, %r63;
mov.b32 %f98, %r62;
mov.b32 %f99, %r61;
mov.b32 %f100, %r60;
mov.b32 %f101, %r59;
mov.b32 %f102, %r58;
mov.b32 %f103, %r57;
mov.b32 %f104, %r56;
mov.b32 %f105, %r55;
mov.b32 %f106, %r54;
mov.b32 %f107, %r53;
add.f32 %f108, %f346, %f107;
add.f32 %f109, %f108, %f106;
add.f32 %f110, %f109, %f105;
add.f32 %f111, %f110, %f104;
add.f32 %f112, %f111, %f103;
add.f32 %f113, %f112, %f102;
add.f32 %f114, %f113, %f101;
add.f32 %f115, %f114, %f100;
add.f32 %f116, %f115, %f99;
add.f32 %f117, %f116, %f98;
add.f32 %f118, %f117, %f97;
add.f32 %f119, %f118, %f96;
add.f32 %f120, %f119, %f95;
add.f32 %f121, %f120, %f94;
add.f32 %f122, %f121, %f93;
add.f32 %f346, %f122, %f92;
add.s32 %r196, %r196, %r2;
add.s32 %r69, %r196, 4096;
setp.le.s32	%p4, %r69, %r1;
@%p4 bra BB12_3;

BB12_4:
setp.le.s32	%p5, %r1, %r196;
@%p5 bra BB12_8;

sub.s32 %r10, %r1, %r196;
setp.ge.s32	%p6, %r5, %r10;
@%p6 bra BB12_8;

add.s32 %r70, %r5, %r196;
mul.wide.s32 %rd60, %r70, 4;
add.s64 %rd105, %rd16, %rd60;
mov.u32 %r220, %r5;

BB12_7:

	ld.global.nc.u32 %r71, [%rd105];

	mov.b32 %f123, %r71;
add.f32 %f346, %f346, %f123;
add.s64 %rd105, %rd105, 1024;
add.s32 %r220, %r220, 256;
setp.lt.s32	%p7, %r220, %r10;
@%p7 bra BB12_7;

BB12_8:

	mov.u32 %r72, %laneid;

	mov.u32 %r73, 1;
mov.u32 %r82, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f346, %r73, %r82; @p add.f32 r0, r0, %f346; mov.f32 %f124, r0;}

	mov.u32 %r75, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f124, %r75, %r82; @p add.f32 r0, r0, %f124; mov.f32 %f127, r0;}

	mov.u32 %r77, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f127, %r77, %r82; @p add.f32 r0, r0, %f127; mov.f32 %f130, r0;}

	mov.u32 %r79, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f130, %r79, %r82; @p add.f32 r0, r0, %f130; mov.f32 %f133, r0;}

	mov.u32 %r81, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f133, %r81, %r82; @p add.f32 r0, r0, %f133; mov.f32 %f350, r0;}

	setp.ne.s32	%p8, %r72, 0;
@%p8 bra BB12_10;

st.shared.f32 [%rd1], %f350;

BB12_10:
bar.sync 0;
setp.ne.s32	%p9, %r5, 0;
mov.u32 %r214, %r5;
@%p9 bra BB12_78;

ld.shared.f32 %f139, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+12];
add.f32 %f140, %f350, %f139;
ld.shared.f32 %f141, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+16];
add.f32 %f142, %f141, %f140;
ld.shared.f32 %f143, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+20];
add.f32 %f144, %f143, %f142;
ld.shared.f32 %f145, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+24];
add.f32 %f146, %f145, %f144;
ld.shared.f32 %f147, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+28];
add.f32 %f148, %f147, %f146;
ld.shared.f32 %f149, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+32];
add.f32 %f150, %f149, %f148;
ld.shared.f32 %f151, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+36];
add.f32 %f350, %f151, %f150;
mov.u32 %r214, %r5;
bra.uni BB12_78;

BB12_40:
cvt.s64.s32	%rd78, %r4;
shl.b32 %r114, %r5, 2;
cvt.u64.u32	%rd9, %r114;
add.s64 %rd79, %rd78, %rd9;
shl.b64 %rd80, %rd79, 2;
add.s64 %rd68, %rd16, %rd80;

	ld.global.nc.v2.u64 {%rd66, %rd67}, [%rd68];

	mov.b64	{%r115, %r116}, %rd66;
mov.b32 %f204, %r115;
mov.b32 %f205, %r116;
mov.b64	{%r117, %r118}, %rd67;
mov.b32 %f206, %r117;
mov.b32 %f207, %r118;
add.s64 %rd71, %rd68, 4096;

	ld.global.nc.v2.u64 {%rd69, %rd70}, [%rd71];

	mov.b64	{%r119, %r120}, %rd69;
mov.b32 %f208, %r119;
mov.b32 %f209, %r120;
mov.b64	{%r121, %r122}, %rd70;
mov.b32 %f210, %r121;
mov.b32 %f211, %r122;
add.s64 %rd74, %rd68, 8192;

	ld.global.nc.v2.u64 {%rd72, %rd73}, [%rd74];

	mov.b64	{%r123, %r124}, %rd72;
mov.b32 %f212, %r123;
mov.b32 %f213, %r124;
mov.b64	{%r125, %r126}, %rd73;
mov.b32 %f214, %r125;
mov.b32 %f215, %r126;
add.s64 %rd77, %rd68, 12288;

	ld.global.nc.v2.u64 {%rd75, %rd76}, [%rd77];

	mov.b64	{%r127, %r128}, %rd75;
mov.b32 %f216, %r127;
mov.b32 %f217, %r128;
mov.b64	{%r129, %r130}, %rd76;
mov.b32 %f218, %r129;
mov.b32 %f219, %r130;
add.f32 %f220, %f204, %f205;
add.f32 %f221, %f220, %f206;
add.f32 %f222, %f221, %f207;
add.f32 %f223, %f222, %f208;
add.f32 %f224, %f223, %f209;
add.f32 %f225, %f224, %f210;
add.f32 %f226, %f225, %f211;
add.f32 %f227, %f226, %f212;
add.f32 %f228, %f227, %f213;
add.f32 %f229, %f228, %f214;
add.f32 %f230, %f229, %f215;
add.f32 %f231, %f230, %f216;
add.f32 %f232, %f231, %f217;
add.f32 %f233, %f232, %f218;
add.f32 %f348, %f233, %f219;
add.s32 %r197, %r4, %r2;
add.s32 %r131, %r197, 4096;
setp.gt.s32	%p27, %r131, %r1;
@%p27 bra BB12_42;

BB12_41:
cvt.s64.s32	%rd93, %r197;
add.s64 %rd94, %rd9, %rd93;
shl.b64 %rd95, %rd94, 2;
add.s64 %rd83, %rd16, %rd95;

	ld.global.nc.v2.u64 {%rd81, %rd82}, [%rd83];

	mov.b64	{%r132, %r133}, %rd81;
mov.b32 %f234, %r132;
mov.b32 %f235, %r133;
mov.b64	{%r134, %r135}, %rd82;
mov.b32 %f236, %r134;
mov.b32 %f237, %r135;
add.s64 %rd86, %rd83, 4096;

	ld.global.nc.v2.u64 {%rd84, %rd85}, [%rd86];

	mov.b64	{%r136, %r137}, %rd84;
mov.b32 %f238, %r136;
mov.b32 %f239, %r137;
mov.b64	{%r138, %r139}, %rd85;
mov.b32 %f240, %r138;
mov.b32 %f241, %r139;
add.s64 %rd89, %rd83, 8192;

	ld.global.nc.v2.u64 {%rd87, %rd88}, [%rd89];

	mov.b64	{%r140, %r141}, %rd87;
mov.b32 %f242, %r140;
mov.b32 %f243, %r141;
mov.b64	{%r142, %r143}, %rd88;
mov.b32 %f244, %r142;
mov.b32 %f245, %r143;
add.s64 %rd92, %rd83, 12288;

	ld.global.nc.v2.u64 {%rd90, %rd91}, [%rd92];

	mov.b64	{%r144, %r145}, %rd90;
mov.b32 %f246, %r144;
mov.b32 %f247, %r145;
mov.b64	{%r146, %r147}, %rd91;
mov.b32 %f248, %r146;
mov.b32 %f249, %r147;
add.f32 %f250, %f348, %f234;
add.f32 %f251, %f250, %f235;
add.f32 %f252, %f251, %f236;
add.f32 %f253, %f252, %f237;
add.f32 %f254, %f253, %f238;
add.f32 %f255, %f254, %f239;
add.f32 %f256, %f255, %f240;
add.f32 %f257, %f256, %f241;
add.f32 %f258, %f257, %f242;
add.f32 %f259, %f258, %f243;
add.f32 %f260, %f259, %f244;
add.f32 %f261, %f260, %f245;
add.f32 %f262, %f261, %f246;
add.f32 %f263, %f262, %f247;
add.f32 %f264, %f263, %f248;
add.f32 %f348, %f264, %f249;
add.s32 %r197, %r197, %r2;
add.s32 %r148, %r197, 4096;
setp.le.s32	%p28, %r148, %r1;
@%p28 bra BB12_41;

BB12_42:
setp.le.s32	%p29, %r1, %r197;
@%p29 bra BB12_46;

sub.s32 %r23, %r1, %r197;
setp.ge.s32	%p30, %r5, %r23;
@%p30 bra BB12_46;

add.s32 %r149, %r5, %r197;
mul.wide.s32 %rd96, %r149, 4;
add.s64 %rd107, %rd16, %rd96;
mov.u32 %r217, %r5;

BB12_45:

	ld.global.nc.u32 %r150, [%rd107];

	mov.b32 %f265, %r150;
add.f32 %f348, %f348, %f265;
add.s64 %rd107, %rd107, 1024;
add.s32 %r217, %r217, 256;
setp.lt.s32	%p31, %r217, %r23;
@%p31 bra BB12_45;

BB12_46:

	mov.u32 %r151, %laneid;

	mov.u32 %r152, 1;
mov.u32 %r161, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f348, %r152, %r161; @p add.f32 r0, r0, %f348; mov.f32 %f266, r0;}

	mov.u32 %r154, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f266, %r154, %r161; @p add.f32 r0, r0, %f266; mov.f32 %f269, r0;}

	mov.u32 %r156, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f269, %r156, %r161; @p add.f32 r0, r0, %f269; mov.f32 %f272, r0;}

	mov.u32 %r158, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f272, %r158, %r161; @p add.f32 r0, r0, %f272; mov.f32 %f275, r0;}

	mov.u32 %r160, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f275, %r160, %r161; @p add.f32 r0, r0, %f275; mov.f32 %f350, r0;}

	setp.ne.s32	%p32, %r151, 0;
@%p32 bra BB12_48;

st.shared.f32 [%rd1], %f350;

BB12_48:
bar.sync 0;
setp.ne.s32	%p33, %r5, 0;
mov.u32 %r214, %r5;
@%p33 bra BB12_78;

ld.shared.f32 %f281, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+12];
add.f32 %f282, %f350, %f281;
ld.shared.f32 %f283, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+16];
add.f32 %f284, %f283, %f282;
ld.shared.f32 %f285, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+20];
add.f32 %f286, %f285, %f284;
ld.shared.f32 %f287, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+24];
add.f32 %f288, %f287, %f286;
ld.shared.f32 %f289, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+28];
add.f32 %f290, %f289, %f288;
ld.shared.f32 %f291, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+32];
add.f32 %f292, %f291, %f290;
ld.shared.f32 %f293, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+36];
add.f32 %f350, %f293, %f292;

BB12_77:
mov.u32 %r214, 0;
bra.uni BB12_78;

BB12_18:
and.b32 %r98, %r5, -32;
setp.gt.u32	%p14, %r13, %r98;
add.s32 %r99, %r13, -1;
sub.s32 %r100, %r99, %r98;
selp.b32	%r101, %r100, -1, %p14;
mov.u32 %r102, 31;
min.s32 %r97, %r101, %r102;
mov.u32 %r88, 1;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f347, %r88, %r97; @p add.f32 r0, r0, %f347; mov.f32 %f154, r0;}

	mov.u32 %r90, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f154, %r90, %r97; @p add.f32 r0, r0, %f154; mov.f32 %f157, r0;}

	mov.u32 %r92, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f157, %r92, %r97; @p add.f32 r0, r0, %f157; mov.f32 %f160, r0;}

	mov.u32 %r94, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f160, %r94, %r97; @p add.f32 r0, r0, %f160; mov.f32 %f163, r0;}

	mov.u32 %r96, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f163, %r96, %r97; @p add.f32 r0, r0, %f163; mov.f32 %f350, r0;}

	setp.ne.s32	%p15, %r87, 0;
@%p15 bra BB12_20;

st.shared.f32 [%rd1], %f350;

BB12_20:
bar.sync 0;
setp.ne.s32	%p16, %r5, 0;
mov.u32 %r201, %r5;
mov.u32 %r214, %r201;
@%p16 bra BB12_78;

setp.lt.s32	%p17, %r13, 33;
@%p17 bra BB12_23;

ld.shared.f32 %f169, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+12];
add.f32 %f350, %f350, %f169;

BB12_23:
setp.lt.s32	%p18, %r13, 65;
@%p18 bra BB12_25;

ld.shared.f32 %f170, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+16];
add.f32 %f350, %f350, %f170;

BB12_25:
setp.lt.s32	%p19, %r13, 97;
@%p19 bra BB12_27;

ld.shared.f32 %f171, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+20];
add.f32 %f350, %f350, %f171;

BB12_27:
setp.lt.s32	%p20, %r13, 129;
@%p20 bra BB12_29;

ld.shared.f32 %f172, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+24];
add.f32 %f350, %f350, %f172;

BB12_29:
setp.lt.s32	%p21, %r13, 161;
@%p21 bra BB12_31;

ld.shared.f32 %f173, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+28];
add.f32 %f350, %f350, %f173;

BB12_31:
setp.lt.s32	%p22, %r13, 193;
@%p22 bra BB12_33;

ld.shared.f32 %f174, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+32];
add.f32 %f350, %f350, %f174;

BB12_33:
setp.lt.s32	%p23, %r13, 225;
mov.u32 %r202, %r5;
mov.u32 %r214, %r202;
@%p23 bra BB12_78;

ld.shared.f32 %f175, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+36];
add.f32 %f350, %f350, %f175;
mov.u32 %r214, %r5;
bra.uni BB12_78;

BB12_56:
and.b32 %r178, %r5, -32;
setp.gt.u32	%p38, %r26, %r178;
add.s32 %r179, %r26, -1;
sub.s32 %r180, %r179, %r178;
selp.b32	%r181, %r180, -1, %p38;
mov.u32 %r182, 31;
min.s32 %r177, %r181, %r182;
mov.u32 %r168, 1;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f349, %r168, %r177; @p add.f32 r0, r0, %f349; mov.f32 %f296, r0;}

	mov.u32 %r170, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f296, %r170, %r177; @p add.f32 r0, r0, %f296; mov.f32 %f299, r0;}

	mov.u32 %r172, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f299, %r172, %r177; @p add.f32 r0, r0, %f299; mov.f32 %f302, r0;}

	mov.u32 %r174, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f302, %r174, %r177; @p add.f32 r0, r0, %f302; mov.f32 %f305, r0;}

	mov.u32 %r176, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f305, %r176, %r177; @p add.f32 r0, r0, %f305; mov.f32 %f350, r0;}

	setp.ne.s32	%p39, %r167, 0;
@%p39 bra BB12_58;

st.shared.f32 [%rd1], %f350;

BB12_58:
bar.sync 0;
setp.ne.s32	%p40, %r5, 0;
mov.u32 %r214, %r5;
@%p40 bra BB12_78;

setp.lt.s32	%p41, %r26, 33;
@%p41 bra BB12_61;

ld.shared.f32 %f311, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+12];
add.f32 %f350, %f350, %f311;

BB12_61:
setp.lt.s32	%p42, %r26, 65;
@%p42 bra BB12_63;

ld.shared.f32 %f312, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+16];
add.f32 %f350, %f350, %f312;

BB12_63:
setp.lt.s32	%p43, %r26, 97;
@%p43 bra BB12_65;

ld.shared.f32 %f313, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+20];
add.f32 %f350, %f350, %f313;

BB12_65:
setp.lt.s32	%p44, %r26, 129;
@%p44 bra BB12_67;

ld.shared.f32 %f314, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+24];
add.f32 %f350, %f350, %f314;

BB12_67:
setp.lt.s32	%p45, %r26, 161;
@%p45 bra BB12_69;

ld.shared.f32 %f315, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+28];
add.f32 %f350, %f350, %f315;

BB12_69:
setp.lt.s32	%p46, %r26, 193;
@%p46 bra BB12_71;

ld.shared.f32 %f316, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+32];
add.f32 %f350, %f350, %f316;

BB12_71:
mov.u32 %r214, 0;
setp.lt.s32	%p47, %r26, 225;
@%p47 bra BB12_78;

ld.shared.f32 %f317, [_ZN3cub18DeviceReduceKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPKfPfiS2_EEvT0_T1_T2_NS_13GridEvenShareISA_EET3_$__cuda_local_var_245429_64_non_const_temp_storage+36];
add.f32 %f350, %f350, %f317;

BB12_78:
setp.ne.s32	%p50, %r214, 0;
@%p50 bra BB12_80;

cvta.to.global.u64 %rd102, %rd17;
mul.wide.u32 %rd103, %r3, 4;
add.s64 %rd104, %rd102, %rd103;
st.global.f32 [%rd104], %f350;

BB12_80:
ret;
}


.visible .entry _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_(
.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4__param_0,
.param .u64 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4__param_1,
.param .u32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4__param_2,
.param .align 1 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4__param_3[1],
.param .f32 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4__param_4
)
.maxntid 256, 1, 1
.minnctapersm 1
{
.reg .pred %p<53>;
.reg .f32 %f<353>;
.reg .b32 %r<212>;
.reg .b64 %rd<106>;

	.shared .align 4 .b8 _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage[44];

ld.param.u64 %rd20, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4__param_0];
ld.param.u64 %rd21, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4__param_1];
ld.param.u32 %r29, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4__param_2];
ld.param.f32 %f62, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4__param_4];
setp.eq.s32	%p1, %r29, 0;
@%p1 bra BB13_84;

and.b64 %rd22, %rd20, 15;
setp.eq.s64	%p2, %rd22, 0;
mov.u32 %r30, %tid.x;
shr.u32 %r31, %r30, 5;
mul.wide.u32 %rd23, %r31, 4;
mov.u64 %rd24, _ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage;
add.s64 %rd25, %rd24, %rd23;
add.s64 %rd1, %rd25, 8;
@%p2 bra BB13_42;

setp.lt.s32	%p3, %r29, 4096;
@%p3 bra BB13_15;
bra.uni BB13_3;

BB13_15:
mov.u32 %r207, %tid.x;
setp.ge.s32	%p11, %r207, %r29;
@%p11 bra BB13_17;

mov.u32 %r85, %tid.x;
mul.wide.s32 %rd63, %r85, 4;
add.s64 %rd62, %rd20, %rd63;

	ld.global.nc.u32 %r84, [%rd62];

	mov.b32 %f349, %r84;
add.s32 %r207, %r85, 256;

BB13_17:
setp.ge.s32	%p12, %r207, %r29;
@%p12 bra BB13_20;

mul.wide.s32 %rd64, %r207, 4;
add.s64 %rd102, %rd20, %rd64;

BB13_19:

	ld.global.nc.u32 %r86, [%rd102];

	mov.b32 %f154, %r86;
add.f32 %f349, %f349, %f154;
add.s64 %rd102, %rd102, 1024;
add.s32 %r207, %r207, 256;
setp.lt.s32	%p13, %r207, %r29;
@%p13 bra BB13_19;

BB13_20:

	mov.u32 %r87, %laneid;

	setp.gt.s32	%p14, %r29, 255;
@%p14 bra BB13_38;
bra.uni BB13_21;

BB13_38:
mov.u32 %r105, 1;
mov.u32 %r114, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f349, %r105, %r114; @p add.f32 r0, r0, %f349; mov.f32 %f177, r0;}

	mov.u32 %r107, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f177, %r107, %r114; @p add.f32 r0, r0, %f177; mov.f32 %f180, r0;}

	mov.u32 %r109, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f180, %r109, %r114; @p add.f32 r0, r0, %f180; mov.f32 %f183, r0;}

	mov.u32 %r111, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f183, %r111, %r114; @p add.f32 r0, r0, %f183; mov.f32 %f186, r0;}

	mov.u32 %r113, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f186, %r113, %r114; @p add.f32 r0, r0, %f186; mov.f32 %f352, r0;}

	setp.ne.s32	%p25, %r87, 0;
@%p25 bra BB13_40;

st.shared.f32 [%rd1], %f352;

BB13_40:
bar.sync 0;
mov.u32 %r115, %tid.x;
setp.ne.s32	%p26, %r115, 0;
@%p26 bra BB13_82;

ld.shared.f32 %f192, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+12];
add.f32 %f193, %f352, %f192;
ld.shared.f32 %f194, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+16];
add.f32 %f195, %f194, %f193;
ld.shared.f32 %f196, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+20];
add.f32 %f197, %f196, %f195;
ld.shared.f32 %f198, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+24];
add.f32 %f199, %f198, %f197;
ld.shared.f32 %f200, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+28];
add.f32 %f201, %f200, %f199;
ld.shared.f32 %f202, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+32];
add.f32 %f203, %f202, %f201;
ld.shared.f32 %f204, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+36];
add.f32 %f352, %f204, %f203;
bra.uni BB13_82;

BB13_84:
mov.u32 %r203, %tid.x;
setp.ne.s32	%p52, %r203, 0;
@%p52 bra BB13_86;

cvta.to.global.u64 %rd99, %rd21;
st.global.f32 [%rd99], %f62;
bra.uni BB13_86;

BB13_42:
setp.lt.s32	%p27, %r29, 4096;
@%p27 bra BB13_55;
bra.uni BB13_43;

BB13_55:
mov.u32 %r211, %tid.x;
setp.ge.s32	%p35, %r211, %r29;
@%p35 bra BB13_57;

mov.u32 %r171, %tid.x;
mul.wide.s32 %rd95, %r171, 4;
add.s64 %rd94, %rd20, %rd95;

	ld.global.nc.u32 %r170, [%rd94];

	mov.b32 %f351, %r170;
add.s32 %r211, %r171, 256;

BB13_57:
setp.ge.s32	%p36, %r211, %r29;
@%p36 bra BB13_60;

mul.wide.s32 %rd96, %r211, 4;
add.s64 %rd105, %rd20, %rd96;

BB13_59:

	ld.global.nc.u32 %r172, [%rd105];

	mov.b32 %f296, %r172;
add.f32 %f351, %f351, %f296;
add.s64 %rd105, %rd105, 1024;
add.s32 %r211, %r211, 256;
setp.lt.s32	%p37, %r211, %r29;
@%p37 bra BB13_59;

BB13_60:

	mov.u32 %r173, %laneid;

	setp.gt.s32	%p38, %r29, 255;
@%p38 bra BB13_78;
bra.uni BB13_61;

BB13_78:
mov.u32 %r191, 1;
mov.u32 %r200, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f351, %r191, %r200; @p add.f32 r0, r0, %f351; mov.f32 %f319, r0;}

	mov.u32 %r193, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f319, %r193, %r200; @p add.f32 r0, r0, %f319; mov.f32 %f322, r0;}

	mov.u32 %r195, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f322, %r195, %r200; @p add.f32 r0, r0, %f322; mov.f32 %f325, r0;}

	mov.u32 %r197, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f325, %r197, %r200; @p add.f32 r0, r0, %f325; mov.f32 %f328, r0;}

	mov.u32 %r199, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f328, %r199, %r200; @p add.f32 r0, r0, %f328; mov.f32 %f352, r0;}

	setp.ne.s32	%p49, %r173, 0;
@%p49 bra BB13_80;

st.shared.f32 [%rd1], %f352;

BB13_80:
bar.sync 0;
mov.u32 %r201, %tid.x;
setp.ne.s32	%p50, %r201, 0;
@%p50 bra BB13_82;

ld.shared.f32 %f334, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+12];
add.f32 %f335, %f352, %f334;
ld.shared.f32 %f336, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+16];
add.f32 %f337, %f336, %f335;
ld.shared.f32 %f338, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+20];
add.f32 %f339, %f338, %f337;
ld.shared.f32 %f340, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+24];
add.f32 %f341, %f340, %f339;
ld.shared.f32 %f342, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+28];
add.f32 %f343, %f342, %f341;
ld.shared.f32 %f344, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+32];
add.f32 %f345, %f344, %f343;
ld.shared.f32 %f346, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+36];
add.f32 %f352, %f346, %f345;
bra.uni BB13_82;

BB13_3:
mul.wide.s32 %rd42, %r30, 4;
add.s64 %rd100, %rd20, %rd42;

	ld.global.nc.u32 %r32, [%rd100];

	add.s64 %rd27, %rd100, 1024;

	ld.global.nc.u32 %r33, [%rd27];

	add.s64 %rd28, %rd100, 2048;

	ld.global.nc.u32 %r34, [%rd28];

	add.s64 %rd29, %rd100, 3072;

	ld.global.nc.u32 %r35, [%rd29];

	add.s64 %rd30, %rd100, 4096;

	ld.global.nc.u32 %r36, [%rd30];

	add.s64 %rd31, %rd100, 5120;

	ld.global.nc.u32 %r37, [%rd31];

	add.s64 %rd32, %rd100, 6144;

	ld.global.nc.u32 %r38, [%rd32];

	add.s64 %rd33, %rd100, 7168;

	ld.global.nc.u32 %r39, [%rd33];

	add.s64 %rd34, %rd100, 8192;

	ld.global.nc.u32 %r40, [%rd34];

	add.s64 %rd35, %rd100, 9216;

	ld.global.nc.u32 %r41, [%rd35];

	add.s64 %rd36, %rd100, 10240;

	ld.global.nc.u32 %r42, [%rd36];

	add.s64 %rd37, %rd100, 11264;

	ld.global.nc.u32 %r43, [%rd37];

	add.s64 %rd38, %rd100, 12288;

	ld.global.nc.u32 %r44, [%rd38];

	add.s64 %rd39, %rd100, 13312;

	ld.global.nc.u32 %r45, [%rd39];

	add.s64 %rd40, %rd100, 14336;

	ld.global.nc.u32 %r46, [%rd40];

	add.s64 %rd41, %rd100, 15360;

	ld.global.nc.u32 %r47, [%rd41];

	mov.b32 %f63, %r47;
mov.b32 %f64, %r46;
mov.b32 %f65, %r45;
mov.b32 %f66, %r44;
mov.b32 %f67, %r43;
mov.b32 %f68, %r42;
mov.b32 %f69, %r41;
mov.b32 %f70, %r40;
mov.b32 %f71, %r39;
mov.b32 %f72, %r38;
mov.b32 %f73, %r37;
mov.b32 %f74, %r36;
mov.b32 %f75, %r35;
mov.b32 %f76, %r34;
mov.b32 %f77, %r33;
mov.b32 %f78, %r32;
add.f32 %f79, %f78, %f77;
add.f32 %f80, %f79, %f76;
add.f32 %f81, %f80, %f75;
add.f32 %f82, %f81, %f74;
add.f32 %f83, %f82, %f73;
add.f32 %f84, %f83, %f72;
add.f32 %f85, %f84, %f71;
add.f32 %f86, %f85, %f70;
add.f32 %f87, %f86, %f69;
add.f32 %f88, %f87, %f68;
add.f32 %f89, %f88, %f67;
add.f32 %f90, %f89, %f66;
add.f32 %f91, %f90, %f65;
add.f32 %f92, %f91, %f64;
add.f32 %f348, %f92, %f63;
setp.lt.s32	%p4, %r29, 8192;
mov.u32 %r205, 4096;
@%p4 bra BB13_7;

mov.u32 %r204, 0;

BB13_5:
mov.u32 %r1, %r204;
mov.u64 %rd3, %rd100;
add.s64 %rd100, %rd3, 16384;

	ld.global.nc.u32 %r52, [%rd100];

	add.s64 %rd45, %rd3, 17408;

	ld.global.nc.u32 %r53, [%rd45];

	add.s64 %rd46, %rd3, 18432;

	ld.global.nc.u32 %r54, [%rd46];

	add.s64 %rd47, %rd3, 19456;

	ld.global.nc.u32 %r55, [%rd47];

	add.s64 %rd48, %rd3, 20480;

	ld.global.nc.u32 %r56, [%rd48];

	add.s64 %rd49, %rd3, 21504;

	ld.global.nc.u32 %r57, [%rd49];

	add.s64 %rd50, %rd3, 22528;

	ld.global.nc.u32 %r58, [%rd50];

	add.s64 %rd51, %rd3, 23552;

	ld.global.nc.u32 %r59, [%rd51];

	add.s64 %rd52, %rd3, 24576;

	ld.global.nc.u32 %r60, [%rd52];

	add.s64 %rd53, %rd3, 25600;

	ld.global.nc.u32 %r61, [%rd53];

	add.s64 %rd54, %rd3, 26624;

	ld.global.nc.u32 %r62, [%rd54];

	add.s64 %rd55, %rd3, 27648;

	ld.global.nc.u32 %r63, [%rd55];

	add.s64 %rd56, %rd3, 28672;

	ld.global.nc.u32 %r64, [%rd56];

	add.s64 %rd57, %rd3, 29696;

	ld.global.nc.u32 %r65, [%rd57];

	add.s64 %rd58, %rd3, 30720;

	ld.global.nc.u32 %r66, [%rd58];

	add.s64 %rd59, %rd3, 31744;

	ld.global.nc.u32 %r67, [%rd59];

	mov.b32 %f93, %r67;
mov.b32 %f94, %r66;
mov.b32 %f95, %r65;
mov.b32 %f96, %r64;
mov.b32 %f97, %r63;
mov.b32 %f98, %r62;
mov.b32 %f99, %r61;
mov.b32 %f100, %r60;
mov.b32 %f101, %r59;
mov.b32 %f102, %r58;
mov.b32 %f103, %r57;
mov.b32 %f104, %r56;
mov.b32 %f105, %r55;
mov.b32 %f106, %r54;
mov.b32 %f107, %r53;
mov.b32 %f108, %r52;
add.f32 %f109, %f348, %f108;
add.f32 %f110, %f109, %f107;
add.f32 %f111, %f110, %f106;
add.f32 %f112, %f111, %f105;
add.f32 %f113, %f112, %f104;
add.f32 %f114, %f113, %f103;
add.f32 %f115, %f114, %f102;
add.f32 %f116, %f115, %f101;
add.f32 %f117, %f116, %f100;
add.f32 %f118, %f117, %f99;
add.f32 %f119, %f118, %f98;
add.f32 %f120, %f119, %f97;
add.f32 %f121, %f120, %f96;
add.f32 %f122, %f121, %f95;
add.f32 %f123, %f122, %f94;
add.f32 %f348, %f123, %f93;
add.s32 %r204, %r1, 4096;
add.s32 %r68, %r1, 12288;
setp.le.s32	%p5, %r68, %r29;
@%p5 bra BB13_5;

add.s32 %r205, %r204, 4096;

BB13_7:
setp.ge.s32	%p6, %r205, %r29;
@%p6 bra BB13_11;

sub.s32 %r5, %r29, %r205;
setp.ge.s32	%p7, %r30, %r5;
@%p7 bra BB13_11;

add.s32 %r70, %r30, %r205;
mul.wide.s32 %rd60, %r70, 4;
add.s64 %rd101, %rd20, %rd60;
mov.u32 %r206, %r30;

BB13_10:
mov.u32 %r7, %r206;

	ld.global.nc.u32 %r71, [%rd101];

	mov.b32 %f124, %r71;
add.f32 %f348, %f348, %f124;
add.s64 %rd101, %rd101, 1024;
add.s32 %r8, %r7, 256;
setp.lt.s32	%p8, %r8, %r5;
mov.u32 %r206, %r8;
@%p8 bra BB13_10;

BB13_11:

	mov.u32 %r72, %laneid;

	mov.u32 %r73, 1;
mov.u32 %r82, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f348, %r73, %r82; @p add.f32 r0, r0, %f348; mov.f32 %f125, r0;}

	mov.u32 %r75, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f125, %r75, %r82; @p add.f32 r0, r0, %f125; mov.f32 %f128, r0;}

	mov.u32 %r77, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f128, %r77, %r82; @p add.f32 r0, r0, %f128; mov.f32 %f131, r0;}

	mov.u32 %r79, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f131, %r79, %r82; @p add.f32 r0, r0, %f131; mov.f32 %f134, r0;}

	mov.u32 %r81, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f134, %r81, %r82; @p add.f32 r0, r0, %f134; mov.f32 %f352, r0;}

	setp.ne.s32	%p9, %r72, 0;
@%p9 bra BB13_13;

st.shared.f32 [%rd1], %f352;

BB13_13:
bar.sync 0;
setp.ne.s32	%p10, %r30, 0;
@%p10 bra BB13_82;

ld.shared.f32 %f140, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+12];
add.f32 %f141, %f352, %f140;
ld.shared.f32 %f142, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+16];
add.f32 %f143, %f142, %f141;
ld.shared.f32 %f144, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+20];
add.f32 %f145, %f144, %f143;
ld.shared.f32 %f146, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+24];
add.f32 %f147, %f146, %f145;
ld.shared.f32 %f148, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+28];
add.f32 %f149, %f148, %f147;
ld.shared.f32 %f150, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+32];
add.f32 %f151, %f150, %f149;
ld.shared.f32 %f152, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+36];
add.f32 %f352, %f152, %f151;
bra.uni BB13_82;

BB13_43:
mov.u32 %r117, %tid.x;
shl.b32 %r118, %r117, 2;
mul.wide.u32 %rd78, %r118, 4;
add.s64 %rd103, %rd20, %rd78;

	ld.global.nc.v2.u64 {%rd66, %rd67}, [%rd103];

	mov.b64	{%r119, %r120}, %rd66;
mov.b32 %f205, %r119;
mov.b32 %f206, %r120;
mov.b64	{%r121, %r122}, %rd67;
mov.b32 %f207, %r121;
mov.b32 %f208, %r122;
add.s64 %rd71, %rd103, 4096;

	ld.global.nc.v2.u64 {%rd69, %rd70}, [%rd71];

	mov.b64	{%r123, %r124}, %rd69;
mov.b32 %f209, %r123;
mov.b32 %f210, %r124;
mov.b64	{%r125, %r126}, %rd70;
mov.b32 %f211, %r125;
mov.b32 %f212, %r126;
add.s64 %rd74, %rd103, 8192;

	ld.global.nc.v2.u64 {%rd72, %rd73}, [%rd74];

	mov.b64	{%r127, %r128}, %rd72;
mov.b32 %f213, %r127;
mov.b32 %f214, %r128;
mov.b64	{%r129, %r130}, %rd73;
mov.b32 %f215, %r129;
mov.b32 %f216, %r130;
add.s64 %rd77, %rd103, 12288;

	ld.global.nc.v2.u64 {%rd75, %rd76}, [%rd77];

	mov.b64	{%r131, %r132}, %rd75;
mov.b32 %f217, %r131;
mov.b32 %f218, %r132;
mov.b64	{%r133, %r134}, %rd76;
mov.b32 %f219, %r133;
mov.b32 %f220, %r134;
add.f32 %f221, %f205, %f206;
add.f32 %f222, %f221, %f207;
add.f32 %f223, %f222, %f208;
add.f32 %f224, %f223, %f209;
add.f32 %f225, %f224, %f210;
add.f32 %f226, %f225, %f211;
add.f32 %f227, %f226, %f212;
add.f32 %f228, %f227, %f213;
add.f32 %f229, %f228, %f214;
add.f32 %f230, %f229, %f215;
add.f32 %f231, %f230, %f216;
add.f32 %f232, %f231, %f217;
add.f32 %f233, %f232, %f218;
add.f32 %f234, %f233, %f219;
add.f32 %f350, %f234, %f220;
setp.lt.s32	%p28, %r29, 8192;
mov.u32 %r209, 4096;
@%p28 bra BB13_47;

mov.u32 %r208, 0;

BB13_45:
mov.u32 %r15, %r208;
mov.u64 %rd12, %rd103;
add.s64 %rd103, %rd12, 16384;

	ld.global.nc.v2.u64 {%rd80, %rd81}, [%rd103];

	mov.b64	{%r138, %r139}, %rd80;
mov.b32 %f235, %r138;
mov.b32 %f236, %r139;
mov.b64	{%r140, %r141}, %rd81;
mov.b32 %f237, %r140;
mov.b32 %f238, %r141;
add.s64 %rd85, %rd12, 20480;

	ld.global.nc.v2.u64 {%rd83, %rd84}, [%rd85];

	mov.b64	{%r142, %r143}, %rd83;
mov.b32 %f239, %r142;
mov.b32 %f240, %r143;
mov.b64	{%r144, %r145}, %rd84;
mov.b32 %f241, %r144;
mov.b32 %f242, %r145;
add.s64 %rd88, %rd12, 24576;

	ld.global.nc.v2.u64 {%rd86, %rd87}, [%rd88];

	mov.b64	{%r146, %r147}, %rd86;
mov.b32 %f243, %r146;
mov.b32 %f244, %r147;
mov.b64	{%r148, %r149}, %rd87;
mov.b32 %f245, %r148;
mov.b32 %f246, %r149;
add.s64 %rd91, %rd12, 28672;

	ld.global.nc.v2.u64 {%rd89, %rd90}, [%rd91];

	mov.b64	{%r150, %r151}, %rd89;
mov.b32 %f247, %r150;
mov.b32 %f248, %r151;
mov.b64	{%r152, %r153}, %rd90;
mov.b32 %f249, %r152;
mov.b32 %f250, %r153;
add.f32 %f251, %f350, %f235;
add.f32 %f252, %f251, %f236;
add.f32 %f253, %f252, %f237;
add.f32 %f254, %f253, %f238;
add.f32 %f255, %f254, %f239;
add.f32 %f256, %f255, %f240;
add.f32 %f257, %f256, %f241;
add.f32 %f258, %f257, %f242;
add.f32 %f259, %f258, %f243;
add.f32 %f260, %f259, %f244;
add.f32 %f261, %f260, %f245;
add.f32 %f262, %f261, %f246;
add.f32 %f263, %f262, %f247;
add.f32 %f264, %f263, %f248;
add.f32 %f265, %f264, %f249;
add.f32 %f350, %f265, %f250;
add.s32 %r208, %r15, 4096;
add.s32 %r154, %r15, 12288;
setp.le.s32	%p29, %r154, %r29;
@%p29 bra BB13_45;

add.s32 %r209, %r208, 4096;

BB13_47:
setp.ge.s32	%p30, %r209, %r29;
@%p30 bra BB13_51;

sub.s32 %r19, %r29, %r209;
setp.ge.s32	%p31, %r117, %r19;
@%p31 bra BB13_51;

add.s32 %r156, %r117, %r209;
mul.wide.s32 %rd92, %r156, 4;
add.s64 %rd104, %rd20, %rd92;
mov.u32 %r210, %r117;

BB13_50:
mov.u32 %r21, %r210;

	ld.global.nc.u32 %r157, [%rd104];

	mov.b32 %f266, %r157;
add.f32 %f350, %f350, %f266;
add.s64 %rd104, %rd104, 1024;
add.s32 %r22, %r21, 256;
setp.lt.s32	%p32, %r22, %r19;
mov.u32 %r210, %r22;
@%p32 bra BB13_50;

BB13_51:

	mov.u32 %r158, %laneid;

	mov.u32 %r159, 1;
mov.u32 %r168, 31;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f350, %r159, %r168; @p add.f32 r0, r0, %f350; mov.f32 %f267, r0;}

	mov.u32 %r161, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f267, %r161, %r168; @p add.f32 r0, r0, %f267; mov.f32 %f270, r0;}

	mov.u32 %r163, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f270, %r163, %r168; @p add.f32 r0, r0, %f270; mov.f32 %f273, r0;}

	mov.u32 %r165, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f273, %r165, %r168; @p add.f32 r0, r0, %f273; mov.f32 %f276, r0;}

	mov.u32 %r167, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f276, %r167, %r168; @p add.f32 r0, r0, %f276; mov.f32 %f352, r0;}

	setp.ne.s32	%p33, %r158, 0;
@%p33 bra BB13_53;

st.shared.f32 [%rd1], %f352;

BB13_53:
bar.sync 0;
setp.ne.s32	%p34, %r117, 0;
@%p34 bra BB13_82;

ld.shared.f32 %f282, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+12];
add.f32 %f283, %f352, %f282;
ld.shared.f32 %f284, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+16];
add.f32 %f285, %f284, %f283;
ld.shared.f32 %f286, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+20];
add.f32 %f287, %f286, %f285;
ld.shared.f32 %f288, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+24];
add.f32 %f289, %f288, %f287;
ld.shared.f32 %f290, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+28];
add.f32 %f291, %f290, %f289;
ld.shared.f32 %f292, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+32];
add.f32 %f293, %f292, %f291;
ld.shared.f32 %f294, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+36];
add.f32 %f352, %f294, %f293;
bra.uni BB13_82;

BB13_21:
mov.u32 %r98, %tid.x;
and.b32 %r99, %r98, -32;
setp.lt.u32	%p15, %r99, %r29;
add.s32 %r100, %r29, -1;
sub.s32 %r101, %r100, %r99;
selp.b32	%r102, %r101, -1, %p15;
mov.u32 %r103, 31;
min.s32 %r97, %r102, %r103;
mov.u32 %r88, 1;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f349, %r88, %r97; @p add.f32 r0, r0, %f349; mov.f32 %f155, r0;}

	mov.u32 %r90, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f155, %r90, %r97; @p add.f32 r0, r0, %f155; mov.f32 %f158, r0;}

	mov.u32 %r92, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f158, %r92, %r97; @p add.f32 r0, r0, %f158; mov.f32 %f161, r0;}

	mov.u32 %r94, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f161, %r94, %r97; @p add.f32 r0, r0, %f161; mov.f32 %f164, r0;}

	mov.u32 %r96, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f164, %r96, %r97; @p add.f32 r0, r0, %f164; mov.f32 %f352, r0;}

	setp.ne.s32	%p16, %r87, 0;
@%p16 bra BB13_23;

st.shared.f32 [%rd1], %f352;

BB13_23:
bar.sync 0;
setp.ne.s32	%p17, %r98, 0;
@%p17 bra BB13_82;

setp.lt.s32	%p18, %r29, 33;
@%p18 bra BB13_26;

ld.shared.f32 %f170, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+12];
add.f32 %f352, %f352, %f170;

BB13_26:
setp.lt.s32	%p19, %r29, 65;
@%p19 bra BB13_28;

ld.shared.f32 %f171, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+16];
add.f32 %f352, %f352, %f171;

BB13_28:
setp.lt.s32	%p20, %r29, 97;
@%p20 bra BB13_30;

ld.shared.f32 %f172, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+20];
add.f32 %f352, %f352, %f172;

BB13_30:
setp.lt.s32	%p21, %r29, 129;
@%p21 bra BB13_32;

ld.shared.f32 %f173, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+24];
add.f32 %f352, %f352, %f173;

BB13_32:
setp.lt.s32	%p22, %r29, 161;
@%p22 bra BB13_34;

ld.shared.f32 %f174, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+28];
add.f32 %f352, %f352, %f174;

BB13_34:
setp.lt.s32	%p23, %r29, 193;
@%p23 bra BB13_36;

ld.shared.f32 %f175, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+32];
add.f32 %f352, %f352, %f175;

BB13_36:
setp.lt.s32	%p24, %r29, 225;
@%p24 bra BB13_82;

ld.shared.f32 %f176, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+36];
add.f32 %f352, %f352, %f176;
bra.uni BB13_82;

BB13_61:
mov.u32 %r184, %tid.x;
and.b32 %r185, %r184, -32;
setp.lt.u32	%p39, %r185, %r29;
add.s32 %r186, %r29, -1;
sub.s32 %r187, %r186, %r185;
selp.b32	%r188, %r187, -1, %p39;
mov.u32 %r189, 31;
min.s32 %r183, %r188, %r189;
mov.u32 %r174, 1;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f351, %r174, %r183; @p add.f32 r0, r0, %f351; mov.f32 %f297, r0;}

	mov.u32 %r176, 2;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f297, %r176, %r183; @p add.f32 r0, r0, %f297; mov.f32 %f300, r0;}

	mov.u32 %r178, 4;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f300, %r178, %r183; @p add.f32 r0, r0, %f300; mov.f32 %f303, r0;}

	mov.u32 %r180, 8;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f303, %r180, %r183; @p add.f32 r0, r0, %f303; mov.f32 %f306, r0;}

	mov.u32 %r182, 16;

	{ .reg .f32 r0; .reg .pred p; shfl.down.b32 r0|p, %f306, %r182, %r183; @p add.f32 r0, r0, %f306; mov.f32 %f352, r0;}

	setp.ne.s32	%p40, %r173, 0;
@%p40 bra BB13_63;

st.shared.f32 [%rd1], %f352;

BB13_63:
bar.sync 0;
setp.ne.s32	%p41, %r184, 0;
@%p41 bra BB13_82;

setp.lt.s32	%p42, %r29, 33;
@%p42 bra BB13_66;

ld.shared.f32 %f312, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+12];
add.f32 %f352, %f352, %f312;

BB13_66:
setp.lt.s32	%p43, %r29, 65;
@%p43 bra BB13_68;

ld.shared.f32 %f313, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+16];
add.f32 %f352, %f352, %f313;

BB13_68:
setp.lt.s32	%p44, %r29, 97;
@%p44 bra BB13_70;

ld.shared.f32 %f314, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+20];
add.f32 %f352, %f352, %f314;

BB13_70:
setp.lt.s32	%p45, %r29, 129;
@%p45 bra BB13_72;

ld.shared.f32 %f315, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+24];
add.f32 %f352, %f352, %f315;

BB13_72:
setp.lt.s32	%p46, %r29, 161;
@%p46 bra BB13_74;

ld.shared.f32 %f316, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+28];
add.f32 %f352, %f352, %f316;

BB13_74:
setp.lt.s32	%p47, %r29, 193;
@%p47 bra BB13_76;

ld.shared.f32 %f317, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+32];
add.f32 %f352, %f352, %f317;

BB13_76:
setp.lt.s32	%p48, %r29, 225;
@%p48 bra BB13_82;

ld.shared.f32 %f318, [_ZN3cub28DeviceReduceSingleTileKernelINS_18DeviceReducePolicyIfiNS_3SumEE9Policy600EPfS5_iS2_fEEvT0_T1_T2_T3_T4_$__cuda_local_var_245468_64_non_const_temp_storage+36];
add.f32 %f352, %f352, %f318;

BB13_82:
mov.u32 %r202, %tid.x;
setp.ne.s32	%p51, %r202, 0;
@%p51 bra BB13_86;

add.f32 %f347, %f352, %f62;
cvta.to.global.u64 %rd98, %rd21;
st.global.f32 [%rd98], %f347;

BB13_86:
ret;
}


