============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:01:45 pm
  Module:                 alu_WIDTH8
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-29 ps) Setup Check with Pin out/q_reg[6]/CK->D
          Group: clock
     Startpoint: (R) in1/q_reg[2]/CK
          Clock: (R) clock
       Endpoint: (R) out/q_reg[6]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     138                  
      Launch Clock:-       0                  
         Data Path:-     167                  
             Slack:=     -29                  

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  in1/q_reg[2]/CK         -       -     R     (arrival)       32    -     0     0       0    (-,-) 
  in1/q_reg[2]/Q          -       CK->Q R     DFFRHQX4LVT      3 10.1    18    45      45    (-,-) 
  fopt782/Y               -       A->Y  F     CLKINVX6LVT      2  6.0     8     8      53    (-,-) 
  fopt781/Y               -       A->Y  R     INVX3LVT         2  5.2    11     9      62    (-,-) 
  sub_103_37_g2__8428/Y   -       B->Y  F     NAND2BX4LVT      2  4.8    15    12      73    (-,-) 
  sub_103_37_g196__2802/Y -       A1->Y R     OAI21X4LVT       1  3.9    18    14      87    (-,-) 
  sub_103_37_g189__6260/Y -       B0->Y F     AOI21X4LVT       2  5.7    21     9      96    (-,-) 
  sub_103_37_g188/Y       -       A->Y  R     CLKINVX6LVT      3  6.5    10     8     104    (-,-) 
  sub_103_37_g182__1666/Y -       A1->Y F     AOI21X2LVT       1  2.2    16    14     118    (-,-) 
  sub_103_37_g180__2883/Y -       B->Y  R     XNOR2X2LVT       1  3.8    14    31     149    (-,-) 
  g731__7482/Y            -       B->Y  F     NAND2BX4LVT      1  3.7    13    11     160    (-,-) 
  g687__5107/Y            -       D->Y  R     NAND4X4LVT       1  2.1    18     8     167    (-,-) 
  out/q_reg[6]/D          <<<     -     R     DFFRHQX1LVT      1    -     -     0     167    (-,-) 
#--------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:02:01 pm
  Module:                 alu_WIDTH16
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-52 ps) Setup Check with Pin out/q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) in2/q_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     143                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=     -52                  

#--------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  in2/q_reg[1]/CK         -       -     R     (arrival)       56    -     0     0       0    (-,-) 
  in2/q_reg[1]/Q          -       CK->Q R     DFFRHQX4LVT      4 13.0    22    47      47    (-,-) 
  fopt1243/Y              -       A->Y  F     INVX3LVT         2  5.0    12    10      57    (-,-) 
  sub_103_37_g541__6161/Y -       B->Y  R     NAND2X4LVT       2  5.0    13     9      65    (-,-) 
  sub_103_37_g472__2883/Y -       B0->Y F     OAI21X4LVT       2  6.9    22    17      82    (-,-) 
  sub_103_37_g462__7098/Y -       A->Y  R     NAND2X8LVT       1  4.8    10     9      91    (-,-) 
  sub_103_37_g460__5122/Y -       B->Y  F     NAND2X6LVT       2  5.1    13    10     101    (-,-) 
  sub_103_37_g455__6783/Y -       A1->Y R     AOI21X4LVT       1  6.1    22    16     117    (-,-) 
  fopt1/Y                 -       A->Y  F     CLKINVX8LVT      8 15.8    14    11     128    (-,-) 
  sub_103_37_g444__1666/Y -       A1->Y R     AOI21X2LVT       1  2.3    19    14     142    (-,-) 
  sub_103_37_g434__6131/Y -       B->Y  F     XNOR2X2LVT       1  3.7    14    27     169    (-,-) 
  g1126__8428/Y           -       B->Y  R     NAND2BX4LVT      1  3.8    10     8     177    (-,-) 
  g1041__8428/Y           -       C->Y  F     NAND4X4LVT       1  2.0    27    18     195    (-,-) 
  out/q_reg[15]/D         <<<     -     F     DFFRHQX1LVT      1    -     -     0     195    (-,-) 
#--------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:02:20 pm
  Module:                 alu_WIDTH32
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-80 ps) Setup Check with Pin out/q_reg[30]/CK->D
          Group: clock
     Startpoint: (R) in1/q_reg[18]/CK
          Clock: (R) clock
       Endpoint: (R) out/q_reg[30]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     138                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=     -80                  

#---------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  in1/q_reg[18]/CK         -       -     R     (arrival)      104    -     0     0       0    (-,-) 
  in1/q_reg[18]/Q          -       CK->Q R     DFFRHQX4LVT      4  6.4    13    43      43    (-,-) 
  sub_103_37_g1378__2802/Y -       AN->Y R     NAND2BX4LVT      2  3.3     9    18      60    (-,-) 
  sub_103_37_g1364__2346/Y -       AN->Y R     NOR2BX2LVT       2  6.9    36    31      92    (-,-) 
  sub_103_37_g1181__5526/Y -       B->Y  F     NAND2X4LVT       2  4.3    17    14     106    (-,-) 
  sub_103_37_g1160__5115/Y -       B->Y  F     OR2X6LVT         8 11.5    15    26     132    (-,-) 
  sub_103_37_g1136__2346/Y -       B->Y  R     NOR2X1LVT        1  2.8    31    20     152    (-,-) 
  sub_103_37_g1064__5122/Y -       A0->Y F     AOI21X2LVT       1  2.2    19    16     169    (-,-) 
  sub_103_37_g1056__4319/Y -       B->Y  R     XNOR2X2LVT       1  3.8    14    31     200    (-,-) 
  g1921__6161/Y            -       B->Y  F     NAND2BX4LVT      1  3.7    13    11     210    (-,-) 
  g1761__5107/Y            -       D->Y  R     NAND4X4LVT       1  2.1    18     8     218    (-,-) 
  out/q_reg[30]/D          <<<     -     R     DFFRHQX1LVT      1    -     -     0     218    (-,-) 
#---------------------------------------------------------------------------------------------------

