<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Project 1 Module 6: mbed/TARGET_NUCLEO_F401RE/stm32f4xx_hal_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Project 1 Module 6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32f4xx__hal__rcc_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f4xx_hal_rcc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx__hal__def_8h_source.html">stm32f4xx_hal_def.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f4xx__hal__rcc__ex_8h_source.html">stm32f4xx_hal_rcc_ex.h</a>&quot;</code><br />
</div>
<p><a href="stm32f4xx__hal__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration structure definition.  <a href="struct_r_c_c___p_l_l_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition <br  />
  <a href="struct_r_c_c___osc_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC System, AHB and APB busses clock configuration structure definition <br  />
  <a href="struct_r_c_c___clk_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga539e07c3b3c55f1f1d47231341fb11e1" id="r_ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> - <a class="el" href="group___peripheral__registers__structures.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df8d81c05c07cb0c26bbf27ea7fe55c" id="r_ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x00)</td></tr>
<tr class="separator:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3085e491cbef815d223afbe5bf1930" id="r_ga3d3085e491cbef815d223afbe5bf1930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3d3085e491cbef815d223afbe5bf1930">HSION_BitNumber</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga3d3085e491cbef815d223afbe5bf1930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3290a833c0e35ec17d32c2d494e6133" id="r_gac3290a833c0e35ec17d32c2d494e6133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> * 32) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3d3085e491cbef815d223afbe5bf1930">HSION_BitNumber</a> * 4))</td></tr>
<tr class="separator:gac3290a833c0e35ec17d32c2d494e6133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga253fa44d87aabc55f0cd6628e77a51fd" id="r_ga253fa44d87aabc55f0cd6628e77a51fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga253fa44d87aabc55f0cd6628e77a51fd">CSSON_BitNumber</a>&#160;&#160;&#160;0x13</td></tr>
<tr class="separator:ga253fa44d87aabc55f0cd6628e77a51fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca914aed10477ae4090fea0a9639b1ea" id="r_gaca914aed10477ae4090fea0a9639b1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaca914aed10477ae4090fea0a9639b1ea">CR_CSSON_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> * 32) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga253fa44d87aabc55f0cd6628e77a51fd">CSSON_BitNumber</a> * 4))</td></tr>
<tr class="separator:gaca914aed10477ae4090fea0a9639b1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24d7f5f8e4b3b717fd91b54f393f6a3" id="r_gab24d7f5f8e4b3b717fd91b54f393f6a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gab24d7f5f8e4b3b717fd91b54f393f6a3">PLLON_BitNumber</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:gab24d7f5f8e4b3b717fd91b54f393f6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1fb2589cb8b5ac2f7121aba1135a5f" id="r_ga3f1fb2589cb8b5ac2f7121aba1135a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> * 32) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gab24d7f5f8e4b3b717fd91b54f393f6a3">PLLON_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga3f1fb2589cb8b5ac2f7121aba1135a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae59c3e4200523e3aa5b6e10aee8c46" id="r_gabae59c3e4200523e3aa5b6e10aee8c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gabae59c3e4200523e3aa5b6e10aee8c46">PLLI2SON_BitNumber</a>&#160;&#160;&#160;0x1A</td></tr>
<tr class="separator:gabae59c3e4200523e3aa5b6e10aee8c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0fb27aba4eb660f7590252596bdfc5" id="r_ga0c0fb27aba4eb660f7590252596bdfc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> * 32) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gabae59c3e4200523e3aa5b6e10aee8c46">PLLI2SON_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga0c0fb27aba4eb660f7590252596bdfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e90a88869585b970749de3c16ce4a" id="r_gafb1e90a88869585b970749de3c16ce4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x08)</td></tr>
<tr class="separator:gafb1e90a88869585b970749de3c16ce4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9561d436b438d8f513b754f1934c3e30" id="r_ga9561d436b438d8f513b754f1934c3e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9561d436b438d8f513b754f1934c3e30">I2SSRC_BitNumber</a>&#160;&#160;&#160;0x17</td></tr>
<tr class="separator:ga9561d436b438d8f513b754f1934c3e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9076f5ddbb262fd45584702f5d280c9e" id="r_ga9076f5ddbb262fd45584702f5d280c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a> * 32) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9561d436b438d8f513b754f1934c3e30">I2SSRC_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga9076f5ddbb262fd45584702f5d280c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf234fe5d9628a3f0769721e76f83c566" id="r_gaf234fe5d9628a3f0769721e76f83c566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x70)</td></tr>
<tr class="separator:gaf234fe5d9628a3f0769721e76f83c566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9302c551752124766afc4cee65436405" id="r_ga9302c551752124766afc4cee65436405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9302c551752124766afc4cee65436405">RTCEN_BitNumber</a>&#160;&#160;&#160;0x0F</td></tr>
<tr class="separator:ga9302c551752124766afc4cee65436405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70aaf70b0752ccb3a60307b2fb46038" id="r_gaf70aaf70b0752ccb3a60307b2fb46038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a> * 32) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9302c551752124766afc4cee65436405">RTCEN_BitNumber</a> * 4))</td></tr>
<tr class="separator:gaf70aaf70b0752ccb3a60307b2fb46038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6718158034388d8fde8caaa28ffe8b9" id="r_gae6718158034388d8fde8caaa28ffe8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gae6718158034388d8fde8caaa28ffe8b9">BDRST_BitNumber</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:gae6718158034388d8fde8caaa28ffe8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892fdf297b85b85cbaf0723649b31818" id="r_ga892fdf297b85b85cbaf0723649b31818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a> * 32) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#gae6718158034388d8fde8caaa28ffe8b9">BDRST_BitNumber</a> * 4))</td></tr>
<tr class="separator:ga892fdf297b85b85cbaf0723649b31818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63141585a221eed1fd009eb80e406619" id="r_ga63141585a221eed1fd009eb80e406619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x74)</td></tr>
<tr class="separator:ga63141585a221eed1fd009eb80e406619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9dbe50769ce2a63ae12520433b9b40" id="r_ga3f9dbe50769ce2a63ae12520433b9b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3f9dbe50769ce2a63ae12520433b9b40">LSION_BitNumber</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga3f9dbe50769ce2a63ae12520433b9b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa253e36e7e5fb02998c0e4d0388abc52" id="r_gaa253e36e7e5fb02998c0e4d0388abc52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a> * 32) + (<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3f9dbe50769ce2a63ae12520433b9b40">LSION_BitNumber</a> * 4))</td></tr>
<tr class="separator:gaa253e36e7e5fb02998c0e4d0388abc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0193aa09fc91ebd9a119c8d98e6184a9" id="r_ga0193aa09fc91ebd9a119c8d98e6184a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0193aa09fc91ebd9a119c8d98e6184a9">CR_BYTE2_ADDRESS</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x40023802)</td></tr>
<tr class="separator:ga0193aa09fc91ebd9a119c8d98e6184a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159aa247b8dc96a030bcb9b43ece4256" id="r_ga159aa247b8dc96a030bcb9b43ece4256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__registers__structures.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0C + 0x01))</td></tr>
<tr class="separator:ga159aa247b8dc96a030bcb9b43ece4256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab58c3f3f81bf1ab9a14cf3fececd8c4" id="r_gaab58c3f3f81bf1ab9a14cf3fececd8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__registers__structures.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0C + 0x02))</td></tr>
<tr class="separator:gaab58c3f3f81bf1ab9a14cf3fececd8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991be15dda03061a29712e8206a32510" id="r_ga991be15dda03061a29712e8206a32510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga991be15dda03061a29712e8206a32510">BDCR_BYTE0_ADDRESS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__registers__structures.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>)</td></tr>
<tr class="separator:ga991be15dda03061a29712e8206a32510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3508fa29d62b42d7d9117c419e076efc" id="r_ga3508fa29d62b42d7d9117c419e076efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3508fa29d62b42d7d9117c419e076efc">DBP_TIMEOUT_VALUE</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)100)</td></tr>
<tr class="separator:ga3508fa29d62b42d7d9117c419e076efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0965572baea57cdfd3616bef14d41053" id="r_ga0965572baea57cdfd3616bef14d41053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0965572baea57cdfd3616bef14d41053">LSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)500)</td></tr>
<tr class="separator:ga0965572baea57cdfd3616bef14d41053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a790362c5d7c4263f0f75a7367dd6b9" id="r_ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">RCC_OSCILLATORTYPE_NONE</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cacd402dec84e548c9e4ba86d4603f" id="r_ga28cacd402dec84e548c9e4ba86d4603f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000001)</td></tr>
<tr class="separator:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ff7cbe9b0c2c511b0d0555e2a32a23" id="r_gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000002)</td></tr>
<tr class="separator:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7036aec5659343c695d795e04d9152ba" id="r_ga7036aec5659343c695d795e04d9152ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000004)</td></tr>
<tr class="separator:ga7036aec5659343c695d795e04d9152ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7abb8ce0544cca0aa4550540194ce2" id="r_ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000008)</td></tr>
<tr class="separator:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3da0bb3923503cb8e84e5bd75912fbb8" id="r_ga3da0bb3923503cb8e84e5bd75912fbb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga3da0bb3923503cb8e84e5bd75912fbb8">IS_RCC_OSCILLATORTYPE</a>(OSCILLATOR)&#160;&#160;&#160;((OSCILLATOR) &lt;= 15)</td></tr>
<tr class="separator:ga3da0bb3923503cb8e84e5bd75912fbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1616626d23fbce440398578855df6f97" id="r_ga1616626d23fbce440398578855df6f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga1616626d23fbce440398578855df6f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4f70a44776c557af20496b04d9a9db" id="r_gabc4f70a44776c557af20496b04d9a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gabc4f70a44776c557af20496b04d9a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca515db2d5c4d5bdb9ee3d154df2704" id="r_ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>&#160;&#160;&#160;((uint8_t)0x05)</td></tr>
<tr class="separator:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287bbcafd73d07ec915c2f793301908a" id="r_ga287bbcafd73d07ec915c2f793301908a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga287bbcafd73d07ec915c2f793301908a">IS_RCC_HSE</a>(HSE)</td></tr>
<tr class="separator:ga287bbcafd73d07ec915c2f793301908a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6645c27708d0cad1a4ab61d2abb24c77" id="r_ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac981ea636c2f215e4473901e0912f55a" id="r_gac981ea636c2f215e4473901e0912f55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:gac981ea636c2f215e4473901e0912f55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad580157edbae878edbcc83c5a68e767" id="r_gaad580157edbae878edbcc83c5a68e767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>&#160;&#160;&#160;((uint8_t)0x05)</td></tr>
<tr class="separator:gaad580157edbae878edbcc83c5a68e767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d2678bf8f46e932e7cba75619a4d2c" id="r_ga95d2678bf8f46e932e7cba75619a4d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#ga95d2678bf8f46e932e7cba75619a4d2c">IS_RCC_LSE</a>(LSE)</td></tr>
<tr class="separator:ga95d2678bf8f46e932e7cba75619a4d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b34d37d3b51afec0758b3ddc7a7e665" id="r_ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf09ef9e46d5da25cced7b3122f92f5" id="r_ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2bad5b4ad9ba8fb224ddbd949c27d6" id="r_ga9d2bad5b4ad9ba8fb224ddbd949c27d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga9d2bad5b4ad9ba8fb224ddbd949c27d6">IS_RCC_HSI</a>(HSI)&#160;&#160;&#160;(((HSI) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>) || ((HSI) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>))</td></tr>
<tr class="separator:ga9d2bad5b4ad9ba8fb224ddbd949c27d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1710927d79a2032f87f039c4a27356a" id="r_gaa1710927d79a2032f87f039c4a27356a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:gaa1710927d79a2032f87f039c4a27356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b364ac3500e60b6bff695ee518c87d6" id="r_ga6b364ac3500e60b6bff695ee518c87d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7381dd9821c69346ce64453863b786" id="r_gaaa7381dd9821c69346ce64453863b786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#gaaa7381dd9821c69346ce64453863b786">IS_RCC_LSI</a>(LSI)&#160;&#160;&#160;(((LSI) == <a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>) || ((LSI) == <a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>))</td></tr>
<tr class="separator:gaaa7381dd9821c69346ce64453863b786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47a612f8e15c32917ee2181362d88f3" id="r_gae47a612f8e15c32917ee2181362d88f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:gae47a612f8e15c32917ee2181362d88f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8d5c8bcb101c6ca1a574729acfa903" id="r_ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86dbee130304ba5760818f56d34ec91" id="r_gaf86dbee130304ba5760818f56d34ec91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gaf86dbee130304ba5760818f56d34ec91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373b85039eb8036373fe80948c153ee0" id="r_ga373b85039eb8036373fe80948c153ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#ga373b85039eb8036373fe80948c153ee0">IS_RCC_PLL</a>(PLL)&#160;&#160;&#160;(((PLL) == <a class="el" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>) ||((PLL) == <a class="el" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>) || ((PLL) == <a class="el" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>))</td></tr>
<tr class="separator:ga373b85039eb8036373fe80948c153ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16248cbd581f020b8a8d1cf0d9f0864d" id="r_ga16248cbd581f020b8a8d1cf0d9f0864d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga16248cbd581f020b8a8d1cf0d9f0864d">RCC_PLLP_DIV2</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000002)</td></tr>
<tr class="separator:ga16248cbd581f020b8a8d1cf0d9f0864d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b2c03c1f205addc5f52a1e740f801a" id="r_ga91b2c03c1f205addc5f52a1e740f801a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga91b2c03c1f205addc5f52a1e740f801a">RCC_PLLP_DIV4</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000004)</td></tr>
<tr class="separator:ga91b2c03c1f205addc5f52a1e740f801a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad6be8ec0a6efaa1c81fbd29017a1fa" id="r_ga5ad6be8ec0a6efaa1c81fbd29017a1fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#ga5ad6be8ec0a6efaa1c81fbd29017a1fa">RCC_PLLP_DIV6</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000006)</td></tr>
<tr class="separator:ga5ad6be8ec0a6efaa1c81fbd29017a1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7662734bfff248c5dad97ea5f6736e" id="r_gaab7662734bfff248c5dad97ea5f6736e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_p___clock___divider.html#gaab7662734bfff248c5dad97ea5f6736e">RCC_PLLP_DIV8</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000008)</td></tr>
<tr class="separator:gaab7662734bfff248c5dad97ea5f6736e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e07703f1ccb3d60f8a47a2dc631c218" id="r_ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</a></td></tr>
<tr class="separator:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197cea7fe5c2db26fe7fcdb0f99dd4d7" id="r_ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a></td></tr>
<tr class="separator:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1aef66aae2c0374be3c7c62d389282f" id="r_gae1aef66aae2c0374be3c7c62d389282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#gae1aef66aae2c0374be3c7c62d389282f">IS_RCC_PLLSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:gae1aef66aae2c0374be3c7c62d389282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db327c085e20aeb673a9784f8508597" id="r_ga8db327c085e20aeb673a9784f8508597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga8db327c085e20aeb673a9784f8508597">IS_RCC_PLLM_VALUE</a>(VALUE)&#160;&#160;&#160;((VALUE) &lt;= 63)</td></tr>
<tr class="separator:ga8db327c085e20aeb673a9784f8508597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12835741fbedd278ad1e91abebe00837" id="r_ga12835741fbedd278ad1e91abebe00837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga12835741fbedd278ad1e91abebe00837">IS_RCC_PLLN_VALUE</a>(VALUE)&#160;&#160;&#160;((192 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</td></tr>
<tr class="separator:ga12835741fbedd278ad1e91abebe00837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad808f83505f4e802e5bafab7831f0235" id="r_gad808f83505f4e802e5bafab7831f0235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#gad808f83505f4e802e5bafab7831f0235">IS_RCC_PLLP_VALUE</a>(VALUE)&#160;&#160;&#160;(((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))</td></tr>
<tr class="separator:gad808f83505f4e802e5bafab7831f0235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66dbe75bf8ab2b64b200e796281a851" id="r_gad66dbe75bf8ab2b64b200e796281a851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#gad66dbe75bf8ab2b64b200e796281a851">IS_RCC_PLLQ_VALUE</a>(VALUE)&#160;&#160;&#160;((4 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</td></tr>
<tr class="separator:gad66dbe75bf8ab2b64b200e796281a851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac30fb7f6fe9f22a7d6c5585909db5c3c" id="r_gac30fb7f6fe9f22a7d6c5585909db5c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#gac30fb7f6fe9f22a7d6c5585909db5c3c">IS_RCC_PLLI2SN_VALUE</a>(VALUE)&#160;&#160;&#160;((192 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</td></tr>
<tr class="separator:gac30fb7f6fe9f22a7d6c5585909db5c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2fece4b24f6219b423e1b092b7705c8" id="r_gaa2fece4b24f6219b423e1b092b7705c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#gaa2fece4b24f6219b423e1b092b7705c8">IS_RCC_PLLI2SR_VALUE</a>(VALUE)&#160;&#160;&#160;((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</td></tr>
<tr class="separator:gaa2fece4b24f6219b423e1b092b7705c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e721f5bf3fe925f78dae0356165332e" id="r_ga7e721f5bf3fe925f78dae0356165332e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000001)</td></tr>
<tr class="separator:ga7e721f5bf3fe925f78dae0356165332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5330efbd790632856a2b15851517ef9" id="r_gaa5330efbd790632856a2b15851517ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000002)</td></tr>
<tr class="separator:gaa5330efbd790632856a2b15851517ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00c7b70f0770a616be4b5df45a454c4" id="r_gab00c7b70f0770a616be4b5df45a454c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000004)</td></tr>
<tr class="separator:gab00c7b70f0770a616be4b5df45a454c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7e78706e597a6551d71f5f9ad60cc0" id="r_gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000008)</td></tr>
<tr class="separator:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf7abbab300ed340b88d5f665910707" id="r_gaedf7abbab300ed340b88d5f665910707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaedf7abbab300ed340b88d5f665910707">IS_RCC_CLOCKTYPE</a>(CLK)&#160;&#160;&#160;((1 &lt;= (CLK)) &amp;&amp; ((CLK) &lt;= 15))</td></tr>
<tr class="separator:gaedf7abbab300ed340b88d5f665910707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeeb699502e7d7a9f1b5d57fcf1f5095" id="r_gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a></td></tr>
<tr class="separator:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9116d0627e1e7f33c48e1357b9a35a1c" id="r_ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></td></tr>
<tr class="separator:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5caf08ac71d7dd7e7b2e3e421606aca7" id="r_ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></td></tr>
<tr class="separator:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0797bfc445903525324cbd06a6cebbd2" id="r_ga0797bfc445903525324cbd06a6cebbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga0797bfc445903525324cbd06a6cebbd2">IS_RCC_SYSCLKSOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga0797bfc445903525324cbd06a6cebbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f5bf675015ea677868132b6b83494" id="r_ga226f5bf675015ea677868132b6b83494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga226f5bf675015ea677868132b6b83494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c0610458a92e3cb32ec81014625c3" id="r_gac37c0610458a92e3cb32ec81014625c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a></td></tr>
<tr class="separator:gac37c0610458a92e3cb32ec81014625c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd3652d6853563cdf388a4386b9d22f" id="r_ga6fd3652d6853563cdf388a4386b9d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a></td></tr>
<tr class="separator:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7def31373854ba9c72bb76b1d13e3aad" id="r_ga7def31373854ba9c72bb76b1d13e3aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a></td></tr>
<tr class="separator:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895462b261e03eade3d0139cc1327a51" id="r_ga895462b261e03eade3d0139cc1327a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a></td></tr>
<tr class="separator:ga895462b261e03eade3d0139cc1327a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73814b5a7ee000687ec8334637ca5b14" id="r_ga73814b5a7ee000687ec8334637ca5b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a></td></tr>
<tr class="separator:ga73814b5a7ee000687ec8334637ca5b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43eddf4d4160df30548a714dce102ad8" id="r_ga43eddf4d4160df30548a714dce102ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a></td></tr>
<tr class="separator:ga43eddf4d4160df30548a714dce102ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94956d6e9c3a78230bf660b838f987e2" id="r_ga94956d6e9c3a78230bf660b838f987e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a></td></tr>
<tr class="separator:ga94956d6e9c3a78230bf660b838f987e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe18a9d55c0858bbfe3db657fb64c76d" id="r_gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a></td></tr>
<tr class="separator:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9f1c193a2f41bcb3c2f7fa8459b5b3" id="r_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3">IS_RCC_HCLK</a>(HCLK)</td></tr>
<tr class="separator:ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3fcdef0e5d77bb61a52420fe1e9fbc" id="r_ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></td></tr>
<tr class="separator:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2ebcf280d85e8449a5fb7b994b5169" id="r_ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a></td></tr>
<tr class="separator:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b5f4fd936e22a3f4df5ed756f6e083" id="r_ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td></tr>
<tr class="separator:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18bc60e2c639cb59244bedb54f7bb3" id="r_gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a></td></tr>
<tr class="separator:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ac27d48360121bc2dc68b99dc8845d" id="r_ga27ac27d48360121bc2dc68b99dc8845d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a></td></tr>
<tr class="separator:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70f1257ea47c1da4def8e351af4d9f2" id="r_gab70f1257ea47c1da4def8e351af4d9f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gab70f1257ea47c1da4def8e351af4d9f2">IS_RCC_PCLK</a>(PCLK)</td></tr>
<tr class="separator:gab70f1257ea47c1da4def8e351af4d9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca8d63f250a20bd6bc005670d0c150" id="r_ga5dca8d63f250a20bd6bc005670d0c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000100)</td></tr>
<tr class="separator:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47a1afb8b5eef9f20f4772961d0a5f4" id="r_gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000200)</td></tr>
<tr class="separator:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ee63256acb5637e994abf629edaf3b" id="r_gac1ee63256acb5637e994abf629edaf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gac1ee63256acb5637e994abf629edaf3b">RCC_RTCCLKSOURCE_HSE_DIV2</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00020300)</td></tr>
<tr class="separator:gac1ee63256acb5637e994abf629edaf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242119dd2fc5e6ec6d7c2aa239dbcb9f" id="r_ga242119dd2fc5e6ec6d7c2aa239dbcb9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga242119dd2fc5e6ec6d7c2aa239dbcb9f">RCC_RTCCLKSOURCE_HSE_DIV3</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00030300)</td></tr>
<tr class="separator:ga242119dd2fc5e6ec6d7c2aa239dbcb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f45ba0fe6a8f125137d3cee8b49f7cc" id="r_ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga0f45ba0fe6a8f125137d3cee8b49f7cc">RCC_RTCCLKSOURCE_HSE_DIV4</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00040300)</td></tr>
<tr class="separator:ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229473454f04d994e1ed1751d6b19e48" id="r_ga229473454f04d994e1ed1751d6b19e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga229473454f04d994e1ed1751d6b19e48">RCC_RTCCLKSOURCE_HSE_DIV5</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00050300)</td></tr>
<tr class="separator:ga229473454f04d994e1ed1751d6b19e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae541538e57fdf779b8f16202416c799a" id="r_gae541538e57fdf779b8f16202416c799a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gae541538e57fdf779b8f16202416c799a">RCC_RTCCLKSOURCE_HSE_DIV6</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00060300)</td></tr>
<tr class="separator:gae541538e57fdf779b8f16202416c799a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352febcf0ae6b14407f0e6aae66ffe11" id="r_ga352febcf0ae6b14407f0e6aae66ffe11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga352febcf0ae6b14407f0e6aae66ffe11">RCC_RTCCLKSOURCE_HSE_DIV7</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00070300)</td></tr>
<tr class="separator:ga352febcf0ae6b14407f0e6aae66ffe11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f0209bbf068b427617f380e8e42490" id="r_gaf4f0209bbf068b427617f380e8e42490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gaf4f0209bbf068b427617f380e8e42490">RCC_RTCCLKSOURCE_HSE_DIV8</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00080300)</td></tr>
<tr class="separator:gaf4f0209bbf068b427617f380e8e42490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabded7bf1f0108152a9c2301fdbe251" id="r_gafabded7bf1f0108152a9c2301fdbe251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gafabded7bf1f0108152a9c2301fdbe251">RCC_RTCCLKSOURCE_HSE_DIV9</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00090300)</td></tr>
<tr class="separator:gafabded7bf1f0108152a9c2301fdbe251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53e5fbbd7510563393fde77cfdde411" id="r_gab53e5fbbd7510563393fde77cfdde411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab53e5fbbd7510563393fde77cfdde411">RCC_RTCCLKSOURCE_HSE_DIV10</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x000A0300)</td></tr>
<tr class="separator:gab53e5fbbd7510563393fde77cfdde411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ca4ffa1a26f99e377c56183ea68ec1" id="r_gae0ca4ffa1a26f99e377c56183ea68ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gae0ca4ffa1a26f99e377c56183ea68ec1">RCC_RTCCLKSOURCE_HSE_DIV11</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x000B0300)</td></tr>
<tr class="separator:gae0ca4ffa1a26f99e377c56183ea68ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06837111cb6294d55f681347514a233d" id="r_ga06837111cb6294d55f681347514a233d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga06837111cb6294d55f681347514a233d">RCC_RTCCLKSOURCE_HSE_DIV12</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x000C0300)</td></tr>
<tr class="separator:ga06837111cb6294d55f681347514a233d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c447a815f2e116f88b604eeaa7aab0b" id="r_ga2c447a815f2e116f88b604eeaa7aab0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga2c447a815f2e116f88b604eeaa7aab0b">RCC_RTCCLKSOURCE_HSE_DIV13</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x000D0300)</td></tr>
<tr class="separator:ga2c447a815f2e116f88b604eeaa7aab0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dceac607cd03d87002cdb78b3234941" id="r_ga5dceac607cd03d87002cdb78b3234941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dceac607cd03d87002cdb78b3234941">RCC_RTCCLKSOURCE_HSE_DIV14</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x000E0300)</td></tr>
<tr class="separator:ga5dceac607cd03d87002cdb78b3234941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9594f8553a259c18fb354e903c01b041" id="r_ga9594f8553a259c18fb354e903c01b041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga9594f8553a259c18fb354e903c01b041">RCC_RTCCLKSOURCE_HSE_DIV15</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x000F0300)</td></tr>
<tr class="separator:ga9594f8553a259c18fb354e903c01b041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e1ffd844b9e9192c5d7dbeed20765f" id="r_ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga48e1ffd844b9e9192c5d7dbeed20765f">RCC_RTCCLKSOURCE_HSE_DIV16</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00100300)</td></tr>
<tr class="separator:ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62707003a86f4c4747ae89af2e561e0c" id="r_ga62707003a86f4c4747ae89af2e561e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga62707003a86f4c4747ae89af2e561e0c">RCC_RTCCLKSOURCE_HSE_DIV17</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00110300)</td></tr>
<tr class="separator:ga62707003a86f4c4747ae89af2e561e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264428cbc7bc54bfcd794a4027ac1f5e" id="r_ga264428cbc7bc54bfcd794a4027ac1f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga264428cbc7bc54bfcd794a4027ac1f5e">RCC_RTCCLKSOURCE_HSE_DIV18</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00120300)</td></tr>
<tr class="separator:ga264428cbc7bc54bfcd794a4027ac1f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d8f6e3e5887bb5c853944fd35b677a" id="r_gaf2d8f6e3e5887bb5c853944fd35b677a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gaf2d8f6e3e5887bb5c853944fd35b677a">RCC_RTCCLKSOURCE_HSE_DIV19</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00130300)</td></tr>
<tr class="separator:gaf2d8f6e3e5887bb5c853944fd35b677a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72789d4d0c5de2a7e771d538567b92e" id="r_gab72789d4d0c5de2a7e771d538567b92e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab72789d4d0c5de2a7e771d538567b92e">RCC_RTCCLKSOURCE_HSE_DIV20</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00140300)</td></tr>
<tr class="separator:gab72789d4d0c5de2a7e771d538567b92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a0ee7e610273af753eca611e959dfc" id="r_ga70a0ee7e610273af753eca611e959dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga70a0ee7e610273af753eca611e959dfc">RCC_RTCCLKSOURCE_HSE_DIV21</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00150300)</td></tr>
<tr class="separator:ga70a0ee7e610273af753eca611e959dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02eac6a5a2eec79514d1637c747d69aa" id="r_ga02eac6a5a2eec79514d1637c747d69aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga02eac6a5a2eec79514d1637c747d69aa">RCC_RTCCLKSOURCE_HSE_DIV22</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00160300)</td></tr>
<tr class="separator:ga02eac6a5a2eec79514d1637c747d69aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac707188b45213d39ad11e2440f77e235" id="r_gac707188b45213d39ad11e2440f77e235"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gac707188b45213d39ad11e2440f77e235">RCC_RTCCLKSOURCE_HSE_DIV23</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00170300)</td></tr>
<tr class="separator:gac707188b45213d39ad11e2440f77e235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9c05156ca310200f3716af4209594a" id="r_gabc9c05156ca310200f3716af4209594a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gabc9c05156ca310200f3716af4209594a">RCC_RTCCLKSOURCE_HSE_DIV24</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00180300)</td></tr>
<tr class="separator:gabc9c05156ca310200f3716af4209594a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef79b940c2bcfee57380e23c4e893767" id="r_gaef79b940c2bcfee57380e23c4e893767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gaef79b940c2bcfee57380e23c4e893767">RCC_RTCCLKSOURCE_HSE_DIV25</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00190300)</td></tr>
<tr class="separator:gaef79b940c2bcfee57380e23c4e893767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d9b9568edda64d88361e76a3a50ed0" id="r_gaa3d9b9568edda64d88361e76a3a50ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gaa3d9b9568edda64d88361e76a3a50ed0">RCC_RTCCLKSOURCE_HSE_DIV26</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x001A0300)</td></tr>
<tr class="separator:gaa3d9b9568edda64d88361e76a3a50ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65afd29f069e2e9b607212876d7860e5" id="r_ga65afd29f069e2e9b607212876d7860e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga65afd29f069e2e9b607212876d7860e5">RCC_RTCCLKSOURCE_HSE_DIV27</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x001B0300)</td></tr>
<tr class="separator:ga65afd29f069e2e9b607212876d7860e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e7a9291c903b820991c3a3e80c9ae1" id="r_ga28e7a9291c903b820991c3a3e80c9ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga28e7a9291c903b820991c3a3e80c9ae1">RCC_RTCCLKSOURCE_HSE_DIV28</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x001C0300)</td></tr>
<tr class="separator:ga28e7a9291c903b820991c3a3e80c9ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22536498ea83e12ecd83f04d5e98858" id="r_gac22536498ea83e12ecd83f04d5e98858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gac22536498ea83e12ecd83f04d5e98858">RCC_RTCCLKSOURCE_HSE_DIV29</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x001D0300)</td></tr>
<tr class="separator:gac22536498ea83e12ecd83f04d5e98858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5849760bab0f4057bd254cd022dc1a7a" id="r_ga5849760bab0f4057bd254cd022dc1a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5849760bab0f4057bd254cd022dc1a7a">RCC_RTCCLKSOURCE_HSE_DIV30</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x001E0300)</td></tr>
<tr class="separator:ga5849760bab0f4057bd254cd022dc1a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074ac97804136221e39f50eb4cf13e3a" id="r_ga074ac97804136221e39f50eb4cf13e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga074ac97804136221e39f50eb4cf13e3a">RCC_RTCCLKSOURCE_HSE_DIV31</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x001F0300)</td></tr>
<tr class="separator:ga074ac97804136221e39f50eb4cf13e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d2d5726213f7452c87251cfddc9d6a" id="r_ga77d2d5726213f7452c87251cfddc9d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i2_s___clock___source.html#ga77d2d5726213f7452c87251cfddc9d6a">RCC_I2SCLKSOURCE_PLLI2S</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:ga77d2d5726213f7452c87251cfddc9d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36ed164172cd329651775784798a3ba" id="r_gaf36ed164172cd329651775784798a3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i2_s___clock___source.html#gaf36ed164172cd329651775784798a3ba">RCC_I2SCLKSOURCE_EXT</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000001)</td></tr>
<tr class="separator:gaf36ed164172cd329651775784798a3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152dd1ae9455e528526c4e23a817937b" id="r_ga152dd1ae9455e528526c4e23a817937b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:ga152dd1ae9455e528526c4e23a817937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248f59fc2868f83bea4f2d182edcdf4c" id="r_ga248f59fc2868f83bea4f2d182edcdf4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#ga248f59fc2868f83bea4f2d182edcdf4c">RCC_MCO2</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000001)</td></tr>
<tr class="separator:ga248f59fc2868f83bea4f2d182edcdf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2d2f9b0c3e2f4fbe2131d779080964" id="r_gaac2d2f9b0c3e2f4fbe2131d779080964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#gaac2d2f9b0c3e2f4fbe2131d779080964">IS_RCC_MCO</a>(MCOx)&#160;&#160;&#160;(((MCOx) == <a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>) || ((MCOx) == <a class="el" href="group___r_c_c___m_c_o___index.html#ga248f59fc2868f83bea4f2d182edcdf4c">RCC_MCO2</a>))</td></tr>
<tr class="separator:gaac2d2f9b0c3e2f4fbe2131d779080964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99c388c455852143220397db3730635" id="r_gad99c388c455852143220397db3730635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gad99c388c455852143220397db3730635">RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:gad99c388c455852143220397db3730635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01b6cb196df3a4ad690f8bcaa4d0621" id="r_gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">RCC_MCO1SOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a">RCC_CFGR_MCO1_0</a></td></tr>
<tr class="separator:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5582d2ab152eb440a6cc3ae4833b043f" id="r_ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a">RCC_CFGR_MCO1_1</a></td></tr>
<tr class="separator:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d888f2238eaa4e4b8d02b3900ea18b" id="r_ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">RCC_MCO1SOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</a></td></tr>
<tr class="separator:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073031d9c90c555f7874912b7e4905f6" id="r_ga073031d9c90c555f7874912b7e4905f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga073031d9c90c555f7874912b7e4905f6">IS_RCC_MCO1SOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga073031d9c90c555f7874912b7e4905f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54de4030872bb1307c7d7c8a3bd33131" id="r_ga54de4030872bb1307c7d7c8a3bd33131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o2___clock___source.html#ga54de4030872bb1307c7d7c8a3bd33131">RCC_MCO2SOURCE_SYSCLK</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:ga54de4030872bb1307c7d7c8a3bd33131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b34da36ca51681c7d5fb62d8f9b04b" id="r_ga02b34da36ca51681c7d5fb62d8f9b04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o2___clock___source.html#ga02b34da36ca51681c7d5fb62d8f9b04b">RCC_MCO2SOURCE_PLLI2SCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</a></td></tr>
<tr class="separator:ga02b34da36ca51681c7d5fb62d8f9b04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7c384e5e76c52d76b589297a8a6934" id="r_gade7c384e5e76c52d76b589297a8a6934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o2___clock___source.html#gade7c384e5e76c52d76b589297a8a6934">RCC_MCO2SOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a">RCC_CFGR_MCO2_1</a></td></tr>
<tr class="separator:gade7c384e5e76c52d76b589297a8a6934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706e33338111d8ef82b00a54eba0215c" id="r_ga706e33338111d8ef82b00a54eba0215c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o2___clock___source.html#ga706e33338111d8ef82b00a54eba0215c">RCC_MCO2SOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</a></td></tr>
<tr class="separator:ga706e33338111d8ef82b00a54eba0215c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f" id="r_ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o2___clock___source.html#ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f">IS_RCC_MCO2SOURCE</a>(SOURCE)</td></tr>
<tr class="separator:ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438d8c3bead4e1ec5dd5757cb0313d53" id="r_ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">RCC_MCODIV_1</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)0x00000000)</td></tr>
<tr class="separator:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6198330847077f4da351915518140bfc" id="r_ga6198330847077f4da351915518140bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga6198330847077f4da351915518140bfc">RCC_MCODIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a></td></tr>
<tr class="separator:ga6198330847077f4da351915518140bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9dac03733c3c5bd8877ef43bff3d5f4" id="r_gab9dac03733c3c5bd8877ef43bff3d5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#gab9dac03733c3c5bd8877ef43bff3d5f4">RCC_MCODIV_3</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)<a class="el" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a>)</td></tr>
<tr class="separator:gab9dac03733c3c5bd8877ef43bff3d5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8" id="r_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">RCC_MCODIV_4</a>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</a>)</td></tr>
<tr class="separator:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67292dd05ceb8189ec439d4ac4d58b88" id="r_ga67292dd05ceb8189ec439d4ac4d58b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga67292dd05ceb8189ec439d4ac4d58b88">RCC_MCODIV_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a></td></tr>
<tr class="separator:ga67292dd05ceb8189ec439d4ac4d58b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152403e1f22fd14bb9a5d86406fe593f" id="r_ga152403e1f22fd14bb9a5d86406fe593f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga152403e1f22fd14bb9a5d86406fe593f">IS_RCC_MCODIV</a>(DIV)</td></tr>
<tr class="separator:ga152403e1f22fd14bb9a5d86406fe593f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4ef277c1b71f96e0bef4b9a72fca94" id="r_ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</a>&#160;&#160;&#160;((uint8_t)0x01)</td></tr>
<tr class="separator:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e78a426850f595ef180d292a673d" id="r_gad6b6e78a426850f595ef180d292a673d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</a>&#160;&#160;&#160;((uint8_t)0x02)</td></tr>
<tr class="separator:gad6b6e78a426850f595ef180d292a673d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69637e51b71f73f519c8c0a0613d042f" id="r_ga69637e51b71f73f519c8c0a0613d042f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</a>&#160;&#160;&#160;((uint8_t)0x04)</td></tr>
<tr class="separator:ga69637e51b71f73f519c8c0a0613d042f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13eaede352bca59611e6cae68665866" id="r_gad13eaede352bca59611e6cae68665866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</a>&#160;&#160;&#160;((uint8_t)0x08)</td></tr>
<tr class="separator:gad13eaede352bca59611e6cae68665866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d48e7811fb58f2649dce6cf0d823d9" id="r_ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</a>&#160;&#160;&#160;((uint8_t)0x10)</td></tr>
<tr class="separator:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6468ff3bad854272cf1120ffbf69b7ac" id="r_ga6468ff3bad854272cf1120ffbf69b7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga6468ff3bad854272cf1120ffbf69b7ac">RCC_IT_PLLI2SRDY</a>&#160;&#160;&#160;((uint8_t)0x20)</td></tr>
<tr class="separator:ga6468ff3bad854272cf1120ffbf69b7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb34a4912d2084dc1c0834eb53aa7a3" id="r_ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr class="separator:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d986723e7ce652fa733bb8184d216" id="r_ga827d986723e7ce652fa733bb8184d216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>&#160;&#160;&#160;((uint8_t)0x21)</td></tr>
<tr class="separator:ga827d986723e7ce652fa733bb8184d216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173edf47bec93cf269a0e8d0fec9997c" id="r_ga173edf47bec93cf269a0e8d0fec9997c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>&#160;&#160;&#160;((uint8_t)0x31)</td></tr>
<tr class="separator:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82d8afb18d9df75db1d6c08b9c50046" id="r_gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>&#160;&#160;&#160;((uint8_t)0x39)</td></tr>
<tr class="separator:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31e67a9f19cf673acf196d19f443f3d5" id="r_ga31e67a9f19cf673acf196d19f443f3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga31e67a9f19cf673acf196d19f443f3d5">RCC_FLAG_PLLI2SRDY</a>&#160;&#160;&#160;((uint8_t)0x3B)</td></tr>
<tr class="separator:ga31e67a9f19cf673acf196d19f443f3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fb963db446c16e46a18908f7fe1927" id="r_gac9fb963db446c16e46a18908f7fe1927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>&#160;&#160;&#160;((uint8_t)0x41)</td></tr>
<tr class="separator:gac9fb963db446c16e46a18908f7fe1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5e4992314d347597621bfe7ab10d72" id="r_ga8c5e4992314d347597621bfe7ab10d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>&#160;&#160;&#160;((uint8_t)0x61)</td></tr>
<tr class="separator:ga8c5e4992314d347597621bfe7ab10d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d5211abcdf0e397442ca534ca04bb4" id="r_ga23d5211abcdf0e397442ca534ca04bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga23d5211abcdf0e397442ca534ca04bb4">RCC_FLAG_BORRST</a>&#160;&#160;&#160;((uint8_t)0x79)</td></tr>
<tr class="separator:ga23d5211abcdf0e397442ca534ca04bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc3ab5d4a8a94ec1c9f38794ce37ad6" id="r_gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</a>&#160;&#160;&#160;((uint8_t)0x7A)</td></tr>
<tr class="separator:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ad309070f416720207eece5da7dc2c" id="r_ga39ad309070f416720207eece5da7dc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">RCC_FLAG_PORRST</a>&#160;&#160;&#160;((uint8_t)0x7B)</td></tr>
<tr class="separator:ga39ad309070f416720207eece5da7dc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7852615e9b19f0b2dbc8d08c7594b52" id="r_gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</a>&#160;&#160;&#160;((uint8_t)0x7C)</td></tr>
<tr class="separator:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac46bac8a97cf16635ff7ffc1e6c657f" id="r_gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</a>&#160;&#160;&#160;((uint8_t)0x7D)</td></tr>
<tr class="separator:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80b60b2d497ccd7b7de1075009999a7" id="r_gaa80b60b2d497ccd7b7de1075009999a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</a>&#160;&#160;&#160;((uint8_t)0x7E)</td></tr>
<tr class="separator:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67049531354aed7546971163d02c9920" id="r_ga67049531354aed7546971163d02c9920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</a>&#160;&#160;&#160;((uint8_t)0x7F)</td></tr>
<tr class="separator:ga67049531354aed7546971163d02c9920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda50a08dc048f7c272bf04ec9c2c2b7" id="r_gafda50a08dc048f7c272bf04ec9c2c2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gafda50a08dc048f7c272bf04ec9c2c2b7">IS_RCC_CALIBRATION_VALUE</a>(VALUE)&#160;&#160;&#160;((VALUE) &lt;= 0x1F)</td></tr>
<tr class="separator:gafda50a08dc048f7c272bf04ec9c2c2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2040fdf331db98e0fd887b244b7ff172" id="r_ga2040fdf331db98e0fd887b244b7ff172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2040fdf331db98e0fd887b244b7ff172">__GPIOA_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>))</td></tr>
<tr class="memdesc:ga2040fdf331db98e0fd887b244b7ff172"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB1 peripheral clock.  <br /></td></tr>
<tr class="separator:ga2040fdf331db98e0fd887b244b7ff172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc636ff03a42ab4be78b6029ae80271d" id="r_gacc636ff03a42ab4be78b6029ae80271d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gacc636ff03a42ab4be78b6029ae80271d">__GPIOB_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>))</td></tr>
<tr class="separator:gacc636ff03a42ab4be78b6029ae80271d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fba7fc35bc89927c666427b251988d" id="r_gad3fba7fc35bc89927c666427b251988d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad3fba7fc35bc89927c666427b251988d">__GPIOC_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>))</td></tr>
<tr class="separator:gad3fba7fc35bc89927c666427b251988d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fc5a09e6132a7dd82150d3c518d371" id="r_ga23fc5a09e6132a7dd82150d3c518d371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga23fc5a09e6132a7dd82150d3c518d371">__GPIOD_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>))</td></tr>
<tr class="separator:ga23fc5a09e6132a7dd82150d3c518d371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga021e9d913be2978b10bd6087ae71db93" id="r_ga021e9d913be2978b10bd6087ae71db93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga021e9d913be2978b10bd6087ae71db93">__GPIOE_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>))</td></tr>
<tr class="separator:ga021e9d913be2978b10bd6087ae71db93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6266ff53538648d34198b0513f6dc7" id="r_gabf6266ff53538648d34198b0513f6dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabf6266ff53538648d34198b0513f6dc7">__GPIOH_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>))</td></tr>
<tr class="separator:gabf6266ff53538648d34198b0513f6dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aca7089a6e0c473d599e784cb2c70fd" id="r_ga7aca7089a6e0c473d599e784cb2c70fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7aca7089a6e0c473d599e784cb2c70fd">__CRC_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</a>))</td></tr>
<tr class="separator:ga7aca7089a6e0c473d599e784cb2c70fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf587a0b5b0ba5d9ac65f33e8d02eb775" id="r_gaf587a0b5b0ba5d9ac65f33e8d02eb775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf587a0b5b0ba5d9ac65f33e8d02eb775">__BKPSRAM_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</a>))</td></tr>
<tr class="separator:gaf587a0b5b0ba5d9ac65f33e8d02eb775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a25ba1a773ba4bef255503ce98fddc" id="r_ga59a25ba1a773ba4bef255503ce98fddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga59a25ba1a773ba4bef255503ce98fddc">__CCMDATARAMEN_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</a>))</td></tr>
<tr class="separator:ga59a25ba1a773ba4bef255503ce98fddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c46f3ca0f41eccb579a8695965e2ed3" id="r_ga4c46f3ca0f41eccb579a8695965e2ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga4c46f3ca0f41eccb579a8695965e2ed3">__DMA1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>))</td></tr>
<tr class="separator:ga4c46f3ca0f41eccb579a8695965e2ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddae614e8937d27ae8a41e3f10854189" id="r_gaddae614e8937d27ae8a41e3f10854189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaddae614e8937d27ae8a41e3f10854189">__DMA2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>))</td></tr>
<tr class="separator:gaddae614e8937d27ae8a41e3f10854189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55611ad5b74fd66d559094b381d7e775" id="r_ga55611ad5b74fd66d559094b381d7e775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga55611ad5b74fd66d559094b381d7e775">__GPIOA_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>))</td></tr>
<tr class="separator:ga55611ad5b74fd66d559094b381d7e775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c708bc4e94a521cb6ea2f67d44e0aed" id="r_ga5c708bc4e94a521cb6ea2f67d44e0aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5c708bc4e94a521cb6ea2f67d44e0aed">__GPIOB_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>))</td></tr>
<tr class="separator:ga5c708bc4e94a521cb6ea2f67d44e0aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b0292ea15890abc49b49e32ce32e00" id="r_gaf1b0292ea15890abc49b49e32ce32e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf1b0292ea15890abc49b49e32ce32e00">__GPIOC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>))</td></tr>
<tr class="separator:gaf1b0292ea15890abc49b49e32ce32e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab36f7db61c220e2fc903575168703fc8" id="r_gab36f7db61c220e2fc903575168703fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab36f7db61c220e2fc903575168703fc8">__GPIOD_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>))</td></tr>
<tr class="separator:gab36f7db61c220e2fc903575168703fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901cc22049696eaf95c703dc8db1b49c" id="r_ga901cc22049696eaf95c703dc8db1b49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga901cc22049696eaf95c703dc8db1b49c">__GPIOE_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>))</td></tr>
<tr class="separator:ga901cc22049696eaf95c703dc8db1b49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c800e30edc73abbedd96880e4336d9c" id="r_ga7c800e30edc73abbedd96880e4336d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7c800e30edc73abbedd96880e4336d9c">__GPIOH_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>))</td></tr>
<tr class="separator:ga7c800e30edc73abbedd96880e4336d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9162a63a0ed92401200145efee605650" id="r_ga9162a63a0ed92401200145efee605650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9162a63a0ed92401200145efee605650">__CRC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</a>))</td></tr>
<tr class="separator:ga9162a63a0ed92401200145efee605650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec158561c8e184846d8df13297b7da5" id="r_ga3ec158561c8e184846d8df13297b7da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3ec158561c8e184846d8df13297b7da5">__BKPSRAM_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</a>))</td></tr>
<tr class="separator:ga3ec158561c8e184846d8df13297b7da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc8413fa0f7bc14c6b70fd7b3538507" id="r_ga2cc8413fa0f7bc14c6b70fd7b3538507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2cc8413fa0f7bc14c6b70fd7b3538507">__CCMDATARAMEN_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</a>))</td></tr>
<tr class="separator:ga2cc8413fa0f7bc14c6b70fd7b3538507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd35ed9c991f90a67e79392509688c32" id="r_gafd35ed9c991f90a67e79392509688c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gafd35ed9c991f90a67e79392509688c32">__DMA1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>))</td></tr>
<tr class="separator:gafd35ed9c991f90a67e79392509688c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a96a97e531cfa59beb60e5dfbee6cf5" id="r_ga6a96a97e531cfa59beb60e5dfbee6cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6a96a97e531cfa59beb60e5dfbee6cf5">__DMA2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>))</td></tr>
<tr class="separator:ga6a96a97e531cfa59beb60e5dfbee6cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917142dd1dd771e58ddf74254a745741" id="r_ga917142dd1dd771e58ddf74254a745741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga917142dd1dd771e58ddf74254a745741">__USB_OTG_FS_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:ga917142dd1dd771e58ddf74254a745741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB2 peripheral clock.  <br /></td></tr>
<tr class="separator:ga917142dd1dd771e58ddf74254a745741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3715cdb08c7e3d8a9cb7153294e11166" id="r_ga3715cdb08c7e3d8a9cb7153294e11166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3715cdb08c7e3d8a9cb7153294e11166">__USB_OTG_FS_CLK_DISABLE</a>()</td></tr>
<tr class="separator:ga3715cdb08c7e3d8a9cb7153294e11166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d8f80bbc17c04ea94b482ab7a918eb" id="r_ga31d8f80bbc17c04ea94b482ab7a918eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga31d8f80bbc17c04ea94b482ab7a918eb">__RNG_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR |= (RCC_AHB2ENR_RNGEN))</td></tr>
<tr class="separator:ga31d8f80bbc17c04ea94b482ab7a918eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacefaf7fd14f09692a0b06fb8fa413850" id="r_gacefaf7fd14f09692a0b06fb8fa413850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gacefaf7fd14f09692a0b06fb8fa413850">__RNG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</td></tr>
<tr class="separator:gacefaf7fd14f09692a0b06fb8fa413850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5db5981b04f2ef00b4d660adc7ed8f" id="r_ga8f5db5981b04f2ef00b4d660adc7ed8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga8f5db5981b04f2ef00b4d660adc7ed8f">__TIM2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>))</td></tr>
<tr class="memdesc:ga8f5db5981b04f2ef00b4d660adc7ed8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the Low Speed APB (APB1) peripheral clock.  <br /></td></tr>
<tr class="separator:ga8f5db5981b04f2ef00b4d660adc7ed8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89f11cded6e76fb011109fae7d051d1" id="r_gaf89f11cded6e76fb011109fae7d051d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf89f11cded6e76fb011109fae7d051d1">__TIM3_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))</td></tr>
<tr class="separator:gaf89f11cded6e76fb011109fae7d051d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5334ce85f4c2078b09479d855150501b" id="r_ga5334ce85f4c2078b09479d855150501b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5334ce85f4c2078b09479d855150501b">__TIM4_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>))</td></tr>
<tr class="separator:ga5334ce85f4c2078b09479d855150501b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2485d0197a56254fc9c80570784f5fe" id="r_gad2485d0197a56254fc9c80570784f5fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad2485d0197a56254fc9c80570784f5fe">__TIM5_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>))</td></tr>
<tr class="separator:gad2485d0197a56254fc9c80570784f5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd8d0b078f967225fcececf0d4a32a8" id="r_ga9cd8d0b078f967225fcececf0d4a32a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9cd8d0b078f967225fcececf0d4a32a8">__WWDG_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td></tr>
<tr class="separator:ga9cd8d0b078f967225fcececf0d4a32a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c0b620030538d3eec8e797d605a98c" id="r_ga04c0b620030538d3eec8e797d605a98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga04c0b620030538d3eec8e797d605a98c">__SPI2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>))</td></tr>
<tr class="separator:ga04c0b620030538d3eec8e797d605a98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517165d0806ad5d4c47c911897a62304" id="r_ga517165d0806ad5d4c47c911897a62304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga517165d0806ad5d4c47c911897a62304">__SPI3_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>))</td></tr>
<tr class="separator:ga517165d0806ad5d4c47c911897a62304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f09e53523f1659071354a17a72ba63" id="r_ga19f09e53523f1659071354a17a72ba63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga19f09e53523f1659071354a17a72ba63">__USART2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>))</td></tr>
<tr class="separator:ga19f09e53523f1659071354a17a72ba63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74632f4c0b984e497f4ab792acf25f88" id="r_ga74632f4c0b984e497f4ab792acf25f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga74632f4c0b984e497f4ab792acf25f88">__I2C1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))</td></tr>
<tr class="separator:ga74632f4c0b984e497f4ab792acf25f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f226d206b5826e0b659789f50d134e2" id="r_ga2f226d206b5826e0b659789f50d134e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2f226d206b5826e0b659789f50d134e2">__I2C2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>))</td></tr>
<tr class="separator:ga2f226d206b5826e0b659789f50d134e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157549d624748e618f08d3bbc354e627" id="r_ga157549d624748e618f08d3bbc354e627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga157549d624748e618f08d3bbc354e627">__I2C3_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</a>))</td></tr>
<tr class="separator:ga157549d624748e618f08d3bbc354e627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714060f6efe9614a5222dc2d9a5dbc3b" id="r_ga714060f6efe9614a5222dc2d9a5dbc3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga714060f6efe9614a5222dc2d9a5dbc3b">__PWR_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td></tr>
<tr class="separator:ga714060f6efe9614a5222dc2d9a5dbc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga266c349c8d14f9c99143d0ff1c0b724a" id="r_ga266c349c8d14f9c99143d0ff1c0b724a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga266c349c8d14f9c99143d0ff1c0b724a">__TIM2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>))</td></tr>
<tr class="separator:ga266c349c8d14f9c99143d0ff1c0b724a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af4211a72c692cb40a07dff0433fddd" id="r_ga7af4211a72c692cb40a07dff0433fddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7af4211a72c692cb40a07dff0433fddd">__TIM3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))</td></tr>
<tr class="separator:ga7af4211a72c692cb40a07dff0433fddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36bf3d742817031974ec68edf0c34ba0" id="r_ga36bf3d742817031974ec68edf0c34ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga36bf3d742817031974ec68edf0c34ba0">__TIM4_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>))</td></tr>
<tr class="separator:ga36bf3d742817031974ec68edf0c34ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8181bad6fe26023e52a036620df36a" id="r_gaec8181bad6fe26023e52a036620df36a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaec8181bad6fe26023e52a036620df36a">__TIM5_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>))</td></tr>
<tr class="separator:gaec8181bad6fe26023e52a036620df36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58a60dac1343c8e4999f800a0b12c4f" id="r_gae58a60dac1343c8e4999f800a0b12c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gae58a60dac1343c8e4999f800a0b12c4f">__WWDG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td></tr>
<tr class="separator:gae58a60dac1343c8e4999f800a0b12c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17055374452ff904ed238bb702f692f9" id="r_ga17055374452ff904ed238bb702f692f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga17055374452ff904ed238bb702f692f9">__SPI2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>))</td></tr>
<tr class="separator:ga17055374452ff904ed238bb702f692f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8954ef50526fc816a6d4bf82fac4128e" id="r_ga8954ef50526fc816a6d4bf82fac4128e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga8954ef50526fc816a6d4bf82fac4128e">__SPI3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>))</td></tr>
<tr class="separator:ga8954ef50526fc816a6d4bf82fac4128e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa063500432ebe53a8e19fb7739590dfa" id="r_gaa063500432ebe53a8e19fb7739590dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa063500432ebe53a8e19fb7739590dfa">__USART2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>))</td></tr>
<tr class="separator:gaa063500432ebe53a8e19fb7739590dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a7ad9dc047323f759d2f9d5240e9c4" id="r_ga17a7ad9dc047323f759d2f9d5240e9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga17a7ad9dc047323f759d2f9d5240e9c4">__I2C1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))</td></tr>
<tr class="separator:ga17a7ad9dc047323f759d2f9d5240e9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61113a7a6ec00e33e673158edaf4a18" id="r_gab61113a7a6ec00e33e673158edaf4a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab61113a7a6ec00e33e673158edaf4a18">__I2C2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>))</td></tr>
<tr class="separator:gab61113a7a6ec00e33e673158edaf4a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f5c0a060e94adc150bec9471bb3f06" id="r_ga98f5c0a060e94adc150bec9471bb3f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga98f5c0a060e94adc150bec9471bb3f06">__I2C3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</a>))</td></tr>
<tr class="separator:ga98f5c0a060e94adc150bec9471bb3f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9314358bee2d449f2aafe9725bcf06df" id="r_ga9314358bee2d449f2aafe9725bcf06df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9314358bee2d449f2aafe9725bcf06df">__PWR_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td></tr>
<tr class="separator:ga9314358bee2d449f2aafe9725bcf06df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b75f0568fc4e1b0f65067a28cefd23" id="r_ga71b75f0568fc4e1b0f65067a28cefd23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga71b75f0568fc4e1b0f65067a28cefd23">__TIM1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>))</td></tr>
<tr class="memdesc:ga71b75f0568fc4e1b0f65067a28cefd23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the High Speed APB (APB2) peripheral clock.  <br /></td></tr>
<tr class="separator:ga71b75f0568fc4e1b0f65067a28cefd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23de933fad121fa0034844e4c3093d1b" id="r_ga23de933fad121fa0034844e4c3093d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga23de933fad121fa0034844e4c3093d1b">__USART1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>))</td></tr>
<tr class="separator:ga23de933fad121fa0034844e4c3093d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1924df79b1e8acf83cf323cd2c30b454" id="r_ga1924df79b1e8acf83cf323cd2c30b454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga1924df79b1e8acf83cf323cd2c30b454">__USART6_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>))</td></tr>
<tr class="separator:ga1924df79b1e8acf83cf323cd2c30b454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ba0fbac7dc8f96894cefbca9af41e5" id="r_ga08ba0fbac7dc8f96894cefbca9af41e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga08ba0fbac7dc8f96894cefbca9af41e5">__ADC1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))</td></tr>
<tr class="separator:ga08ba0fbac7dc8f96894cefbca9af41e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be2534c083257e000470202ff3a4d2c" id="r_ga5be2534c083257e000470202ff3a4d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5be2534c083257e000470202ff3a4d2c">__SDIO_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</a>))</td></tr>
<tr class="separator:ga5be2534c083257e000470202ff3a4d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1830cf3b75c0695b3c8a0bacd4e1deb1" id="r_ga1830cf3b75c0695b3c8a0bacd4e1deb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga1830cf3b75c0695b3c8a0bacd4e1deb1">__SPI1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))</td></tr>
<tr class="separator:ga1830cf3b75c0695b3c8a0bacd4e1deb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd37828a35231aa524d5417009afe784" id="r_gacd37828a35231aa524d5417009afe784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gacd37828a35231aa524d5417009afe784">__SPI4_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>))</td></tr>
<tr class="separator:gacd37828a35231aa524d5417009afe784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414ead6b8bd49ec44c127fe51b21315f" id="r_ga414ead6b8bd49ec44c127fe51b21315f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga414ead6b8bd49ec44c127fe51b21315f">__SYSCFG_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td></tr>
<tr class="separator:ga414ead6b8bd49ec44c127fe51b21315f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61872a1928532f4ec081bc2ff2a5234" id="r_gab61872a1928532f4ec081bc2ff2a5234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab61872a1928532f4ec081bc2ff2a5234">__TIM9_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>))</td></tr>
<tr class="separator:gab61872a1928532f4ec081bc2ff2a5234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c3e152e1b7f9cc0d772f37e9d3cf75" id="r_ga94c3e152e1b7f9cc0d772f37e9d3cf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga94c3e152e1b7f9cc0d772f37e9d3cf75">__TIM10_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>))</td></tr>
<tr class="separator:ga94c3e152e1b7f9cc0d772f37e9d3cf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0307a8011144e62790d931ea00ce37bc" id="r_ga0307a8011144e62790d931ea00ce37bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0307a8011144e62790d931ea00ce37bc">__TIM11_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>))</td></tr>
<tr class="separator:ga0307a8011144e62790d931ea00ce37bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71dc6a2953564bf3323da116cf12ee30" id="r_ga71dc6a2953564bf3323da116cf12ee30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga71dc6a2953564bf3323da116cf12ee30">__TIM1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>))</td></tr>
<tr class="separator:ga71dc6a2953564bf3323da116cf12ee30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae202ba0653f8193f465540df04b2ae" id="r_ga6ae202ba0653f8193f465540df04b2ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6ae202ba0653f8193f465540df04b2ae">__USART1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>))</td></tr>
<tr class="separator:ga6ae202ba0653f8193f465540df04b2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb6c131d54a581656ae829ecc3a5e8f" id="r_gaafb6c131d54a581656ae829ecc3a5e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaafb6c131d54a581656ae829ecc3a5e8f">__USART6_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>))</td></tr>
<tr class="separator:gaafb6c131d54a581656ae829ecc3a5e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173362326ecc82180b863393ee781097" id="r_ga173362326ecc82180b863393ee781097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga173362326ecc82180b863393ee781097">__ADC1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))</td></tr>
<tr class="separator:ga173362326ecc82180b863393ee781097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2ea041d3587d4ac4d7945293c76313" id="r_gabf2ea041d3587d4ac4d7945293c76313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabf2ea041d3587d4ac4d7945293c76313">__SDIO_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</a>))</td></tr>
<tr class="separator:gabf2ea041d3587d4ac4d7945293c76313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b7803922ad09acce9ce7fac33bb5ca" id="r_gad1b7803922ad09acce9ce7fac33bb5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad1b7803922ad09acce9ce7fac33bb5ca">__SPI1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))</td></tr>
<tr class="separator:gad1b7803922ad09acce9ce7fac33bb5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ade337a46de47a0951ce13c175a9c6e" id="r_ga7ade337a46de47a0951ce13c175a9c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7ade337a46de47a0951ce13c175a9c6e">__SPI4_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>))</td></tr>
<tr class="separator:ga7ade337a46de47a0951ce13c175a9c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565ff4c946631daa48068db67495084b" id="r_ga565ff4c946631daa48068db67495084b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga565ff4c946631daa48068db67495084b">__SYSCFG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td></tr>
<tr class="separator:ga565ff4c946631daa48068db67495084b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa971dfd4cb4e0a104f42eac92eec8f7e" id="r_gaa971dfd4cb4e0a104f42eac92eec8f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa971dfd4cb4e0a104f42eac92eec8f7e">__TIM9_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>))</td></tr>
<tr class="separator:gaa971dfd4cb4e0a104f42eac92eec8f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b74f93ec123508c676396a380260dc5" id="r_ga3b74f93ec123508c676396a380260dc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3b74f93ec123508c676396a380260dc5">__TIM10_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>))</td></tr>
<tr class="separator:ga3b74f93ec123508c676396a380260dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b79e1130e9235182ef5b807e9aebbf1" id="r_ga0b79e1130e9235182ef5b807e9aebbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0b79e1130e9235182ef5b807e9aebbf1">__TIM11_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>))</td></tr>
<tr class="separator:ga0b79e1130e9235182ef5b807e9aebbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9881ec43324175a6dcb0cbaaeb249dd1" id="r_ga9881ec43324175a6dcb0cbaaeb249dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9881ec43324175a6dcb0cbaaeb249dd1">__AHB1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR = 0xFFFFFFFF)</td></tr>
<tr class="memdesc:ga9881ec43324175a6dcb0cbaaeb249dd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB1 peripheral reset.  <br /></td></tr>
<tr class="separator:ga9881ec43324175a6dcb0cbaaeb249dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53ac2da99c9699e97fca645af412d42" id="r_gac53ac2da99c9699e97fca645af412d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac53ac2da99c9699e97fca645af412d42">__GPIOA_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>))</td></tr>
<tr class="separator:gac53ac2da99c9699e97fca645af412d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2f08e019eafe4872660ec908836f49" id="r_gadb2f08e019eafe4872660ec908836f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gadb2f08e019eafe4872660ec908836f49">__GPIOB_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:gadb2f08e019eafe4872660ec908836f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfaacc1b9a54296ba1756085179acde" id="r_ga6dfaacc1b9a54296ba1756085179acde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6dfaacc1b9a54296ba1756085179acde">__GPIOC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga6dfaacc1b9a54296ba1756085179acde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9891dc6475f68029cefc5421dd0bd28d" id="r_ga9891dc6475f68029cefc5421dd0bd28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9891dc6475f68029cefc5421dd0bd28d">__GPIOD_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</a>))</td></tr>
<tr class="separator:ga9891dc6475f68029cefc5421dd0bd28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e86ad28a3e2c91fee6696f27a4c142" id="r_ga92e86ad28a3e2c91fee6696f27a4c142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga92e86ad28a3e2c91fee6696f27a4c142">__GPIOE_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</a>))</td></tr>
<tr class="separator:ga92e86ad28a3e2c91fee6696f27a4c142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8cb1d391e800bdcb08847549593345" id="r_gadb8cb1d391e800bdcb08847549593345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gadb8cb1d391e800bdcb08847549593345">__GPIOH_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:gadb8cb1d391e800bdcb08847549593345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124fe851e88c56a7ab4f55139a07baa5" id="r_ga124fe851e88c56a7ab4f55139a07baa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga124fe851e88c56a7ab4f55139a07baa5">__CRC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</a>))</td></tr>
<tr class="separator:ga124fe851e88c56a7ab4f55139a07baa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba211f55b3d1f98c3f2d1e2d505089d" id="r_ga2ba211f55b3d1f98c3f2d1e2d505089d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2ba211f55b3d1f98c3f2d1e2d505089d">__DMA1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>))</td></tr>
<tr class="separator:ga2ba211f55b3d1f98c3f2d1e2d505089d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48a890bba9c8b89754529f3d0962db3" id="r_gab48a890bba9c8b89754529f3d0962db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab48a890bba9c8b89754529f3d0962db3">__DMA2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>))</td></tr>
<tr class="separator:gab48a890bba9c8b89754529f3d0962db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabad8090ee495aaa42b53c773cce87a8" id="r_gaabad8090ee495aaa42b53c773cce87a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaabad8090ee495aaa42b53c773cce87a8">__AHB1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR = 0x00)</td></tr>
<tr class="separator:gaabad8090ee495aaa42b53c773cce87a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4dff3e72feea14def8e01978b2876e" id="r_ga0b4dff3e72feea14def8e01978b2876e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0b4dff3e72feea14def8e01978b2876e">__GPIOA_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>))</td></tr>
<tr class="separator:ga0b4dff3e72feea14def8e01978b2876e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fe5bce7dfa48a680176fccaa2f4194" id="r_ga29fe5bce7dfa48a680176fccaa2f4194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga29fe5bce7dfa48a680176fccaa2f4194">__GPIOB_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:ga29fe5bce7dfa48a680176fccaa2f4194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad48b930be88563b75de1674d252128" id="r_ga5ad48b930be88563b75de1674d252128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5ad48b930be88563b75de1674d252128">__GPIOC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga5ad48b930be88563b75de1674d252128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5e0bc82fe9dd4dfe9f639c18265ffb" id="r_ga5f5e0bc82fe9dd4dfe9f639c18265ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5f5e0bc82fe9dd4dfe9f639c18265ffb">__GPIOD_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</a>))</td></tr>
<tr class="separator:ga5f5e0bc82fe9dd4dfe9f639c18265ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc43b58cab01222ec85b31ce86016e0b" id="r_gabc43b58cab01222ec85b31ce86016e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabc43b58cab01222ec85b31ce86016e0b">__GPIOE_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</a>))</td></tr>
<tr class="separator:gabc43b58cab01222ec85b31ce86016e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ddda526ef380c5cba3ad3e9de1e07e" id="r_ga05ddda526ef380c5cba3ad3e9de1e07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga05ddda526ef380c5cba3ad3e9de1e07e">__GPIOF_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</td></tr>
<tr class="separator:ga05ddda526ef380c5cba3ad3e9de1e07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd5ceab6f78fb535adb1ab08eb6b13ef" id="r_gafd5ceab6f78fb535adb1ab08eb6b13ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gafd5ceab6f78fb535adb1ab08eb6b13ef">__GPIOG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</td></tr>
<tr class="separator:gafd5ceab6f78fb535adb1ab08eb6b13ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9798278634f760d2710f77de921f2189" id="r_ga9798278634f760d2710f77de921f2189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9798278634f760d2710f77de921f2189">__GPIOH_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:ga9798278634f760d2710f77de921f2189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db372ca67f6947a3fe6a021b2f9eab9" id="r_ga7db372ca67f6947a3fe6a021b2f9eab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7db372ca67f6947a3fe6a021b2f9eab9">__GPIOI_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</td></tr>
<tr class="separator:ga7db372ca67f6947a3fe6a021b2f9eab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade11ef6b09339931584e89342e9a83bb" id="r_gade11ef6b09339931584e89342e9a83bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gade11ef6b09339931584e89342e9a83bb">__CRC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</a>))</td></tr>
<tr class="separator:gade11ef6b09339931584e89342e9a83bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00cb8e328b057553e7679cd5aaaf128" id="r_gaf00cb8e328b057553e7679cd5aaaf128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf00cb8e328b057553e7679cd5aaaf128">__DMA1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>))</td></tr>
<tr class="separator:gaf00cb8e328b057553e7679cd5aaaf128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d149aee057faa095c2861551cd830b" id="r_ga37d149aee057faa095c2861551cd830b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga37d149aee057faa095c2861551cd830b">__DMA2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>))</td></tr>
<tr class="separator:ga37d149aee057faa095c2861551cd830b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0050cdbcec24077abb081f9e761aa16e" id="r_ga0050cdbcec24077abb081f9e761aa16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0050cdbcec24077abb081f9e761aa16e">__AHB2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR = 0xFFFFFFFF)</td></tr>
<tr class="memdesc:ga0050cdbcec24077abb081f9e761aa16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB2 peripheral reset.  <br /></td></tr>
<tr class="separator:ga0050cdbcec24077abb081f9e761aa16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364df15f4207f8b2201b0756485b0b6" id="r_gab364df15f4207f8b2201b0756485b0b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab364df15f4207f8b2201b0756485b0b6">__OTGFS_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</a>))</td></tr>
<tr class="separator:gab364df15f4207f8b2201b0756485b0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54203b21b72eeae7bae84ddf3b29a8a5" id="r_ga54203b21b72eeae7bae84ddf3b29a8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga54203b21b72eeae7bae84ddf3b29a8a5">__AHB2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR = 0x00)</td></tr>
<tr class="separator:ga54203b21b72eeae7bae84ddf3b29a8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1cea73f19055bb5d316b46db95deda8" id="r_gaa1cea73f19055bb5d316b46db95deda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa1cea73f19055bb5d316b46db95deda8">__OTGFS_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</a>))</td></tr>
<tr class="separator:gaa1cea73f19055bb5d316b46db95deda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01490030465dd1bfdfaa67ad9ef68ff6" id="r_ga01490030465dd1bfdfaa67ad9ef68ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga01490030465dd1bfdfaa67ad9ef68ff6">__RNG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</td></tr>
<tr class="separator:ga01490030465dd1bfdfaa67ad9ef68ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ffe57bd40938dee45d008d28fd5d49" id="r_ga76ffe57bd40938dee45d008d28fd5d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga76ffe57bd40938dee45d008d28fd5d49">__RNG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</td></tr>
<tr class="separator:ga76ffe57bd40938dee45d008d28fd5d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb652fad9969cf07ca19cb44f5a6aaf2" id="r_gabb652fad9969cf07ca19cb44f5a6aaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabb652fad9969cf07ca19cb44f5a6aaf2">__APB1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0xFFFFFFFF)</td></tr>
<tr class="memdesc:gabb652fad9969cf07ca19cb44f5a6aaf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release APB1 peripheral reset.  <br /></td></tr>
<tr class="separator:gabb652fad9969cf07ca19cb44f5a6aaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8de2fd2b4824f74d224d3ed250d22f" id="r_gaad8de2fd2b4824f74d224d3ed250d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaad8de2fd2b4824f74d224d3ed250d22f">__TIM2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td></tr>
<tr class="separator:gaad8de2fd2b4824f74d224d3ed250d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac330e8745bc605134beb3f8b0e710343" id="r_gac330e8745bc605134beb3f8b0e710343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac330e8745bc605134beb3f8b0e710343">__TIM3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:gac330e8745bc605134beb3f8b0e710343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d7d6edf526af037c6d98a6aaf45d3e" id="r_ga09d7d6edf526af037c6d98a6aaf45d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga09d7d6edf526af037c6d98a6aaf45d3e">__TIM4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>))</td></tr>
<tr class="separator:ga09d7d6edf526af037c6d98a6aaf45d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217564823b49010e8db839aaa99a1ad2" id="r_ga217564823b49010e8db839aaa99a1ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga217564823b49010e8db839aaa99a1ad2">__TIM5_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>))</td></tr>
<tr class="separator:ga217564823b49010e8db839aaa99a1ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54aacffe47d41f02a7a60048c4378a5a" id="r_ga54aacffe47d41f02a7a60048c4378a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga54aacffe47d41f02a7a60048c4378a5a">__WWDG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:ga54aacffe47d41f02a7a60048c4378a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208b91334be948ed8dc4335ed7dad6b2" id="r_ga208b91334be948ed8dc4335ed7dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga208b91334be948ed8dc4335ed7dad6b2">__SPI2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td></tr>
<tr class="separator:ga208b91334be948ed8dc4335ed7dad6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f0cf25dd31a3d43a166a54e6ff30f3" id="r_ga43f0cf25dd31a3d43a166a54e6ff30f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga43f0cf25dd31a3d43a166a54e6ff30f3">__SPI3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>))</td></tr>
<tr class="separator:ga43f0cf25dd31a3d43a166a54e6ff30f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f35d5a4ee7fd39c7172d1ef3bd689b" id="r_gab3f35d5a4ee7fd39c7172d1ef3bd689b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab3f35d5a4ee7fd39c7172d1ef3bd689b">__USART2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:gab3f35d5a4ee7fd39c7172d1ef3bd689b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a00c647822c285737f3d532d73a3a8c" id="r_ga0a00c647822c285737f3d532d73a3a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0a00c647822c285737f3d532d73a3a8c">__I2C1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga0a00c647822c285737f3d532d73a3a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f47a35a678fb4b04a0a13b8ea3d599" id="r_ga42f47a35a678fb4b04a0a13b8ea3d599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga42f47a35a678fb4b04a0a13b8ea3d599">__I2C2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td></tr>
<tr class="separator:ga42f47a35a678fb4b04a0a13b8ea3d599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49db97f3c20b64a261b87fbd398fbf5b" id="r_ga49db97f3c20b64a261b87fbd398fbf5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga49db97f3c20b64a261b87fbd398fbf5b">__I2C3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</a>))</td></tr>
<tr class="separator:ga49db97f3c20b64a261b87fbd398fbf5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2b3546a86cce1119cfb239f073b5df" id="r_gaee2b3546a86cce1119cfb239f073b5df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaee2b3546a86cce1119cfb239f073b5df">__PWR_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaee2b3546a86cce1119cfb239f073b5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f75418cb370d7be609dd272ba75b02f" id="r_ga0f75418cb370d7be609dd272ba75b02f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0f75418cb370d7be609dd272ba75b02f">__APB1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0x00)</td></tr>
<tr class="separator:ga0f75418cb370d7be609dd272ba75b02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca8996024dd53f2b0efa4352e3f1f1" id="r_ga2dca8996024dd53f2b0efa4352e3f1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2dca8996024dd53f2b0efa4352e3f1f1">__TIM2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td></tr>
<tr class="separator:ga2dca8996024dd53f2b0efa4352e3f1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697a415832a512df537f31f89347d883" id="r_ga697a415832a512df537f31f89347d883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga697a415832a512df537f31f89347d883">__TIM3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:ga697a415832a512df537f31f89347d883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1dc0c50c5146b8387ac2e7c8184dda" id="r_gaed1dc0c50c5146b8387ac2e7c8184dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaed1dc0c50c5146b8387ac2e7c8184dda">__TIM4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>))</td></tr>
<tr class="separator:gaed1dc0c50c5146b8387ac2e7c8184dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d74a61010bd19adeb2717aa434081e" id="r_ga66d74a61010bd19adeb2717aa434081e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga66d74a61010bd19adeb2717aa434081e">__TIM5_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>))</td></tr>
<tr class="separator:ga66d74a61010bd19adeb2717aa434081e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade639a993d2b3f3269360282889dbc62" id="r_gade639a993d2b3f3269360282889dbc62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gade639a993d2b3f3269360282889dbc62">__WWDG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:gade639a993d2b3f3269360282889dbc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b0d796003dfd0b72390c21301165c6" id="r_ga40b0d796003dfd0b72390c21301165c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga40b0d796003dfd0b72390c21301165c6">__SPI2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td></tr>
<tr class="separator:ga40b0d796003dfd0b72390c21301165c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54925e6b45182faaf10441355e070ed1" id="r_ga54925e6b45182faaf10441355e070ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga54925e6b45182faaf10441355e070ed1">__SPI3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>))</td></tr>
<tr class="separator:ga54925e6b45182faaf10441355e070ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5847a3269715b7252fa9a26d45fe67ac" id="r_ga5847a3269715b7252fa9a26d45fe67ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5847a3269715b7252fa9a26d45fe67ac">__USART2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:ga5847a3269715b7252fa9a26d45fe67ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b01ba44daa66c18af195a9c3d6ba371" id="r_ga2b01ba44daa66c18af195a9c3d6ba371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2b01ba44daa66c18af195a9c3d6ba371">__I2C1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga2b01ba44daa66c18af195a9c3d6ba371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12942137b1164bf3f97533451df7d4ca" id="r_ga12942137b1164bf3f97533451df7d4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga12942137b1164bf3f97533451df7d4ca">__I2C2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td></tr>
<tr class="separator:ga12942137b1164bf3f97533451df7d4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b3459b2f828e7a2adcc7480376bb1d" id="r_ga10b3459b2f828e7a2adcc7480376bb1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga10b3459b2f828e7a2adcc7480376bb1d">__I2C3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</a>))</td></tr>
<tr class="separator:ga10b3459b2f828e7a2adcc7480376bb1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aca0e996a2a292addf21d7b8787ab5" id="r_ga90aca0e996a2a292addf21d7b8787ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga90aca0e996a2a292addf21d7b8787ab5">__PWR_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:ga90aca0e996a2a292addf21d7b8787ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb26fc64aa793146dbacf2c4a21fca67" id="r_gabb26fc64aa793146dbacf2c4a21fca67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabb26fc64aa793146dbacf2c4a21fca67">__APB2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0xFFFFFFFF)</td></tr>
<tr class="memdesc:gabb26fc64aa793146dbacf2c4a21fca67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release APB2 peripheral reset.  <br /></td></tr>
<tr class="separator:gabb26fc64aa793146dbacf2c4a21fca67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c8dd88c9c01fcf70a11cd760c92830" id="r_ga55c8dd88c9c01fcf70a11cd760c92830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga55c8dd88c9c01fcf70a11cd760c92830">__TIM1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td></tr>
<tr class="separator:ga55c8dd88c9c01fcf70a11cd760c92830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3ad2646ce15b193e3134bd05dab7d3" id="r_ga8f3ad2646ce15b193e3134bd05dab7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga8f3ad2646ce15b193e3134bd05dab7d3">__USART1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga8f3ad2646ce15b193e3134bd05dab7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f490edface2b55c75a2350e4eb44d6" id="r_ga93f490edface2b55c75a2350e4eb44d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga93f490edface2b55c75a2350e4eb44d6">__USART6_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>))</td></tr>
<tr class="separator:ga93f490edface2b55c75a2350e4eb44d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bef1c4fffdf4444f7804c96220cdc9f" id="r_ga4bef1c4fffdf4444f7804c96220cdc9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga4bef1c4fffdf4444f7804c96220cdc9f">__ADC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>))</td></tr>
<tr class="separator:ga4bef1c4fffdf4444f7804c96220cdc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133527fc7dc44a938818a0472a0516ce" id="r_ga133527fc7dc44a938818a0472a0516ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga133527fc7dc44a938818a0472a0516ce">__SDIO_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</a>))</td></tr>
<tr class="separator:ga133527fc7dc44a938818a0472a0516ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743eabfff95dc66a2bd94587b8e26727" id="r_ga743eabfff95dc66a2bd94587b8e26727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga743eabfff95dc66a2bd94587b8e26727">__SPI1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:ga743eabfff95dc66a2bd94587b8e26727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dfa217f44fb5bbd9dea53e8f2f6bfb4" id="r_ga3dfa217f44fb5bbd9dea53e8f2f6bfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3dfa217f44fb5bbd9dea53e8f2f6bfb4">__SPI4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</a>))</td></tr>
<tr class="separator:ga3dfa217f44fb5bbd9dea53e8f2f6bfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd7c392e6c8fbb7081fcee100dea4b9" id="r_ga3bd7c392e6c8fbb7081fcee100dea4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3bd7c392e6c8fbb7081fcee100dea4b9">__SYSCFG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga3bd7c392e6c8fbb7081fcee100dea4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d702f24f3386305b728fedabe1da78" id="r_ga15d702f24f3386305b728fedabe1da78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga15d702f24f3386305b728fedabe1da78">__TIM9_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td></tr>
<tr class="separator:ga15d702f24f3386305b728fedabe1da78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3702c18cef9b427a7d84ab57a08cc14e" id="r_ga3702c18cef9b427a7d84ab57a08cc14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3702c18cef9b427a7d84ab57a08cc14e">__TIM10_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>))</td></tr>
<tr class="separator:ga3702c18cef9b427a7d84ab57a08cc14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49713fd0d5319ab707cbeebcb067a052" id="r_ga49713fd0d5319ab707cbeebcb067a052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga49713fd0d5319ab707cbeebcb067a052">__TIM11_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td></tr>
<tr class="separator:ga49713fd0d5319ab707cbeebcb067a052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73e1addcdd82c6c97dd843a161473af" id="r_gab73e1addcdd82c6c97dd843a161473af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab73e1addcdd82c6c97dd843a161473af">__APB2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0x00)</td></tr>
<tr class="separator:gab73e1addcdd82c6c97dd843a161473af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56e90e00adb71207f89669364a1d636" id="r_gaf56e90e00adb71207f89669364a1d636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf56e90e00adb71207f89669364a1d636">__TIM1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td></tr>
<tr class="separator:gaf56e90e00adb71207f89669364a1d636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54146ad06ec6a6ad028a6a920eccab0a" id="r_ga54146ad06ec6a6ad028a6a920eccab0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga54146ad06ec6a6ad028a6a920eccab0a">__USART1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga54146ad06ec6a6ad028a6a920eccab0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78721de9d2f3a826c3e33f61582db68e" id="r_ga78721de9d2f3a826c3e33f61582db68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga78721de9d2f3a826c3e33f61582db68e">__USART6_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>))</td></tr>
<tr class="separator:ga78721de9d2f3a826c3e33f61582db68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac971ed78d4f5667813134abf2c3aad1e" id="r_gac971ed78d4f5667813134abf2c3aad1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac971ed78d4f5667813134abf2c3aad1e">__ADC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>))</td></tr>
<tr class="separator:gac971ed78d4f5667813134abf2c3aad1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5591a761c71e149b242bd63ea3c6e11e" id="r_ga5591a761c71e149b242bd63ea3c6e11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5591a761c71e149b242bd63ea3c6e11e">__SDIO_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</a>))</td></tr>
<tr class="separator:ga5591a761c71e149b242bd63ea3c6e11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39667e27dac8ef868287948bb3eee69c" id="r_ga39667e27dac8ef868287948bb3eee69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga39667e27dac8ef868287948bb3eee69c">__SPI1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:ga39667e27dac8ef868287948bb3eee69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf689fa3217c1a05bc8dafdb94ef2a54b" id="r_gaf689fa3217c1a05bc8dafdb94ef2a54b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf689fa3217c1a05bc8dafdb94ef2a54b">__SPI4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</a>))</td></tr>
<tr class="separator:gaf689fa3217c1a05bc8dafdb94ef2a54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661c05d88401b811f261eb0bacfd16d5" id="r_ga661c05d88401b811f261eb0bacfd16d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga661c05d88401b811f261eb0bacfd16d5">__SYSCFG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga661c05d88401b811f261eb0bacfd16d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257a2ef198be9965132b107151bf4e33" id="r_ga257a2ef198be9965132b107151bf4e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga257a2ef198be9965132b107151bf4e33">__TIM9_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td></tr>
<tr class="separator:ga257a2ef198be9965132b107151bf4e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cc93fd2202a73d918d8862e6e87e20" id="r_ga03cc93fd2202a73d918d8862e6e87e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga03cc93fd2202a73d918d8862e6e87e20">__TIM10_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>))</td></tr>
<tr class="separator:ga03cc93fd2202a73d918d8862e6e87e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6044bf8fb42af4b6acf9e493bd7e4d4e" id="r_ga6044bf8fb42af4b6acf9e493bd7e4d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6044bf8fb42af4b6acf9e493bd7e4d4e">__TIM11_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td></tr>
<tr class="separator:ga6044bf8fb42af4b6acf9e493bd7e4d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59d50182719ef961f835a6c6ce264f9" id="r_gab59d50182719ef961f835a6c6ce264f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab59d50182719ef961f835a6c6ce264f9">__AHB3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR = 0xFFFFFFFF)</td></tr>
<tr class="memdesc:gab59d50182719ef961f835a6c6ce264f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB3 peripheral reset.  <br /></td></tr>
<tr class="separator:gab59d50182719ef961f835a6c6ce264f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1c71f85ca7613534f32ba88165911b" id="r_ga5b1c71f85ca7613534f32ba88165911b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5b1c71f85ca7613534f32ba88165911b">__AHB3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR = 0x00)</td></tr>
<tr class="separator:ga5b1c71f85ca7613534f32ba88165911b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7226f2a8e6177a8460c6cff095b47cc" id="r_gaa7226f2a8e6177a8460c6cff095b47cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa7226f2a8e6177a8460c6cff095b47cc">__GPIOA_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>))</td></tr>
<tr class="memdesc:gaa7226f2a8e6177a8460c6cff095b47cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:gaa7226f2a8e6177a8460c6cff095b47cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddac75812cf5ea634dd2de0cc80ad34b" id="r_gaddac75812cf5ea634dd2de0cc80ad34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaddac75812cf5ea634dd2de0cc80ad34b">__GPIOB_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>))</td></tr>
<tr class="separator:gaddac75812cf5ea634dd2de0cc80ad34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62c22199cb0521b7d7f961d28fe6f04" id="r_gaa62c22199cb0521b7d7f961d28fe6f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa62c22199cb0521b7d7f961d28fe6f04">__GPIOC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>))</td></tr>
<tr class="separator:gaa62c22199cb0521b7d7f961d28fe6f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a88fbdf3d630c0d56a25c539866867" id="r_gad6a88fbdf3d630c0d56a25c539866867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad6a88fbdf3d630c0d56a25c539866867">__GPIOD_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>))</td></tr>
<tr class="separator:gad6a88fbdf3d630c0d56a25c539866867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7066fe84b8654671253a4708f202eb08" id="r_ga7066fe84b8654671253a4708f202eb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7066fe84b8654671253a4708f202eb08">__GPIOE_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>))</td></tr>
<tr class="separator:ga7066fe84b8654671253a4708f202eb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16afe20eafd431e50cab3f234792af21" id="r_ga16afe20eafd431e50cab3f234792af21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga16afe20eafd431e50cab3f234792af21">__GPIOH_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>))</td></tr>
<tr class="separator:ga16afe20eafd431e50cab3f234792af21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9786479c06b3b804e5a9546adac5c748" id="r_ga9786479c06b3b804e5a9546adac5c748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9786479c06b3b804e5a9546adac5c748">__CRC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>))</td></tr>
<tr class="separator:ga9786479c06b3b804e5a9546adac5c748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1782b13d16e9b6847b777600c1c77c0a" id="r_ga1782b13d16e9b6847b777600c1c77c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga1782b13d16e9b6847b777600c1c77c0a">__FLITF_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>))</td></tr>
<tr class="separator:ga1782b13d16e9b6847b777600c1c77c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cdec2efea63f36ec8e71e7ffc57aa13" id="r_ga8cdec2efea63f36ec8e71e7ffc57aa13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga8cdec2efea63f36ec8e71e7ffc57aa13">__SRAM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>))</td></tr>
<tr class="separator:ga8cdec2efea63f36ec8e71e7ffc57aa13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a9bb119be63079973af2d0ee49c54c" id="r_ga40a9bb119be63079973af2d0ee49c54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga40a9bb119be63079973af2d0ee49c54c">__BKPSRAM_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</a>))</td></tr>
<tr class="separator:ga40a9bb119be63079973af2d0ee49c54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad959b0a4eb5b87d460791a6de8a78513" id="r_gad959b0a4eb5b87d460791a6de8a78513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad959b0a4eb5b87d460791a6de8a78513">__DMA1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))</td></tr>
<tr class="separator:gad959b0a4eb5b87d460791a6de8a78513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b28751d68bc4ac8c19ff7adb045c5cf" id="r_ga8b28751d68bc4ac8c19ff7adb045c5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga8b28751d68bc4ac8c19ff7adb045c5cf">__DMA2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))</td></tr>
<tr class="separator:ga8b28751d68bc4ac8c19ff7adb045c5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea189ec5f1a9f0979625df1e49bda6c" id="r_gaeea189ec5f1a9f0979625df1e49bda6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaeea189ec5f1a9f0979625df1e49bda6c">__GPIOA_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>))</td></tr>
<tr class="separator:gaeea189ec5f1a9f0979625df1e49bda6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18823dc3f6df380f212fc23918ab0240" id="r_ga18823dc3f6df380f212fc23918ab0240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga18823dc3f6df380f212fc23918ab0240">__GPIOB_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>))</td></tr>
<tr class="separator:ga18823dc3f6df380f212fc23918ab0240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7435b49fb5c0ddb588789c054162ef" id="r_gaed7435b49fb5c0ddb588789c054162ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaed7435b49fb5c0ddb588789c054162ef">__GPIOC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>))</td></tr>
<tr class="separator:gaed7435b49fb5c0ddb588789c054162ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71706b87112aa43c0364e15a9f5e202" id="r_gac71706b87112aa43c0364e15a9f5e202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac71706b87112aa43c0364e15a9f5e202">__GPIOD_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>))</td></tr>
<tr class="separator:gac71706b87112aa43c0364e15a9f5e202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a424e44132bdbcc1b730a7d18743d21" id="r_ga0a424e44132bdbcc1b730a7d18743d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0a424e44132bdbcc1b730a7d18743d21">__GPIOE_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>))</td></tr>
<tr class="separator:ga0a424e44132bdbcc1b730a7d18743d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73a317183b0a920c843b61b5be79e9b" id="r_gaa73a317183b0a920c843b61b5be79e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa73a317183b0a920c843b61b5be79e9b">__GPIOH_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>))</td></tr>
<tr class="separator:gaa73a317183b0a920c843b61b5be79e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bd35a7b8044dbe33bd452b81915bb0" id="r_ga70bd35a7b8044dbe33bd452b81915bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga70bd35a7b8044dbe33bd452b81915bb0">__CRC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>))</td></tr>
<tr class="separator:ga70bd35a7b8044dbe33bd452b81915bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b30c33c17f97ed9e2cd3af0afe3f05" id="r_gae8b30c33c17f97ed9e2cd3af0afe3f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gae8b30c33c17f97ed9e2cd3af0afe3f05">__FLITF_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>))</td></tr>
<tr class="separator:gae8b30c33c17f97ed9e2cd3af0afe3f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25e70788162dcb332746d5f5d4069c2" id="r_gab25e70788162dcb332746d5f5d4069c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab25e70788162dcb332746d5f5d4069c2">__SRAM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>))</td></tr>
<tr class="separator:gab25e70788162dcb332746d5f5d4069c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af87fcf2b6b47b20cc841e83fc6f679" id="r_ga6af87fcf2b6b47b20cc841e83fc6f679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6af87fcf2b6b47b20cc841e83fc6f679">__BKPSRAM_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</a>))</td></tr>
<tr class="separator:ga6af87fcf2b6b47b20cc841e83fc6f679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c3c514f62e1bdba0a39a4f45af547a" id="r_gad2c3c514f62e1bdba0a39a4f45af547a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad2c3c514f62e1bdba0a39a4f45af547a">__DMA1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))</td></tr>
<tr class="separator:gad2c3c514f62e1bdba0a39a4f45af547a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4ff6ec2c3b08843399671a47f7f174" id="r_ga5d4ff6ec2c3b08843399671a47f7f174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5d4ff6ec2c3b08843399671a47f7f174">__DMA2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))</td></tr>
<tr class="separator:ga5d4ff6ec2c3b08843399671a47f7f174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc17e29b5959769b8e6d17886a68d67" id="r_ga4dc17e29b5959769b8e6d17886a68d67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga4dc17e29b5959769b8e6d17886a68d67">__OTGFS_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>))</td></tr>
<tr class="memdesc:ga4dc17e29b5959769b8e6d17886a68d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga4dc17e29b5959769b8e6d17886a68d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab375d6bc75c84eb01343bd489d64e23e" id="r_gab375d6bc75c84eb01343bd489d64e23e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab375d6bc75c84eb01343bd489d64e23e">__OTGFS_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>))</td></tr>
<tr class="separator:gab375d6bc75c84eb01343bd489d64e23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e3d522bcdab6795d398420fe10db58" id="r_gab9e3d522bcdab6795d398420fe10db58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab9e3d522bcdab6795d398420fe10db58">__RNG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</td></tr>
<tr class="separator:gab9e3d522bcdab6795d398420fe10db58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb97a270a28093bef336d154df7b5584" id="r_gadb97a270a28093bef336d154df7b5584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gadb97a270a28093bef336d154df7b5584">__RNG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</td></tr>
<tr class="separator:gadb97a270a28093bef336d154df7b5584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548dab344e5f4f733f10f621d5021258" id="r_ga548dab344e5f4f733f10f621d5021258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga548dab344e5f4f733f10f621d5021258">__TIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>))</td></tr>
<tr class="memdesc:ga548dab344e5f4f733f10f621d5021258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga548dab344e5f4f733f10f621d5021258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f85684d6cf2aef3f12d2e5e7c582242" id="r_ga7f85684d6cf2aef3f12d2e5e7c582242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7f85684d6cf2aef3f12d2e5e7c582242">__TIM3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>))</td></tr>
<tr class="separator:ga7f85684d6cf2aef3f12d2e5e7c582242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10a7e0ff283f479ec97e92df3ac3246" id="r_gad10a7e0ff283f479ec97e92df3ac3246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad10a7e0ff283f479ec97e92df3ac3246">__TIM4_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>))</td></tr>
<tr class="separator:gad10a7e0ff283f479ec97e92df3ac3246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab046cfcec27d864839b82b3273f2c5f4" id="r_gab046cfcec27d864839b82b3273f2c5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab046cfcec27d864839b82b3273f2c5f4">__TIM5_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>))</td></tr>
<tr class="separator:gab046cfcec27d864839b82b3273f2c5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30175f1c20623be727bb9882fd7875c" id="r_gaa30175f1c20623be727bb9882fd7875c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa30175f1c20623be727bb9882fd7875c">__WWDG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td></tr>
<tr class="separator:gaa30175f1c20623be727bb9882fd7875c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27596c991eb89307897f15356573ae4d" id="r_ga27596c991eb89307897f15356573ae4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga27596c991eb89307897f15356573ae4d">__SPI2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td></tr>
<tr class="separator:ga27596c991eb89307897f15356573ae4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee1f49891390ad1a7bfe05437ed3921" id="r_gadee1f49891390ad1a7bfe05437ed3921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gadee1f49891390ad1a7bfe05437ed3921">__SPI3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>))</td></tr>
<tr class="separator:gadee1f49891390ad1a7bfe05437ed3921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc176ced9204a2e8fa7f3c60dbe2bd2d" id="r_gafc176ced9204a2e8fa7f3c60dbe2bd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gafc176ced9204a2e8fa7f3c60dbe2bd2d">__USART2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td></tr>
<tr class="separator:gafc176ced9204a2e8fa7f3c60dbe2bd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8c1f2f1710b3d9ac6c1ff47b8216f5" id="r_ga3e8c1f2f1710b3d9ac6c1ff47b8216f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3e8c1f2f1710b3d9ac6c1ff47b8216f5">__I2C1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td></tr>
<tr class="separator:ga3e8c1f2f1710b3d9ac6c1ff47b8216f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd03bd6614d2e69221c7fb6208f57959" id="r_gadd03bd6614d2e69221c7fb6208f57959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gadd03bd6614d2e69221c7fb6208f57959">__I2C2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td></tr>
<tr class="separator:gadd03bd6614d2e69221c7fb6208f57959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36192d065b8ee42ea1495bcfb13a18f" id="r_gad36192d065b8ee42ea1495bcfb13a18f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad36192d065b8ee42ea1495bcfb13a18f">__I2C3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>))</td></tr>
<tr class="separator:gad36192d065b8ee42ea1495bcfb13a18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18304dbd75bc6ca98a3be9834ea3a193" id="r_ga18304dbd75bc6ca98a3be9834ea3a193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga18304dbd75bc6ca98a3be9834ea3a193">__PWR_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td></tr>
<tr class="separator:ga18304dbd75bc6ca98a3be9834ea3a193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d45f3a4232045971840c447f798db4" id="r_gac7d45f3a4232045971840c447f798db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac7d45f3a4232045971840c447f798db4">__TIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>))</td></tr>
<tr class="separator:gac7d45f3a4232045971840c447f798db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653238770c676e8027096821356c76f1" id="r_ga653238770c676e8027096821356c76f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga653238770c676e8027096821356c76f1">__TIM3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>))</td></tr>
<tr class="separator:ga653238770c676e8027096821356c76f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56d691bb8f24caf34748e8fbe08246d" id="r_gac56d691bb8f24caf34748e8fbe08246d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac56d691bb8f24caf34748e8fbe08246d">__TIM4_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>))</td></tr>
<tr class="separator:gac56d691bb8f24caf34748e8fbe08246d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eed5759a6ca6c5b35cd3b2bb0e614dc" id="r_ga4eed5759a6ca6c5b35cd3b2bb0e614dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga4eed5759a6ca6c5b35cd3b2bb0e614dc">__TIM5_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>))</td></tr>
<tr class="separator:ga4eed5759a6ca6c5b35cd3b2bb0e614dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab690663b0d7bb91887d7655496f76d68" id="r_gab690663b0d7bb91887d7655496f76d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab690663b0d7bb91887d7655496f76d68">__WWDG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td></tr>
<tr class="separator:gab690663b0d7bb91887d7655496f76d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0cdfebe340524ec980e03b1ebef2b1" id="r_ga9d0cdfebe340524ec980e03b1ebef2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9d0cdfebe340524ec980e03b1ebef2b1">__SPI2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td></tr>
<tr class="separator:ga9d0cdfebe340524ec980e03b1ebef2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e54973a1320c9c9ce4e4b74144eff86" id="r_ga3e54973a1320c9c9ce4e4b74144eff86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3e54973a1320c9c9ce4e4b74144eff86">__SPI3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>))</td></tr>
<tr class="separator:ga3e54973a1320c9c9ce4e4b74144eff86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13b1b90717b63339001bde799676d98" id="r_gab13b1b90717b63339001bde799676d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab13b1b90717b63339001bde799676d98">__USART2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td></tr>
<tr class="separator:gab13b1b90717b63339001bde799676d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffef2534d1d74d7cf39c9466ebad7c33" id="r_gaffef2534d1d74d7cf39c9466ebad7c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaffef2534d1d74d7cf39c9466ebad7c33">__I2C1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td></tr>
<tr class="separator:gaffef2534d1d74d7cf39c9466ebad7c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fe7357c252303be97424e03775a16c" id="r_gaf9fe7357c252303be97424e03775a16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf9fe7357c252303be97424e03775a16c">__I2C2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td></tr>
<tr class="separator:gaf9fe7357c252303be97424e03775a16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ecee01b504868a5cf77a534776ebd8" id="r_gac1ecee01b504868a5cf77a534776ebd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac1ecee01b504868a5cf77a534776ebd8">__I2C3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>))</td></tr>
<tr class="separator:gac1ecee01b504868a5cf77a534776ebd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa76560ea9d20285f94ca36111d5048" id="r_gabfa76560ea9d20285f94ca36111d5048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabfa76560ea9d20285f94ca36111d5048">__PWR_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td></tr>
<tr class="separator:gabfa76560ea9d20285f94ca36111d5048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d17335ea9ac85aaff8dda26f182fe0" id="r_ga76d17335ea9ac85aaff8dda26f182fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga76d17335ea9ac85aaff8dda26f182fe0">__TIM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>))</td></tr>
<tr class="memdesc:ga76d17335ea9ac85aaff8dda26f182fe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga76d17335ea9ac85aaff8dda26f182fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7595f248296f06dc9d49d243c3b649f6" id="r_ga7595f248296f06dc9d49d243c3b649f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7595f248296f06dc9d49d243c3b649f6">__USART1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td></tr>
<tr class="separator:ga7595f248296f06dc9d49d243c3b649f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264f39462886db77a245e0f4b1b778c5" id="r_ga264f39462886db77a245e0f4b1b778c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga264f39462886db77a245e0f4b1b778c5">__USART6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>))</td></tr>
<tr class="separator:ga264f39462886db77a245e0f4b1b778c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a6e9a53ed4cf8af2fd1129f49d99f2" id="r_ga80a6e9a53ed4cf8af2fd1129f49d99f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga80a6e9a53ed4cf8af2fd1129f49d99f2">__ADC1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td></tr>
<tr class="separator:ga80a6e9a53ed4cf8af2fd1129f49d99f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e98834e7b122676fb29cf0f38bad56" id="r_gab3e98834e7b122676fb29cf0f38bad56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab3e98834e7b122676fb29cf0f38bad56">__SDIO_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</a>))</td></tr>
<tr class="separator:gab3e98834e7b122676fb29cf0f38bad56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b1be31f1972d6d3089e8faa1372fa3" id="r_ga22b1be31f1972d6d3089e8faa1372fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga22b1be31f1972d6d3089e8faa1372fa3">__SPI1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td></tr>
<tr class="separator:ga22b1be31f1972d6d3089e8faa1372fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67f09b35ee272b465fa1c40c02a89e4" id="r_gae67f09b35ee272b465fa1c40c02a89e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gae67f09b35ee272b465fa1c40c02a89e4">__SPI4_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>))</td></tr>
<tr class="separator:gae67f09b35ee272b465fa1c40c02a89e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9440005e90146348c9172c379963df62" id="r_ga9440005e90146348c9172c379963df62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9440005e90146348c9172c379963df62">__SYSCFG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td></tr>
<tr class="separator:ga9440005e90146348c9172c379963df62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d42f306cafde9841d9eb66e62c4ea80" id="r_ga0d42f306cafde9841d9eb66e62c4ea80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0d42f306cafde9841d9eb66e62c4ea80">__TIM9_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td></tr>
<tr class="separator:ga0d42f306cafde9841d9eb66e62c4ea80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704b70541b0dd37cbeed2a7871460baf" id="r_ga704b70541b0dd37cbeed2a7871460baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga704b70541b0dd37cbeed2a7871460baf">__TIM10_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>))</td></tr>
<tr class="separator:ga704b70541b0dd37cbeed2a7871460baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad75162b5c0b0c62ddc3c6e1509c9804f" id="r_gad75162b5c0b0c62ddc3c6e1509c9804f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad75162b5c0b0c62ddc3c6e1509c9804f">__TIM11_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td></tr>
<tr class="separator:gad75162b5c0b0c62ddc3c6e1509c9804f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a07c5151bef57bfa0478ff31c7437fe" id="r_ga9a07c5151bef57bfa0478ff31c7437fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9a07c5151bef57bfa0478ff31c7437fe">__TIM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>))</td></tr>
<tr class="separator:ga9a07c5151bef57bfa0478ff31c7437fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df637fa137457830dcc1311040d8a36" id="r_ga1df637fa137457830dcc1311040d8a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga1df637fa137457830dcc1311040d8a36">__USART1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td></tr>
<tr class="separator:ga1df637fa137457830dcc1311040d8a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919f39ed1442d29dd7c07f9557102c0d" id="r_ga919f39ed1442d29dd7c07f9557102c0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga919f39ed1442d29dd7c07f9557102c0d">__USART6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>))</td></tr>
<tr class="separator:ga919f39ed1442d29dd7c07f9557102c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2743a40f0b1712a06947c2f368435429" id="r_ga2743a40f0b1712a06947c2f368435429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2743a40f0b1712a06947c2f368435429">__ADC1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td></tr>
<tr class="separator:ga2743a40f0b1712a06947c2f368435429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6fd793faa7cb2f28b96405a16b46833" id="r_gab6fd793faa7cb2f28b96405a16b46833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab6fd793faa7cb2f28b96405a16b46833">__SDIO_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</a>))</td></tr>
<tr class="separator:gab6fd793faa7cb2f28b96405a16b46833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448614eb6e006bffe6a77dba07e7fbae" id="r_ga448614eb6e006bffe6a77dba07e7fbae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga448614eb6e006bffe6a77dba07e7fbae">__SPI1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td></tr>
<tr class="separator:ga448614eb6e006bffe6a77dba07e7fbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19bd55db06570fb4106952d5de3fe6c" id="r_gae19bd55db06570fb4106952d5de3fe6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gae19bd55db06570fb4106952d5de3fe6c">__SPI4_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>))</td></tr>
<tr class="separator:gae19bd55db06570fb4106952d5de3fe6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c47a6b111062192d81460dc0dfa49c9" id="r_ga2c47a6b111062192d81460dc0dfa49c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2c47a6b111062192d81460dc0dfa49c9">__SYSCFG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td></tr>
<tr class="separator:ga2c47a6b111062192d81460dc0dfa49c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb054752a802576d532d502bbbb5d6e1" id="r_gadb054752a802576d532d502bbbb5d6e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gadb054752a802576d532d502bbbb5d6e1">__TIM9_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td></tr>
<tr class="separator:gadb054752a802576d532d502bbbb5d6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6408109c422cd730ae7efdc72d62101f" id="r_ga6408109c422cd730ae7efdc72d62101f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6408109c422cd730ae7efdc72d62101f">__TIM10_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>))</td></tr>
<tr class="separator:ga6408109c422cd730ae7efdc72d62101f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83664173583e23c386ae49f7fcba6939" id="r_ga83664173583e23c386ae49f7fcba6939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga83664173583e23c386ae49f7fcba6939">__TIM11_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td></tr>
<tr class="separator:ga83664173583e23c386ae49f7fcba6939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42" id="r_gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed oscillator (HSI).  <br /></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031" id="r_ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bccced288554b8598110b465701fad0" id="r_ga7bccced288554b8598110b465701fad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7bccced288554b8598110b465701fad0">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(__HSICalibrationValue__)</td></tr>
<tr class="memdesc:ga7bccced288554b8598110b465701fad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.  <br /></td></tr>
<tr class="separator:ga7bccced288554b8598110b465701fad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b" id="r_ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Low Speed oscillator (LSI).  <br /></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181" id="r_ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b" id="r_gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0193aa09fc91ebd9a119c8d98e6184a9">CR_BYTE2_ADDRESS</a> = (__STATE__))</td></tr>
<tr class="memdesc:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE).  <br /></td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b48f429e347c1c9c469122c64798b" id="r_ga6b2b48f429e347c1c9c469122c64798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga991be15dda03061a29712e8206a32510">BDCR_BYTE0_ADDRESS</a> = (__STATE__))</td></tr>
<tr class="memdesc:ga6b2b48f429e347c1c9c469122c64798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <br /></td></tr>
<tr class="separator:ga6b2b48f429e347c1c9c469122c64798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc36427c31da645a0e38e181f8ce0f" id="r_gab7cc36427c31da645a0e38e181f8ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td></tr>
<tr class="memdesc:gab7cc36427c31da645a0e38e181f8ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the the RTC clock.  <br /></td></tr>
<tr class="separator:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5eeb81fc9f0c8d4450069f7a751855" id="r_gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e10e306e7d9f3cd59d30dcb2c9cf61d" id="r_ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</a>(__RTCCLKSource__)</td></tr>
<tr class="memdesc:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to configure the RTC clock (RTCCLK).  <br /></td></tr>
<tr class="separator:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1e5349631886f29040d7a31c002718" id="r_ga2b1e5349631886f29040d7a31c002718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2b1e5349631886f29040d7a31c002718">__HAL_RCC_RTC_CONFIG</a>(__RTCCLKSource__)</td></tr>
<tr class="separator:ga2b1e5349631886f29040d7a31c002718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7da608ff985873ca8e248fb1dc4f0" id="r_ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td></tr>
<tr class="memdesc:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to force or release the Backup domain reset.  <br /></td></tr>
<tr class="separator:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f32622c65f4ae239ba8cb00d510321" id="r_ga14f32622c65f4ae239ba8cb00d510321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga14f32622c65f4ae239ba8cb00d510321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696" id="r_gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td></tr>
<tr class="memdesc:gaaf196a2df41b0bcbc32745c2b218e696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the main PLL.  <br /></td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab" id="r_ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d9ad48b28e7aa4ad3aadca5b4fd431" id="r_ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga56d9ad48b28e7aa4ad3aadca5b4fd431">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSource__,  __PLLM__,  __PLLN__,  __PLLP__,  __PLLQ__)</td></tr>
<tr class="memdesc:ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source, multiplication and division factors.  <br /></td></tr>
<tr class="separator:ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7e67b887e421a22722e527e734890f" id="r_ga8b7e67b887e421a22722e527e734890f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga8b7e67b887e421a22722e527e734890f">__HAL_RCC_I2SCLK</a>(__SOURCE__)&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</a> = (__SOURCE__))</td></tr>
<tr class="memdesc:ga8b7e67b887e421a22722e527e734890f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2S clock source (I2SCLK).  <br /></td></tr>
<tr class="separator:ga8b7e67b887e421a22722e527e734890f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397893a952906f8caa8579a56c3a17a6" id="r_ga397893a952906f8caa8579a56c3a17a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga397893a952906f8caa8579a56c3a17a6">__HAL_RCC_PLLI2S_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td></tr>
<tr class="memdesc:ga397893a952906f8caa8579a56c3a17a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the PLLI2S.  <br /></td></tr>
<tr class="separator:ga397893a952906f8caa8579a56c3a17a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44da2cd20aaa56a79141f6142dfb6942" id="r_ga44da2cd20aaa56a79141f6142dfb6942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga44da2cd20aaa56a79141f6142dfb6942">__HAL_RCC_PLLI2S_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga44da2cd20aaa56a79141f6142dfb6942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2fa2687b621f6eda72457d09715298" id="r_ga5a2fa2687b621f6eda72457d09715298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5a2fa2687b621f6eda72457d09715298">__HAL_RCC_PLLI2S_CONFIG</a>(__PLLI2SN__,  __PLLI2SR__)&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; <a class="el" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</a>)) | ((__PLLI2SR__) &lt;&lt; <a class="el" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</a>)))</td></tr>
<tr class="memdesc:ga5a2fa2687b621f6eda72457d09715298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLLI2S clock multiplication and division factors .  <br /></td></tr>
<tr class="separator:ga5a2fa2687b621f6eda72457d09715298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2" id="r_gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>))</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <br /></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53" id="r_ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the oscillator used as PLL clock source.  <br /></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180fb20a37b31a6e4f7e59213a6c0405" id="r_ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</a> |= (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts).  <br /></td></tr>
<tr class="separator:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4df8cd4df0a529d11f18bf1f7e9f50" id="r_gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</a> &amp;= ~(__INTERRUPT__))</td></tr>
<tr class="memdesc:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts).  <br /></td></tr>
<tr class="separator:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8ab157f58045b8daf8136bee54f139" id="r_ga9d8ab157f58045b8daf8136bee54f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a> = (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga9d8ab157f58045b8daf8136bee54f139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC's interrupt pending bits (Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt pending bits.  <br /></td></tr>
<tr class="separator:ga9d8ab157f58045b8daf8136bee54f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134af980b892f362c05ae21922cd828d" id="r_ga134af980b892f362c05ae21922cd828d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(__INTERRUPT__)&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga134af980b892f362c05ae21922cd828d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the RCC's interrupt has occurred or not.  <br /></td></tr>
<tr class="separator:ga134af980b892f362c05ae21922cd828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28c11b36035ef1e27883ff7ee2c46b0" id="r_gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>)</td></tr>
<tr class="memdesc:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST.  <br /></td></tr>
<tr class="separator:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80017c6bf8a5c6f53a1a21bb8db93a82" id="r_ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>&#160;&#160;&#160;((uint8_t)0x1F)</td></tr>
<tr class="memdesc:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check RCC flag is set or not.  <br /></td></tr>
<tr class="separator:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d7d461630562bf2a2ddb31b1f96449" id="r_gae2d7d461630562bf2a2ddb31b1f96449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(__FLAG__)&#160;&#160;&#160;(((((((__FLAG__) &gt;&gt; 5) == 1)? <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR :((((__FLAG__) &gt;&gt; 5) == 2) ? <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR :((((__FLAG__) &gt;&gt; 5) == 3)? <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR :<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR))) &amp; ((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)1 &lt;&lt; ((__FLAG__) &amp; <a class="el" href="group___r_c_c.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>)))!= 0)? 1 : 0)</td></tr>
<tr class="separator:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee325be46063d454148a63babc9f9cd4" id="r_gaee325be46063d454148a63babc9f9cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaee325be46063d454148a63babc9f9cd4">__RCC_PLLSRC</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>) &gt;&gt; <a class="el" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>))</td></tr>
<tr class="separator:gaee325be46063d454148a63babc9f9cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga6b82cafd84a33caa126523b3d288f14b" id="r_ga6b82cafd84a33caa126523b3d288f14b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6b82cafd84a33caa126523b3d288f14b">HAL_RCC_DeInit</a> (void)</td></tr>
<tr class="separator:ga6b82cafd84a33caa126523b3d288f14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c504088722e03830df6caad932ad06b" id="r_ga9c504088722e03830df6caad932ad06b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:ga9c504088722e03830df6caad932ad06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a4b5c7459219fafc15f3f867563ef3" id="r_gad0a4b5c7459219fafc15f3f867563ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FLatency)</td></tr>
<tr class="separator:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de46b9c4ecdb1a5e34136b051a6132c" id="r_ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a> (<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_MCOx, <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_MCOSource, <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_MCODiv)</td></tr>
<tr class="separator:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f440ce71c18e95b12b2044cc044bea" id="r_gaa0f440ce71c18e95b12b2044cc044bea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a> (void)</td></tr>
<tr class="separator:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb" id="r_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a> (void)</td></tr>
<tr class="separator:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887cafe88b21a059061b077a1e3fa7d8" id="r_ga887cafe88b21a059061b077a1e3fa7d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a> (void)</td></tr>
<tr class="separator:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d6c5c7a5d8758849912c9aa0a2156d" id="r_ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a> (void)</td></tr>
<tr class="separator:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3042d8ac5703ac696cabf0ee461c599" id="r_gab3042d8ac5703ac696cabf0ee461c599"><td class="memItemLeft" align="right" valign="top"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a> (void)</td></tr>
<tr class="separator:gab3042d8ac5703ac696cabf0ee461c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd5f8933a5ee05e4b3384e33026aca1" id="r_gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a> (void)</td></tr>
<tr class="separator:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f9413fc447c2d7d6af3a8669c77b36" id="r_gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95375dfca279d88b9ded9d063d2323" id="r_gabc95375dfca279d88b9ded9d063d2323"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *pFLatency)</td></tr>
<tr class="separator:gabc95375dfca279d88b9ded9d063d2323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c124cf403362750513cae7fb6e6b195" id="r_ga0c124cf403362750513cae7fb6e6b195"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a> (void)</td></tr>
<tr class="separator:ga0c124cf403362750513cae7fb6e6b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a4bfea38a4d69462d2f1ef8204596d" id="r_gaa6a4bfea38a4d69462d2f1ef8204596d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa6a4bfea38a4d69462d2f1ef8204596d">HAL_RCC_CCSCallback</a> (void)</td></tr>
<tr class="separator:gaa6a4bfea38a4d69462d2f1ef8204596d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.1.0RC2 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>14-May-2014 </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; <a class="el" href="shared_8h.html#a6247bc79b0a606bddbf5a90fc3a03194">COPYRIGHT(c)</a> 2014 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_746369e733900accdb87dbe74aa188c4.html">mbed</a></li><li class="navelem"><a class="el" href="dir_9da8d60aeb5d392b24c686f6c742d316.html">TARGET_NUCLEO_F401RE</a></li><li class="navelem"><a class="el" href="stm32f4xx__hal__rcc_8h.html">stm32f4xx_hal_rcc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
