Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:56:21 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 120 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.278        0.000                      0                 3374        0.041        0.000                      0                 3374        3.225        0.000                       0                  1430  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.278        0.000                      0                 3374        0.041        0.000                      0                 3374        3.225        0.000                       0                  1430  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 fsm14/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.817ns (24.093%)  route 2.574ns (75.907%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.036     0.036    fsm14/clk
    SLICE_X25Y57         FDRE                                         r  fsm14/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm14/out_reg[2]/Q
                         net (fo=16, routed)          0.317     0.450    fsm14/fsm14_out[2]
    SLICE_X25Y57         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     0.599 f  fsm14/y_int0_write_en_INST_0_i_2/O
                         net (fo=5, routed)           0.229     0.828    fsm14/out_reg[0]_3
    SLICE_X26Y58         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     0.891 f  fsm14/y_int0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.122     1.013    fsm9/out_reg[0]_4
    SLICE_X26Y56         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     1.127 f  fsm9/out[1]_i_4__0/O
                         net (fo=7, routed)           0.127     1.254    fsm8/out_reg[0]_7
    SLICE_X26Y57         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.317 f  fsm8/out[1]_i_3__4/O
                         net (fo=9, routed)           0.167     1.484    fsm7/out_reg[0]_1
    SLICE_X27Y59         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.134     1.618 f  fsm7/out_tmp_reg_i_34__2/O
                         net (fo=67, routed)          0.715     2.333    mult_pipe2/done_buf_reg[0]_0
    SLICE_X38Y60         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.197     2.530 r  mult_pipe2/out_tmp_reg_i_25__2/O
                         net (fo=2, routed)           0.897     3.427    mult_pipe2/out_tmp0/B[8]
    DSP48E2_X2Y24        DSP_A_B_DATA                                 r  mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.044     7.044    mult_pipe2/out_tmp0/CLK
    DSP48E2_X2Y24        DSP_A_B_DATA                                 r  mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y24        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.304     6.705    mult_pipe2/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_1/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.222ns (33.608%)  route 2.414ns (66.392%))
  Logic Levels:           11  (CARRY8=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.035     0.035    fsm14/clk
    SLICE_X25Y57         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm14/out_reg[1]/Q
                         net (fo=16, routed)          0.340     0.471    fsm14/fsm14_out[1]
    SLICE_X25Y56         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     0.618 f  fsm14/out[0]_i_2__3/O
                         net (fo=7, routed)           0.282     0.900    fsm6/out_reg[0]_5
    SLICE_X25Y53         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     0.939 f  fsm6/out[3]_i_3__1/O
                         net (fo=14, routed)          0.203     1.142    fsm6/out[3]_i_3__1_n_1
    SLICE_X26Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     1.256 f  fsm6/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=10, routed)          0.112     1.368    fsm5/out_reg[1]_3
    SLICE_X26Y54         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     1.468 f  fsm5/out[31]_i_2__1/O
                         net (fo=5, routed)           0.123     1.591    fsm4/out_reg[0]_6
    SLICE_X27Y54         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.100     1.691 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=43, routed)          0.795     2.486    w_1/out_reg[31]_i_2__0_0
    SLICE_X32Y39         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     2.602 r  w_1/out[7]_i_10/O
                         net (fo=1, routed)           0.196     2.798    w_1/sub1_left[0]
    SLICE_X31Y39         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.968 r  w_1/out_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     2.996    w_1/out_reg[7]_i_2__0_n_1
    SLICE_X31Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.019 r  w_1/out_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.047    w_1/out_reg[15]_i_2__0_n_1
    SLICE_X31Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.070 r  w_1/out_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.098    w_1/out_reg[23]_i_2__0_n_1
    SLICE_X31Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.243 r  w_1/out_reg[31]_i_2__0/O[5]
                         net (fo=1, routed)           0.219     3.462    w_1/sub1_out[29]
    SLICE_X30Y42         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.611 r  w_1/out[29]_i_1/O
                         net (fo=1, routed)           0.060     3.671    w_1/w_1_in[29]
    SLICE_X30Y42         FDRE                                         r  w_1/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.025     7.025    w_1/clk
    SLICE_X30Y42         FDRE                                         r  w_1/out_reg[29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X30Y42         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    w_1/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 fsm14/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.738ns (22.624%)  route 2.524ns (77.376%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.036     0.036    fsm14/clk
    SLICE_X25Y57         FDRE                                         r  fsm14/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm14/out_reg[2]/Q
                         net (fo=16, routed)          0.317     0.450    fsm14/fsm14_out[2]
    SLICE_X25Y57         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.149     0.599 f  fsm14/y_int0_write_en_INST_0_i_2/O
                         net (fo=5, routed)           0.229     0.828    fsm14/out_reg[0]_3
    SLICE_X26Y58         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     0.891 f  fsm14/y_int0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.122     1.013    fsm9/out_reg[0]_4
    SLICE_X26Y56         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     1.127 f  fsm9/out[1]_i_4__0/O
                         net (fo=7, routed)           0.127     1.254    fsm8/out_reg[0]_7
    SLICE_X26Y57         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.317 f  fsm8/out[1]_i_3__4/O
                         net (fo=9, routed)           0.167     1.484    fsm7/out_reg[0]_1
    SLICE_X27Y59         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.134     1.618 f  fsm7/out_tmp_reg_i_34__2/O
                         net (fo=67, routed)          0.666     2.284    mult_pipe2/done_buf_reg[0]_0
    SLICE_X38Y60         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.118     2.402 r  mult_pipe2/out_tmp_reg_i_17__2/O
                         net (fo=2, routed)           0.896     3.298    mult_pipe2/out_tmp0/B[16]
    DSP48E2_X2Y24        DSP_A_B_DATA                                 r  mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.044     7.044    mult_pipe2/out_tmp0/CLK
    DSP48E2_X2Y24        DSP_A_B_DATA                                 r  mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y24        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[16])
                                                     -0.291     6.718    mult_pipe2/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_1/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 1.041ns (29.307%)  route 2.511ns (70.693%))
  Logic Levels:           10  (CARRY8=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.035     0.035    fsm14/clk
    SLICE_X25Y57         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm14/out_reg[1]/Q
                         net (fo=16, routed)          0.340     0.471    fsm14/fsm14_out[1]
    SLICE_X25Y56         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     0.618 f  fsm14/out[0]_i_2__3/O
                         net (fo=7, routed)           0.282     0.900    fsm6/out_reg[0]_5
    SLICE_X25Y53         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     0.939 f  fsm6/out[3]_i_3__1/O
                         net (fo=14, routed)          0.203     1.142    fsm6/out[3]_i_3__1_n_1
    SLICE_X26Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     1.256 f  fsm6/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=10, routed)          0.112     1.368    fsm5/out_reg[1]_3
    SLICE_X26Y54         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     1.468 f  fsm5/out[31]_i_2__1/O
                         net (fo=5, routed)           0.123     1.591    fsm4/out_reg[0]_6
    SLICE_X27Y54         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.100     1.691 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=43, routed)          0.795     2.486    w_1/out_reg[31]_i_2__0_0
    SLICE_X32Y39         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     2.602 r  w_1/out[7]_i_10/O
                         net (fo=1, routed)           0.196     2.798    w_1/sub1_left[0]
    SLICE_X31Y39         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.968 r  w_1/out_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     2.996    w_1/out_reg[7]_i_2__0_n_1
    SLICE_X31Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.019 r  w_1/out_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.047    w_1/out_reg[15]_i_2__0_n_1
    SLICE_X31Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     3.119 r  w_1/out_reg[23]_i_2__0/O[0]
                         net (fo=1, routed)           0.346     3.465    w_1/sub1_out[16]
    SLICE_X32Y41         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     3.529 r  w_1/out[16]_i_1/O
                         net (fo=1, routed)           0.058     3.587    w_1/w_1_in[16]
    SLICE_X32Y41         FDRE                                         r  w_1/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.024     7.024    w_1/clk
    SLICE_X32Y41         FDRE                                         r  w_1/out_reg[16]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X32Y41         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    w_1/out_reg[16]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.587    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_1/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 1.187ns (33.484%)  route 2.358ns (66.516%))
  Logic Levels:           11  (CARRY8=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.035     0.035    fsm14/clk
    SLICE_X25Y57         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm14/out_reg[1]/Q
                         net (fo=16, routed)          0.340     0.471    fsm14/fsm14_out[1]
    SLICE_X25Y56         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     0.618 f  fsm14/out[0]_i_2__3/O
                         net (fo=7, routed)           0.282     0.900    fsm6/out_reg[0]_5
    SLICE_X25Y53         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     0.939 f  fsm6/out[3]_i_3__1/O
                         net (fo=14, routed)          0.203     1.142    fsm6/out[3]_i_3__1_n_1
    SLICE_X26Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     1.256 f  fsm6/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=10, routed)          0.112     1.368    fsm5/out_reg[1]_3
    SLICE_X26Y54         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     1.468 f  fsm5/out[31]_i_2__1/O
                         net (fo=5, routed)           0.123     1.591    fsm4/out_reg[0]_6
    SLICE_X27Y54         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.100     1.691 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=43, routed)          0.795     2.486    w_1/out_reg[31]_i_2__0_0
    SLICE_X32Y39         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     2.602 r  w_1/out[7]_i_10/O
                         net (fo=1, routed)           0.196     2.798    w_1/sub1_left[0]
    SLICE_X31Y39         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.968 r  w_1/out_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     2.996    w_1/out_reg[7]_i_2__0_n_1
    SLICE_X31Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.019 r  w_1/out_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.047    w_1/out_reg[15]_i_2__0_n_1
    SLICE_X31Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.070 r  w_1/out_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.098    w_1/out_reg[23]_i_2__0_n_1
    SLICE_X31Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.244 r  w_1/out_reg[31]_i_2__0/O[7]
                         net (fo=1, routed)           0.146     3.390    fsm5/out[15]
    SLICE_X31Y43         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     3.503 r  fsm5/out[31]_i_1__1/O
                         net (fo=1, routed)           0.077     3.580    w_1/D[15]
    SLICE_X31Y43         FDRE                                         r  w_1/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    w_1/clk
    SLICE_X31Y43         FDRE                                         r  w_1/out_reg[31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y43         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    w_1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_1/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 1.135ns (32.263%)  route 2.383ns (67.737%))
  Logic Levels:           11  (CARRY8=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.035     0.035    fsm14/clk
    SLICE_X25Y57         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm14/out_reg[1]/Q
                         net (fo=16, routed)          0.340     0.471    fsm14/fsm14_out[1]
    SLICE_X25Y56         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     0.618 f  fsm14/out[0]_i_2__3/O
                         net (fo=7, routed)           0.282     0.900    fsm6/out_reg[0]_5
    SLICE_X25Y53         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     0.939 f  fsm6/out[3]_i_3__1/O
                         net (fo=14, routed)          0.203     1.142    fsm6/out[3]_i_3__1_n_1
    SLICE_X26Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     1.256 f  fsm6/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=10, routed)          0.112     1.368    fsm5/out_reg[1]_3
    SLICE_X26Y54         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     1.468 f  fsm5/out[31]_i_2__1/O
                         net (fo=5, routed)           0.123     1.591    fsm4/out_reg[0]_6
    SLICE_X27Y54         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.100     1.691 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=43, routed)          0.795     2.486    w_1/out_reg[31]_i_2__0_0
    SLICE_X32Y39         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     2.602 r  w_1/out[7]_i_10/O
                         net (fo=1, routed)           0.196     2.798    w_1/sub1_left[0]
    SLICE_X31Y39         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.968 r  w_1/out_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     2.996    w_1/out_reg[7]_i_2__0_n_1
    SLICE_X31Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.019 r  w_1/out_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.047    w_1/out_reg[15]_i_2__0_n_1
    SLICE_X31Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.070 r  w_1/out_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.098    w_1/out_reg[23]_i_2__0_n_1
    SLICE_X31Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.207 r  w_1/out_reg[31]_i_2__0/O[4]
                         net (fo=1, routed)           0.189     3.396    fsm5/out[13]
    SLICE_X32Y42         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.494 r  fsm5/out[28]_i_1/O
                         net (fo=1, routed)           0.059     3.553    w_1/D[13]
    SLICE_X32Y42         FDRE                                         r  w_1/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.024     7.024    w_1/clk
    SLICE_X32Y42         FDRE                                         r  w_1/out_reg[28]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X32Y42         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    w_1/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_1/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.127ns (32.292%)  route 2.363ns (67.708%))
  Logic Levels:           11  (CARRY8=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.035     0.035    fsm14/clk
    SLICE_X25Y57         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm14/out_reg[1]/Q
                         net (fo=16, routed)          0.340     0.471    fsm14/fsm14_out[1]
    SLICE_X25Y56         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     0.618 f  fsm14/out[0]_i_2__3/O
                         net (fo=7, routed)           0.282     0.900    fsm6/out_reg[0]_5
    SLICE_X25Y53         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     0.939 f  fsm6/out[3]_i_3__1/O
                         net (fo=14, routed)          0.203     1.142    fsm6/out[3]_i_3__1_n_1
    SLICE_X26Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     1.256 f  fsm6/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=10, routed)          0.112     1.368    fsm5/out_reg[1]_3
    SLICE_X26Y54         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     1.468 f  fsm5/out[31]_i_2__1/O
                         net (fo=5, routed)           0.123     1.591    fsm4/out_reg[0]_6
    SLICE_X27Y54         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.100     1.691 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=43, routed)          0.795     2.486    w_1/out_reg[31]_i_2__0_0
    SLICE_X32Y39         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     2.602 r  w_1/out[7]_i_10/O
                         net (fo=1, routed)           0.196     2.798    w_1/sub1_left[0]
    SLICE_X31Y39         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.968 r  w_1/out_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     2.996    w_1/out_reg[7]_i_2__0_n_1
    SLICE_X31Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.019 r  w_1/out_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.047    w_1/out_reg[15]_i_2__0_n_1
    SLICE_X31Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.070 r  w_1/out_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.098    w_1/out_reg[23]_i_2__0_n_1
    SLICE_X31Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     3.184 r  w_1/out_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.151     3.335    fsm5/out[12]
    SLICE_X31Y44         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     3.448 r  fsm5/out[26]_i_1/O
                         net (fo=1, routed)           0.077     3.525    w_1/D[12]
    SLICE_X31Y44         FDRE                                         r  w_1/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    w_1/clk
    SLICE_X31Y44         FDRE                                         r  w_1/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y44         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    w_1/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  3.493    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_1/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.088ns (31.202%)  route 2.399ns (68.798%))
  Logic Levels:           10  (CARRY8=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.035     0.035    fsm14/clk
    SLICE_X25Y57         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm14/out_reg[1]/Q
                         net (fo=16, routed)          0.340     0.471    fsm14/fsm14_out[1]
    SLICE_X25Y56         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     0.618 f  fsm14/out[0]_i_2__3/O
                         net (fo=7, routed)           0.282     0.900    fsm6/out_reg[0]_5
    SLICE_X25Y53         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     0.939 f  fsm6/out[3]_i_3__1/O
                         net (fo=14, routed)          0.203     1.142    fsm6/out[3]_i_3__1_n_1
    SLICE_X26Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     1.256 f  fsm6/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=10, routed)          0.112     1.368    fsm5/out_reg[1]_3
    SLICE_X26Y54         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     1.468 f  fsm5/out[31]_i_2__1/O
                         net (fo=5, routed)           0.123     1.591    fsm4/out_reg[0]_6
    SLICE_X27Y54         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.100     1.691 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=43, routed)          0.795     2.486    w_1/out_reg[31]_i_2__0_0
    SLICE_X32Y39         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     2.602 r  w_1/out[7]_i_10/O
                         net (fo=1, routed)           0.196     2.798    w_1/sub1_left[0]
    SLICE_X31Y39         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.968 r  w_1/out_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     2.996    w_1/out_reg[7]_i_2__0_n_1
    SLICE_X31Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.019 r  w_1/out_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.047    w_1/out_reg[15]_i_2__0_n_1
    SLICE_X31Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     3.192 r  w_1/out_reg[23]_i_2__0/O[5]
                         net (fo=1, routed)           0.210     3.402    fsm5/out[8]
    SLICE_X31Y44         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     3.440 r  fsm5/out[21]_i_1/O
                         net (fo=1, routed)           0.082     3.522    w_1/D[8]
    SLICE_X31Y44         FDRE                                         r  w_1/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    w_1/clk
    SLICE_X31Y44         FDRE                                         r  w_1/out_reg[21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y44         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    w_1/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_1/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.123ns (32.205%)  route 2.364ns (67.795%))
  Logic Levels:           11  (CARRY8=4 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.035     0.035    fsm14/clk
    SLICE_X25Y57         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm14/out_reg[1]/Q
                         net (fo=16, routed)          0.340     0.471    fsm14/fsm14_out[1]
    SLICE_X25Y56         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     0.618 f  fsm14/out[0]_i_2__3/O
                         net (fo=7, routed)           0.282     0.900    fsm6/out_reg[0]_5
    SLICE_X25Y53         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     0.939 f  fsm6/out[3]_i_3__1/O
                         net (fo=14, routed)          0.203     1.142    fsm6/out[3]_i_3__1_n_1
    SLICE_X26Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     1.256 f  fsm6/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=10, routed)          0.112     1.368    fsm5/out_reg[1]_3
    SLICE_X26Y54         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     1.468 f  fsm5/out[31]_i_2__1/O
                         net (fo=5, routed)           0.123     1.591    fsm4/out_reg[0]_6
    SLICE_X27Y54         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.100     1.691 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=43, routed)          0.795     2.486    w_1/out_reg[31]_i_2__0_0
    SLICE_X32Y39         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     2.602 r  w_1/out[7]_i_10/O
                         net (fo=1, routed)           0.196     2.798    w_1/sub1_left[0]
    SLICE_X31Y39         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.968 r  w_1/out_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     2.996    w_1/out_reg[7]_i_2__0_n_1
    SLICE_X31Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.019 r  w_1/out_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.047    w_1/out_reg[15]_i_2__0_n_1
    SLICE_X31Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.070 r  w_1/out_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.098    w_1/out_reg[23]_i_2__0_n_1
    SLICE_X31Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.195 r  w_1/out_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.147     3.342    fsm5/out[11]
    SLICE_X31Y43         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     3.440 r  fsm5/out[25]_i_1/O
                         net (fo=1, routed)           0.082     3.522    w_1/D[11]
    SLICE_X31Y43         FDRE                                         r  w_1/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    w_1/clk
    SLICE_X31Y43         FDRE                                         r  w_1/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y43         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    w_1/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.522    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_1/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 1.114ns (31.975%)  route 2.370ns (68.025%))
  Logic Levels:           10  (CARRY8=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.035     0.035    fsm14/clk
    SLICE_X25Y57         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm14/out_reg[1]/Q
                         net (fo=16, routed)          0.340     0.471    fsm14/fsm14_out[1]
    SLICE_X25Y56         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     0.618 f  fsm14/out[0]_i_2__3/O
                         net (fo=7, routed)           0.282     0.900    fsm6/out_reg[0]_5
    SLICE_X25Y53         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     0.939 f  fsm6/out[3]_i_3__1/O
                         net (fo=14, routed)          0.203     1.142    fsm6/out[3]_i_3__1_n_1
    SLICE_X26Y53         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     1.256 f  fsm6/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=10, routed)          0.112     1.368    fsm5/out_reg[1]_3
    SLICE_X26Y54         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     1.468 f  fsm5/out[31]_i_2__1/O
                         net (fo=5, routed)           0.123     1.591    fsm4/out_reg[0]_6
    SLICE_X27Y54         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.100     1.691 f  fsm4/out_tmp_reg_i_34/O
                         net (fo=43, routed)          0.795     2.486    w_1/out_reg[31]_i_2__0_0
    SLICE_X32Y39         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     2.602 r  w_1/out[7]_i_10/O
                         net (fo=1, routed)           0.196     2.798    w_1/sub1_left[0]
    SLICE_X31Y39         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     2.968 r  w_1/out_reg[7]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     2.996    w_1/out_reg[7]_i_2__0_n_1
    SLICE_X31Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.019 r  w_1/out_reg[15]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.047    w_1/out_reg[15]_i_2__0_n_1
    SLICE_X31Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     3.156 r  w_1/out_reg[23]_i_2__0/O[4]
                         net (fo=1, routed)           0.205     3.361    w_1/sub1_out[20]
    SLICE_X30Y41         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     3.461 r  w_1/out[20]_i_1/O
                         net (fo=1, routed)           0.058     3.519    w_1/w_1_in[20]
    SLICE_X30Y41         FDRE                                         r  w_1/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.024     7.024    w_1/clk
    SLICE_X30Y41         FDRE                                         r  w_1/out_reg[20]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y41         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    w_1/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                  3.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 div_pipe1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read5_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X23Y77         FDRE                                         r  div_pipe1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y77         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/out_reg[8]/Q
                         net (fo=1, routed)           0.056     0.107    bin_read5_0/div_pipe1_out[8]
    SLICE_X23Y76         FDRE                                         r  bin_read5_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.019     0.019    bin_read5_0/clk
    SLICE_X23Y76         FDRE                                         r  bin_read5_0/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y76         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read5_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X29Y36         FDRE                                         r  mult_pipe1/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[6]/Q
                         net (fo=1, routed)           0.056     0.108    bin_read2_0/Q[6]
    SLICE_X30Y36         FDRE                                         r  bin_read2_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X30Y36         FDRE                                         r  bin_read2_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y36         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X27Y45         FDRE                                         r  div_pipe0/quotient_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[24]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[24]
    SLICE_X27Y45         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[24]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[24]_i_1_n_1
    SLICE_X27Y45         FDRE                                         r  div_pipe0/quotient_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X27Y45         FDRE                                         r  div_pipe0/quotient_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y45         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X26Y45         FDRE                                         r  div_pipe0/quotient_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[27]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[27]
    SLICE_X26Y45         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[27]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[27]_i_1_n_1
    SLICE_X26Y45         FDRE                                         r  div_pipe0/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X26Y45         FDRE                                         r  div_pipe0/quotient_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y45         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X25Y42         FDRE                                         r  div_pipe0/quotient_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[3]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[3]
    SLICE_X25Y42         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[3]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[3]_i_1_n_1
    SLICE_X25Y42         FDRE                                         r  div_pipe0/quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X25Y42         FDRE                                         r  div_pipe0/quotient_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y42         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X22Y78         FDRE                                         r  div_pipe1/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[13]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[13]
    SLICE_X22Y78         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe1/quotient[13]_i_1__0/O
                         net (fo=1, routed)           0.015     0.106    div_pipe1/quotient[13]_i_1__0_n_1
    SLICE_X22Y78         FDRE                                         r  div_pipe1/quotient_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X22Y78         FDRE                                         r  div_pipe1/quotient_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y78         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X21Y76         FDRE                                         r  div_pipe1/quotient_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[17]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[17]
    SLICE_X21Y76         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe1/quotient[17]_i_1__0/O
                         net (fo=1, routed)           0.015     0.106    div_pipe1/quotient[17]_i_1__0_n_1
    SLICE_X21Y76         FDRE                                         r  div_pipe1/quotient_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X21Y76         FDRE                                         r  div_pipe1/quotient_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y76         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    par_done_reg4/clk
    SLICE_X27Y58         FDRE                                         r  par_done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg4/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset1/par_done_reg4_out
    SLICE_X27Y58         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset1/out[0]_i_1__41/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg4/out_reg[0]_1
    SLICE_X27Y58         FDRE                                         r  par_done_reg4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    par_done_reg4/clk
    SLICE_X27Y58         FDRE                                         r  par_done_reg4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y58         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 div_pipe1/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read5_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.013     0.013    div_pipe1/clk
    SLICE_X22Y75         FDRE                                         r  div_pipe1/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y75         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  div_pipe1/out_reg[5]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read5_0/div_pipe1_out[5]
    SLICE_X22Y76         FDRE                                         r  bin_read5_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.019     0.019    bin_read5_0/clk
    SLICE_X22Y76         FDRE                                         r  bin_read5_0/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y76         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read5_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X27Y42         FDRE                                         r  div_pipe0/quotient_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[18]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[18]
    SLICE_X27Y42         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[18]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[18]_i_1_n_1
    SLICE_X27Y42         FDRE                                         r  div_pipe0/quotient_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X27Y42         FDRE                                         r  div_pipe0/quotient_reg[18]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y42         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y20  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y22  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y16  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y24  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y25  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y26  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y28  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X23Y53   A_i_k_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y52   A_i_k_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y53   A_i_k_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y53   A_i_k_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y52   A_i_k_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y52   A_i_k_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y52   A_i_k_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y51   A_i_k_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y51   A_i_k_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y54   A_i_k_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y53   A_i_k_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y53   A_i_k_0/out_reg[15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y53   A_i_k_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y53   A_i_k_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y52   A_i_k_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y52   A_i_k_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y52   A_i_k_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y52   A_i_k_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y52   A_i_k_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y52   A_i_k_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y51   A_i_k_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y51   A_i_k_0/out_reg[12]/C



