Command: vcs -full64 -sverilog +v2k -debug_access+all -debug_acc+pp+dmptf -ntb_opts \
uvm-1.2 +ntb_random_seed_automatic +memcbk +vcs+fsdbon+all -override_timescale=1ns/1ps \
-l axi_fifo_compile.log +plusarg_ignore -f ../axi4_fifo_copy.f
                         Chronologic VCS (TM)
      Version Q-2020.03-SP2-8_Full64 -- Fri Aug 18 18:56:28 2023
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[UNK_COMP_ARG] Unknown compile time plus argument used
  Unknown compile time plus argument 'ntb_random_seed_automatic' is ignored.

 + use `+plusarg_save' to bind in runtime plusargs;
 + use `+plusarg_ignore' to suppress this message.
Parsing design file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_pkg.sv'
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/uvm_version_defines.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/uvm_global_defines.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/snps_macros.svp'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/uvm_message_defines.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/uvm_phase_defines.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/uvm_object_defines.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/uvm_printer_defines.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/uvm_tlm_defines.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm_imps.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/uvm_tlm_defines.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/uvm_sequence_defines.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/uvm_callback_defines.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/uvm_reg_defines.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/uvm_deprecated_defines.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dpi/uvm_dpi.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dpi/uvm_hdl.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dpi/uvm_dpi.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dpi/uvm_svcmd_dpi.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dpi/uvm_dpi.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dpi/uvm_regex.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dpi/uvm_dpi.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_coreservice.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_version.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_object_globals.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_misc.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_object.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_pool.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_queue.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_factory.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_registry.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_spell_chkr.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_resource.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_resource_specializations.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_resource_db.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_config_db.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_printer.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_comparer.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_packer.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_links.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_tr_database.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_tr_stream.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_recorder.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_event_callback.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_event.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_barrier.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_callback.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_callback.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_report_message.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_report_catcher.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_report_server.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_report_handler.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_report_object.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_transaction.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_phase.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_domain.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_bottomup_phase.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_topdown_phase.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_task_phase.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_common_phases.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_runtime_phases.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_component.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_root.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_component.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_objection.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_heartbeat.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_globals.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_cmdline_processor.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_traversal.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_base.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dap/uvm_dap.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dap/uvm_set_get_dap_base.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dap/uvm_dap.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dap/uvm_simple_lock_dap.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dap/uvm_dap.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dap/uvm_get_to_lock_dap.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dap/uvm_dap.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dap/uvm_set_before_get_dap.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/dap/uvm_dap.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm_ifs.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_sqr_ifs.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/base/uvm_port_base.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm_imps.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_imps.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_ports.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_exports.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_analysis_port.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm_fifo_base.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm_fifos.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm_req_rsp.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_sqr_connections.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm1/uvm_tlm.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_pair.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_policies.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_in_order_comparator.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_algorithmic_comparator.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_random_stimulus.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_subscriber.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_monitor.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_driver.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_push_driver.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_scoreboard.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_agent.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_env.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_test.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/comps/uvm_comps.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_sequence_item.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_sequencer_base.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_sequencer_analysis_fifo.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_sequencer_param_base.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_sequencer.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_push_sequencer.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_sequence_base.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_sequence.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_sequence_library.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_seq.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_sequence_builtin.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/seq/uvm_seq.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2_defines.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2_time.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2_generic_payload.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2_ifs.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2_imps.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2_ports.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2_exports.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2_sockets_base.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2_sockets.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/tlm2/uvm_tlm2.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_item.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_adapter.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_predictor.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_sequence.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_cbs.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_backdoor.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_field.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_vreg_field.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_indirect.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_fifo.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_file.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_mem_mam.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_vreg.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_mem.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_map.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_block.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/sequences/uvm_reg_hw_reset_seq.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/sequences/uvm_reg_bit_bash_seq.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/sequences/uvm_mem_walk_seq.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/sequences/uvm_mem_access_seq.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/sequences/uvm_reg_access_seq.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/sequences/uvm_reg_mem_shared_access_seq.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/sequences/uvm_reg_mem_built_in_seq.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/snps_uvm_reg_bank.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/reg/uvm_reg_model.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_pkg.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/vcs_uvm_alt.sv'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_pkg.sv'.
Parsing design file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/uvm_custom_install_vcs_recorder.sv'
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/msglog.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/uvm_msglog_report_server.sv'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/uvm_vcs_recorder.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/uvm_vcs_tr_database.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/uvm_vcs_tr_stream.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/uvm_vcs_tr_database.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/uvm_vcs_recorder.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/uvm_vcs_record_interface.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/macros/uvm_global_defines.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/uvm_vcs_record_interface.sv'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/vcs/uvm_custom_install_vcs_recorder.sv'.
Parsing design file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_custom_install_verdi_recorder.sv'
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_recorder.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_pli_base.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_recorder.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_tr_database.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_tr_stream.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_tr_database.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_recorder.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_reg_map_recording.sv'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_message_catcher.svh'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_pli_base.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_message_catcher.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_factory.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/./dpi/uvm_verdi_dpi.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_reg_recording.sv'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/hwetools/synosys/installed_tools/verdi/Q-2020.03-SP2-8/share/PLI/VCS/include/verdi_trans_recorder_dpi.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_verdi_pli.svh'.
Back to file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_custom_install_verdi_recorder.sv'.
Parsing design file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/verdi/uvm_custom_install_verdi_recorder.sv'
Parsing design file '../../src/rtl/AXI_MASTER_WRITE__CONTROL.v'
Parsing design file '../../src/rtl/AXI_MASTER_READ_Control.v'
Parsing design file '../../src/rtl/sync_fifo.v'
Parsing design file '../../src/rtl/design_fifo.v'
Parsing design file '../../src/rtl/decoder.v'
Parsing design file '../../src/rtl/AXI_Master.v'
Parsing design file '../../src/rtl/Top_Module_AXI4.v'
Parsing design file '../../src/globals/axi4_globals_pkg.sv'
Parsing design file '../../src/hdl_top/slave_assertions.sv'
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../../src/hdl_top/slave_assertions.sv'.
Parsing design file '../../src/hdl_top/tb_slave_assertions.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../../src/hdl_top/tb_slave_assertions.sv, 7
$unit
  Package 'axi4_globals_pkg' already wildcard imported. 
  Ignoring axi4_globals_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../../src/hdl_top/tb_slave_assertions.sv'.
Parsing design file '../../src/hdl_top/axi4_interface/axi4_if.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../../src/hdl_top/axi4_interface/axi4_if.sv, 5
$unit
  Package 'axi4_globals_pkg' already wildcard imported. 
  Ignoring axi4_globals_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing design file '../../src/verif/bfm/write_fifo/fifo_interface/fifo_interface.sv'
Parsing design file '../../src/verif/vip/axi_slave_vip/axi_slave_pkg.sv'
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../../src/verif/vip/axi_slave_vip/axi_slave_pkg.sv'.
Parsing included file '../../src/verif/vip/axi_slave_vip/axi4_slave_tx.sv'.
Back to file '../../src/verif/vip/axi_slave_vip/axi_slave_pkg.sv'.
Parsing included file '../../src/verif/vip/axi_slave_vip/axi4_slave_agent_config.sv'.
Back to file '../../src/verif/vip/axi_slave_vip/axi_slave_pkg.sv'.
Parsing included file '../../src/verif/vip/axi_slave_vip/axi4_slave_seq_item_converter.sv'.
Back to file '../../src/verif/vip/axi_slave_vip/axi_slave_pkg.sv'.
Parsing included file '../../src/verif/vip/axi_slave_vip/axi4_slave_cfg_converter.sv'.
Back to file '../../src/verif/vip/axi_slave_vip/axi_slave_pkg.sv'.
Parsing included file '../../src/verif/vip/axi_slave_vip/axi4_slave_coverage.sv'.
Back to file '../../src/verif/vip/axi_slave_vip/axi_slave_pkg.sv'.
Parsing included file '../../src/verif/vip/axi_slave_vip/axi4_slave_write_sequencer.sv'.
Back to file '../../src/verif/vip/axi_slave_vip/axi_slave_pkg.sv'.
Parsing included file '../../src/verif/vip/axi_slave_vip/axi4_slave_read_sequencer.sv'.
Back to file '../../src/verif/vip/axi_slave_vip/axi_slave_pkg.sv'.
Parsing included file '../../src/verif/vip/axi_slave_vip/axi4_slave_driver_proxy.sv'.
Back to file '../../src/verif/vip/axi_slave_vip/axi_slave_pkg.sv'.
Parsing included file '../../src/verif/vip/axi_slave_vip/axi4_slave_monitor_proxy.sv'.
Back to file '../../src/verif/vip/axi_slave_vip/axi_slave_pkg.sv'.
Parsing included file '../../src/verif/vip/axi_slave_vip/axi4_slave_agent.sv'.
Back to file '../../src/verif/vip/axi_slave_vip/axi_slave_pkg.sv'.
Parsing design file '../../src/verif/bfm/write_fifo/write_fifo_pkg.sv'
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../../src/verif/bfm/write_fifo/write_fifo_pkg.sv'.
Parsing included file '../../src/verif/bfm/write_fifo/write_fifo_seq_item.sv'.
Back to file '../../src/verif/bfm/write_fifo/write_fifo_pkg.sv'.
Parsing included file '../../src/verif/bfm/write_fifo/axi4_slave_nbk_base_seq.sv'.
Back to file '../../src/verif/bfm/write_fifo/write_fifo_pkg.sv'.
Parsing included file '../../src/verif/bfm/write_fifo/axi4_slave_nbk_write_64b_transfer_seq.sv'.
Back to file '../../src/verif/bfm/write_fifo/write_fifo_pkg.sv'.
Parsing included file '../../src/verif/bfm/write_fifo/fifo_bfm_base_seq.sv'.
Back to file '../../src/verif/bfm/write_fifo/write_fifo_pkg.sv'.
Parsing included file '../../src/verif/bfm/write_fifo/fifo_bfm_wr_seq.sv'.
Back to file '../../src/verif/bfm/write_fifo/write_fifo_pkg.sv'.
Parsing included file '../../src/verif/bfm/write_fifo/write_sequencer.sv'.
Back to file '../../src/verif/bfm/write_fifo/write_fifo_pkg.sv'.
Parsing included file '../../src/verif/bfm/write_fifo/write_driver.sv'.
Back to file '../../src/verif/bfm/write_fifo/write_fifo_pkg.sv'.
Parsing included file '../../src/verif/bfm/write_fifo/write_monitor.sv'.
Back to file '../../src/verif/bfm/write_fifo/write_fifo_pkg.sv'.
Parsing included file '../../src/verif/bfm/write_fifo/write_agent.sv'.
Back to file '../../src/verif/bfm/write_fifo/write_fifo_pkg.sv'.
Parsing design file '../../src/verif/bfm/read_fifo/read_fifo_pkg.sv'
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../../src/verif/bfm/read_fifo/read_fifo_pkg.sv'.
Parsing included file '../../src/verif/bfm/read_fifo/read_fifo_monitor.sv'.
Back to file '../../src/verif/bfm/read_fifo/read_fifo_pkg.sv'.
Parsing included file '../../src/verif/bfm/read_fifo/read_agent.sv'.
Back to file '../../src/verif/bfm/read_fifo/read_fifo_pkg.sv'.
Parsing design file '../../src/hdl_top/slave_agent_bfm/axi4_slave_driver_bfm.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../../src/hdl_top/slave_agent_bfm/axi4_slave_driver_bfm.sv, 9
$unit
  Package 'axi4_globals_pkg' already wildcard imported. 
  Ignoring axi4_globals_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../../src/hdl_top/slave_agent_bfm/axi4_slave_driver_bfm.sv'.
Parsing design file '../../src/hdl_top/slave_agent_bfm/axi4_slave_monitor_bfm.sv'

Note-[SV-LCM-PPWI] Package previously wildcard imported
../../src/hdl_top/slave_agent_bfm/axi4_slave_monitor_bfm.sv, 9
$unit
  Package 'axi4_globals_pkg' already wildcard imported. 
  Ignoring axi4_globals_pkg::*
  See the SystemVerilog LRM(1800-2005), section 19.2.1.

Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../../src/hdl_top/slave_agent_bfm/axi4_slave_monitor_bfm.sv'.
Parsing design file '../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv'
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv'.
Parsing design file '../../src/verif/tb/env/axi_env_pkg.sv'
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../../src/verif/tb/env/axi_env_pkg.sv'.
Parsing included file '../../src/verif/tb/env/axi_env.sv'.
Back to file '../../src/verif/tb/env/axi_env_pkg.sv'.
Parsing design file '../../src/verif/tb/test/test_pkg.sv'
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../../src/verif/tb/test/test_pkg.sv'.
Parsing included file '../../src/verif/tb/test/fifo_bfm_base_test.sv'.
Back to file '../../src/verif/tb/test/test_pkg.sv'.
Parsing included file '../../src/verif/tb/test/fifo_bfm_wr_test.sv'.
Back to file '../../src/verif/tb/test/test_pkg.sv'.
Parsing design file '../../src/verif/tb/top.sv'
Parsing included file '/hwetools/synosys/installed_tools/vcs/Q-2020.03-SP2-8/etc/uvm-1.2/uvm_macros.svh'.
Back to file '../../src/verif/tb/top.sv'.
Top Level Modules:
       uvm_custom_install_recording
       uvm_custom_install_verdi_recording
       tb_slave_assertions
       top
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
../../src/verif/tb/top.sv, 83
top, "Top_Module_AXI4 project_axi4_top( .clk (aclk),  .rstn (aresetn),  .ACLK (aclk),  .ARESETn (aresetn),  .AWID_a (intf.awid),  .AWADDR_a (intf.awaddr),  .AWLEN_a (intf.awlen),  .AWSIZE_a (intf.awsize),  .AWBURST_a (intf.awburst),  .AWLOCK_a (intf.awlock),  .AWCACHE_a (intf.awcache),  .AWPROT_a (intf.awprot),  .AWREADY_a (intf.awready),  .AWVALID_a (intf.awvalid),  .ARID_a (intf.arid),  .ARADDR_a (intf.araddr),  .ARLEN_a (intf.arlen),  .ARSIZE_a (intf.arsize),  .ARBURST_a (intf.arburst),  .ARLOCK_a (intf.arlock),  .ARCACHE_a (intf.arcache),  .ARPROT_a (intf.arprot),  .ARVALID_a (intf.arvalid),  .ARREADY_a (intf.arready),  .WDATA_a (intf.wdata),  .WSTRB_a (intf.wstrb),  .WLAST_a (intf.wlast),  .WVALID_a (intf.wvalid),  .WREADY_a (intf.wready),  .RREADY_a (in ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/AXI_Master.v, 122
"AXI_MASTER_WRITE__CONTROL #(32, 64, , , , , , , , , ) AXI_WRITE_CONTROL( .AClk (AClk),  .ARst (ARstn),  .AWID (AWID),  .AWADDR (AWADDR),  .AWLEN (AWLEN),  .AWSIZE (AWSIZE),  .AWBURST (AWBURST),  .AWVALID (AWVALID),  .AWLOCK (AWLOCK),  .AWCACHE (AWCACHE),  .AWPROT (AWPROT),  .AWREADY (AWREADY),  .WID (WID),  .WSTRB (WSTRB),  .WDATA (WDATA),  .WLAST (WLAST),  .WVALID (WVALID),  .WREADY (WREADY),  .BID (BID),  .BRESP (BRESP),  .BVALID (BVALID),  .BREADY (BREADY),  .awaddr_d (awaddr_d),  .TXN_ID_W_d (TXN_ID_W_d),  .awburst_d (awburst_d),  .awlen_d (awlen_d),  .awsize_d (awsize_d),  .awlock_d (awlock_d),  .awcache_d (awcache_d),  .awprot_d (awprot_d),  .wdata_d (wdata_d),  .wstrb_d (wstrb_d),  .bresp_d (bresp_d),  .bid_d (bid_d),  .wr_rsp_en_d (wr_rsp_en_d), ... "
  The following 8-bit expression is connected to 4-bit port "AWID" of module 
  "AXI_MASTER_WRITE__CONTROL", instance "AXI_WRITE_CONTROL".
  Expression: AWID
  Instantiated module defined at: "../../src/rtl/AXI_MASTER_WRITE__CONTROL.v",
  21
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/AXI_Master.v, 122
"AXI_MASTER_WRITE__CONTROL #(32, 64, , , , , , , , , ) AXI_WRITE_CONTROL( .AClk (AClk),  .ARst (ARstn),  .AWID (AWID),  .AWADDR (AWADDR),  .AWLEN (AWLEN),  .AWSIZE (AWSIZE),  .AWBURST (AWBURST),  .AWVALID (AWVALID),  .AWLOCK (AWLOCK),  .AWCACHE (AWCACHE),  .AWPROT (AWPROT),  .AWREADY (AWREADY),  .WID (WID),  .WSTRB (WSTRB),  .WDATA (WDATA),  .WLAST (WLAST),  .WVALID (WVALID),  .WREADY (WREADY),  .BID (BID),  .BRESP (BRESP),  .BVALID (BVALID),  .BREADY (BREADY),  .awaddr_d (awaddr_d),  .TXN_ID_W_d (TXN_ID_W_d),  .awburst_d (awburst_d),  .awlen_d (awlen_d),  .awsize_d (awsize_d),  .awlock_d (awlock_d),  .awcache_d (awcache_d),  .awprot_d (awprot_d),  .wdata_d (wdata_d),  .wstrb_d (wstrb_d),  .bresp_d (bresp_d),  .bid_d (bid_d),  .wr_rsp_en_d (wr_rsp_en_d), ... "
  The following 8-bit expression is connected to 4-bit port "awlen_d" of 
  module "AXI_MASTER_WRITE__CONTROL", instance "AXI_WRITE_CONTROL".
  Expression: awlen_d
  Instantiated module defined at: "../../src/rtl/AXI_MASTER_WRITE__CONTROL.v",
  21
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/AXI_Master.v, 178
"AXI_MASTER_READ_Control #(32, 64, , , , , , , ) AXI_READ_CONTROL( .AClk (AClk),  .ARst (ARstn),  .ARID (ARID),  .ARADDR (ARADDR),  .ARLEN (ARLEN),  .ARSIZE (ARSIZE),  .ARBURST (ARBURST),  .ARVALID (ARVALID),  .ARLOCK (ARLOCK),  .ARCACHE (ARCACHE),  .ARPROT (ARPROT),  .ARREADY (ARREADY),  .RDATA (RDATA),  .RRESP (RRESP),  .RLAST (RLAST),  .RID (RID),  .RVALID (RVALID),  .RREADY (RREADY),  .araddr_d (araddr_d),  .TXN_ID_R_d (TXN_ID_R_d),  .arburst_d (arburst_d),  .arlen_d (arlen_d),  .arsize_d (arsize_d),  .arlock_d (arlock_d),  .arcache_d (arcache_d),  .arprot_d (arprot_d),  .rdata_d (rdata_d),  .rresp_d (rresp_d),  .rid_d (rid_d),  .rd_rsp_en_d (rd_rsp_en_d),  .r_last_d (r_last_d),  .rd_trn_en (rd_trn_en));"
  The following 4-bit expression is connected to 8-bit port "ARID" of module 
  "AXI_MASTER_READ_Control", instance "AXI_READ_CONTROL".
  Expression: ARID
  Instantiated module defined at: "../../src/rtl/AXI_MASTER_READ_Control.v", 
  21
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/AXI_Master.v, 178
"AXI_MASTER_READ_Control #(32, 64, , , , , , , ) AXI_READ_CONTROL( .AClk (AClk),  .ARst (ARstn),  .ARID (ARID),  .ARADDR (ARADDR),  .ARLEN (ARLEN),  .ARSIZE (ARSIZE),  .ARBURST (ARBURST),  .ARVALID (ARVALID),  .ARLOCK (ARLOCK),  .ARCACHE (ARCACHE),  .ARPROT (ARPROT),  .ARREADY (ARREADY),  .RDATA (RDATA),  .RRESP (RRESP),  .RLAST (RLAST),  .RID (RID),  .RVALID (RVALID),  .RREADY (RREADY),  .araddr_d (araddr_d),  .TXN_ID_R_d (TXN_ID_R_d),  .arburst_d (arburst_d),  .arlen_d (arlen_d),  .arsize_d (arsize_d),  .arlock_d (arlock_d),  .arcache_d (arcache_d),  .arprot_d (arprot_d),  .rdata_d (rdata_d),  .rresp_d (rresp_d),  .rid_d (rid_d),  .rd_rsp_en_d (rd_rsp_en_d),  .r_last_d (r_last_d),  .rd_trn_en (rd_trn_en));"
  The following 4-bit expression is connected to 8-bit port "RID" of module 
  "AXI_MASTER_READ_Control", instance "AXI_READ_CONTROL".
  Expression: RID
  Instantiated module defined at: "../../src/rtl/AXI_MASTER_READ_Control.v", 
  21
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/AXI_Master.v, 178
"AXI_MASTER_READ_Control #(32, 64, , , , , , , ) AXI_READ_CONTROL( .AClk (AClk),  .ARst (ARstn),  .ARID (ARID),  .ARADDR (ARADDR),  .ARLEN (ARLEN),  .ARSIZE (ARSIZE),  .ARBURST (ARBURST),  .ARVALID (ARVALID),  .ARLOCK (ARLOCK),  .ARCACHE (ARCACHE),  .ARPROT (ARPROT),  .ARREADY (ARREADY),  .RDATA (RDATA),  .RRESP (RRESP),  .RLAST (RLAST),  .RID (RID),  .RVALID (RVALID),  .RREADY (RREADY),  .araddr_d (araddr_d),  .TXN_ID_R_d (TXN_ID_R_d),  .arburst_d (arburst_d),  .arlen_d (arlen_d),  .arsize_d (arsize_d),  .arlock_d (arlock_d),  .arcache_d (arcache_d),  .arprot_d (arprot_d),  .rdata_d (rdata_d),  .rresp_d (rresp_d),  .rid_d (rid_d),  .rd_rsp_en_d (rd_rsp_en_d),  .r_last_d (r_last_d),  .rd_trn_en (rd_trn_en));"
  The following 8-bit expression is connected to 4-bit port "arlen_d" of 
  module "AXI_MASTER_READ_Control", instance "AXI_READ_CONTROL".
  Expression: arlen_d
  Instantiated module defined at: "../../src/rtl/AXI_MASTER_READ_Control.v", 
  21
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/AXI_Master.v, 178
"AXI_MASTER_READ_Control #(32, 64, , , , , , , ) AXI_READ_CONTROL( .AClk (AClk),  .ARst (ARstn),  .ARID (ARID),  .ARADDR (ARADDR),  .ARLEN (ARLEN),  .ARSIZE (ARSIZE),  .ARBURST (ARBURST),  .ARVALID (ARVALID),  .ARLOCK (ARLOCK),  .ARCACHE (ARCACHE),  .ARPROT (ARPROT),  .ARREADY (ARREADY),  .RDATA (RDATA),  .RRESP (RRESP),  .RLAST (RLAST),  .RID (RID),  .RVALID (RVALID),  .RREADY (RREADY),  .araddr_d (araddr_d),  .TXN_ID_R_d (TXN_ID_R_d),  .arburst_d (arburst_d),  .arlen_d (arlen_d),  .arsize_d (arsize_d),  .arlock_d (arlock_d),  .arcache_d (arcache_d),  .arprot_d (arprot_d),  .rdata_d (rdata_d),  .rresp_d (rresp_d),  .rid_d (rid_d),  .rd_rsp_en_d (rd_rsp_en_d),  .r_last_d (r_last_d),  .rd_trn_en (rd_trn_en));"
  The following 8-bit expression is connected to 4-bit port "rid_d" of module 
  "AXI_MASTER_READ_Control", instance "AXI_READ_CONTROL".
  Expression: rid_d
  Instantiated module defined at: "../../src/rtl/AXI_MASTER_READ_Control.v", 
  21
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/Top_Module_AXI4.v, 132
"my_decoder decoder( .clk (clk),  .rst_n (rstn),  .fifo_empty (FIFO_EMPTY),  .fifo_full (FIFO_FULL),  .fifo_rdata (READ_DATA),  .read_enable (READ_ENABLE),  .fifo_wdata (WRITE_DATA),  .write_enable (WRITE_ENABLE),  .write_data (write_data),  .bresp (bresp),  .bid (bid),  .rid (rid),  .rdata (rdata),  .rresp (rresp),  .rlast (rlast),  .wr_rsp_en (wr_rsp_en),  .rd_rsp_en (rd_rsp_en),  .awaddr (awaddr),  .txn_id_w (txn_id_w),  .awburst (awburst),  .awlen (awlen),  .awsize (awsize),  .awlock (awlock),  .awcache (awcache),  .awprot (awprot),  .wdata (wdata),  .wstrb (wstrb),  .araddr (araddr),  .txn_id_r (txn_id_r),  .arburst (arburst),  .arlen (arlen),  .arsize (arsize),  .arlock (arlock),  .arcache (arcache),  .arprot (arprot),  .wr_trn_en (wr_trn_en),  .rd ... "
  The following 2-bit expression is connected to 4-bit port "bresp" of module 
  "my_decoder", instance "decoder".
  Expression: bresp
  Instantiated module defined at: "../../src/rtl/decoder.v", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/Top_Module_AXI4.v, 132
"my_decoder decoder( .clk (clk),  .rst_n (rstn),  .fifo_empty (FIFO_EMPTY),  .fifo_full (FIFO_FULL),  .fifo_rdata (READ_DATA),  .read_enable (READ_ENABLE),  .fifo_wdata (WRITE_DATA),  .write_enable (WRITE_ENABLE),  .write_data (write_data),  .bresp (bresp),  .bid (bid),  .rid (rid),  .rdata (rdata),  .rresp (rresp),  .rlast (rlast),  .wr_rsp_en (wr_rsp_en),  .rd_rsp_en (rd_rsp_en),  .awaddr (awaddr),  .txn_id_w (txn_id_w),  .awburst (awburst),  .awlen (awlen),  .awsize (awsize),  .awlock (awlock),  .awcache (awcache),  .awprot (awprot),  .wdata (wdata),  .wstrb (wstrb),  .araddr (araddr),  .txn_id_r (txn_id_r),  .arburst (arburst),  .arlen (arlen),  .arsize (arsize),  .arlock (arlock),  .arcache (arcache),  .arprot (arprot),  .wr_trn_en (wr_trn_en),  .rd ... "
  The following 2-bit expression is connected to 4-bit port "bid" of module 
  "my_decoder", instance "decoder".
  Expression: bid
  Instantiated module defined at: "../../src/rtl/decoder.v", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/Top_Module_AXI4.v, 132
"my_decoder decoder( .clk (clk),  .rst_n (rstn),  .fifo_empty (FIFO_EMPTY),  .fifo_full (FIFO_FULL),  .fifo_rdata (READ_DATA),  .read_enable (READ_ENABLE),  .fifo_wdata (WRITE_DATA),  .write_enable (WRITE_ENABLE),  .write_data (write_data),  .bresp (bresp),  .bid (bid),  .rid (rid),  .rdata (rdata),  .rresp (rresp),  .rlast (rlast),  .wr_rsp_en (wr_rsp_en),  .rd_rsp_en (rd_rsp_en),  .awaddr (awaddr),  .txn_id_w (txn_id_w),  .awburst (awburst),  .awlen (awlen),  .awsize (awsize),  .awlock (awlock),  .awcache (awcache),  .awprot (awprot),  .wdata (wdata),  .wstrb (wstrb),  .araddr (araddr),  .txn_id_r (txn_id_r),  .arburst (arburst),  .arlen (arlen),  .arsize (arsize),  .arlock (arlock),  .arcache (arcache),  .arprot (arprot),  .wr_trn_en (wr_trn_en),  .rd ... "
  The following 8-bit expression is connected to 4-bit port "wstrb" of module 
  "my_decoder", instance "decoder".
  Expression: wstrb
  Instantiated module defined at: "../../src/rtl/decoder.v", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/Top_Module_AXI4.v, 132
"my_decoder decoder( .clk (clk),  .rst_n (rstn),  .fifo_empty (FIFO_EMPTY),  .fifo_full (FIFO_FULL),  .fifo_rdata (READ_DATA),  .read_enable (READ_ENABLE),  .fifo_wdata (WRITE_DATA),  .write_enable (WRITE_ENABLE),  .write_data (write_data),  .bresp (bresp),  .bid (bid),  .rid (rid),  .rdata (rdata),  .rresp (rresp),  .rlast (rlast),  .wr_rsp_en (wr_rsp_en),  .rd_rsp_en (rd_rsp_en),  .awaddr (awaddr),  .txn_id_w (txn_id_w),  .awburst (awburst),  .awlen (awlen),  .awsize (awsize),  .awlock (awlock),  .awcache (awcache),  .awprot (awprot),  .wdata (wdata),  .wstrb (wstrb),  .araddr (araddr),  .txn_id_r (txn_id_r),  .arburst (arburst),  .arlen (arlen),  .arsize (arsize),  .arlock (arlock),  .arcache (arcache),  .arprot (arprot),  .wr_trn_en (wr_trn_en),  .rd ... "
  The following 2-bit expression is connected to 10-bit port "arlock" of 
  module "my_decoder", instance "decoder".
  Expression: arlock
  Instantiated module defined at: "../../src/rtl/decoder.v", 1
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/Top_Module_AXI4.v, 175
"AXI_Master #(32, 64) DUT_axi( .AClk (ACLK),  .ARstn (ARESETn),  .AWID (AWID_a),  .AWADDR (AWADDR_a),  .AWLEN (AWLEN_a),  .AWSIZE (AWSIZE_a),  .AWBURST (AWBURST_a),  .AWVALID (AWVALID_a),  .AWREADY (AWREADY_a),  .AWLOCK (AWLOCK_a),  .AWCACHE (AWCACHE_a),  .AWPROT (AWPROT_a),  .WID (WID_a),  .WSTRB (WSTRB_a),  .WDATA (WDATA_a),  .WLAST (WLAST_a),  .WVALID (WVALID_a),  .WREADY (WREADY_a),  .BID (BID_a),  .BRESP (BRESP_a),  .BVALID (BVALID_a),  .BREADY (BREADY_a),  .ARID (ARID_a),  .ARADDR (ARADDR_a),  .ARLEN (ARLEN_a),  .ARSIZE (ARSIZE_a),  .ARBURST (ARBURST_a),  .ARVALID (ARVALID_a),  .ARLOCK (ARLOCK_a),  .ARCACHE (ARCACHE_a),  .ARPROT (ARPROT_a),  .ARREADY (ARREADY_a),  .RID (RID_a),  .RDATA (RDATA_a),  .RRESP (RRESP_a),  .RLAST (RLAST_a),  .RVALID (RVAL ... "
  The following 4-bit expression is connected to 8-bit port "AWID" of module 
  "AXI_Master", instance "DUT_axi".
  Expression: AWID_a
  Instantiated module defined at: "../../src/rtl/AXI_Master.v", 21
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/Top_Module_AXI4.v, 175
"AXI_Master #(32, 64) DUT_axi( .AClk (ACLK),  .ARstn (ARESETn),  .AWID (AWID_a),  .AWADDR (AWADDR_a),  .AWLEN (AWLEN_a),  .AWSIZE (AWSIZE_a),  .AWBURST (AWBURST_a),  .AWVALID (AWVALID_a),  .AWREADY (AWREADY_a),  .AWLOCK (AWLOCK_a),  .AWCACHE (AWCACHE_a),  .AWPROT (AWPROT_a),  .WID (WID_a),  .WSTRB (WSTRB_a),  .WDATA (WDATA_a),  .WLAST (WLAST_a),  .WVALID (WVALID_a),  .WREADY (WREADY_a),  .BID (BID_a),  .BRESP (BRESP_a),  .BVALID (BVALID_a),  .BREADY (BREADY_a),  .ARID (ARID_a),  .ARADDR (ARADDR_a),  .ARLEN (ARLEN_a),  .ARSIZE (ARSIZE_a),  .ARBURST (ARBURST_a),  .ARVALID (ARVALID_a),  .ARLOCK (ARLOCK_a),  .ARCACHE (ARCACHE_a),  .ARPROT (ARPROT_a),  .ARREADY (ARREADY_a),  .RID (RID_a),  .RDATA (RDATA_a),  .RRESP (RRESP_a),  .RLAST (RLAST_a),  .RVALID (RVAL ... "
  The following 4-bit expression is connected to 8-bit port "AWLEN" of module 
  "AXI_Master", instance "DUT_axi".
  Expression: AWLEN_a
  Instantiated module defined at: "../../src/rtl/AXI_Master.v", 21
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/Top_Module_AXI4.v, 175
"AXI_Master #(32, 64) DUT_axi( .AClk (ACLK),  .ARstn (ARESETn),  .AWID (AWID_a),  .AWADDR (AWADDR_a),  .AWLEN (AWLEN_a),  .AWSIZE (AWSIZE_a),  .AWBURST (AWBURST_a),  .AWVALID (AWVALID_a),  .AWREADY (AWREADY_a),  .AWLOCK (AWLOCK_a),  .AWCACHE (AWCACHE_a),  .AWPROT (AWPROT_a),  .WID (WID_a),  .WSTRB (WSTRB_a),  .WDATA (WDATA_a),  .WLAST (WLAST_a),  .WVALID (WVALID_a),  .WREADY (WREADY_a),  .BID (BID_a),  .BRESP (BRESP_a),  .BVALID (BVALID_a),  .BREADY (BREADY_a),  .ARID (ARID_a),  .ARADDR (ARADDR_a),  .ARLEN (ARLEN_a),  .ARSIZE (ARSIZE_a),  .ARBURST (ARBURST_a),  .ARVALID (ARVALID_a),  .ARLOCK (ARLOCK_a),  .ARCACHE (ARCACHE_a),  .ARPROT (ARPROT_a),  .ARREADY (ARREADY_a),  .RID (RID_a),  .RDATA (RDATA_a),  .RRESP (RRESP_a),  .RLAST (RLAST_a),  .RVALID (RVAL ... "
  The following 4-bit expression is connected to 8-bit port "ARLEN" of module 
  "AXI_Master", instance "DUT_axi".
  Expression: ARLEN_a
  Instantiated module defined at: "../../src/rtl/AXI_Master.v", 21
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/Top_Module_AXI4.v, 175
"AXI_Master #(32, 64) DUT_axi( .AClk (ACLK),  .ARstn (ARESETn),  .AWID (AWID_a),  .AWADDR (AWADDR_a),  .AWLEN (AWLEN_a),  .AWSIZE (AWSIZE_a),  .AWBURST (AWBURST_a),  .AWVALID (AWVALID_a),  .AWREADY (AWREADY_a),  .AWLOCK (AWLOCK_a),  .AWCACHE (AWCACHE_a),  .AWPROT (AWPROT_a),  .WID (WID_a),  .WSTRB (WSTRB_a),  .WDATA (WDATA_a),  .WLAST (WLAST_a),  .WVALID (WVALID_a),  .WREADY (WREADY_a),  .BID (BID_a),  .BRESP (BRESP_a),  .BVALID (BVALID_a),  .BREADY (BREADY_a),  .ARID (ARID_a),  .ARADDR (ARADDR_a),  .ARLEN (ARLEN_a),  .ARSIZE (ARSIZE_a),  .ARBURST (ARBURST_a),  .ARVALID (ARVALID_a),  .ARLOCK (ARLOCK_a),  .ARCACHE (ARCACHE_a),  .ARPROT (ARPROT_a),  .ARREADY (ARREADY_a),  .RID (RID_a),  .RDATA (RDATA_a),  .RRESP (RRESP_a),  .RLAST (RLAST_a),  .RVALID (RVAL ... "
  The following 4-bit expression is connected to 8-bit port "awlen_d" of 
  module "AXI_Master", instance "DUT_axi".
  Expression: awlen
  Instantiated module defined at: "../../src/rtl/AXI_Master.v", 21
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/Top_Module_AXI4.v, 175
"AXI_Master #(32, 64) DUT_axi( .AClk (ACLK),  .ARstn (ARESETn),  .AWID (AWID_a),  .AWADDR (AWADDR_a),  .AWLEN (AWLEN_a),  .AWSIZE (AWSIZE_a),  .AWBURST (AWBURST_a),  .AWVALID (AWVALID_a),  .AWREADY (AWREADY_a),  .AWLOCK (AWLOCK_a),  .AWCACHE (AWCACHE_a),  .AWPROT (AWPROT_a),  .WID (WID_a),  .WSTRB (WSTRB_a),  .WDATA (WDATA_a),  .WLAST (WLAST_a),  .WVALID (WVALID_a),  .WREADY (WREADY_a),  .BID (BID_a),  .BRESP (BRESP_a),  .BVALID (BVALID_a),  .BREADY (BREADY_a),  .ARID (ARID_a),  .ARADDR (ARADDR_a),  .ARLEN (ARLEN_a),  .ARSIZE (ARSIZE_a),  .ARBURST (ARBURST_a),  .ARVALID (ARVALID_a),  .ARLOCK (ARLOCK_a),  .ARCACHE (ARCACHE_a),  .ARPROT (ARPROT_a),  .ARREADY (ARREADY_a),  .RID (RID_a),  .RDATA (RDATA_a),  .RRESP (RRESP_a),  .RLAST (RLAST_a),  .RVALID (RVAL ... "
  The following 2-bit expression is connected to 4-bit port "bid_d" of module 
  "AXI_Master", instance "DUT_axi".
  Expression: bid
  Instantiated module defined at: "../../src/rtl/AXI_Master.v", 21
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/Top_Module_AXI4.v, 175
"AXI_Master #(32, 64) DUT_axi( .AClk (ACLK),  .ARstn (ARESETn),  .AWID (AWID_a),  .AWADDR (AWADDR_a),  .AWLEN (AWLEN_a),  .AWSIZE (AWSIZE_a),  .AWBURST (AWBURST_a),  .AWVALID (AWVALID_a),  .AWREADY (AWREADY_a),  .AWLOCK (AWLOCK_a),  .AWCACHE (AWCACHE_a),  .AWPROT (AWPROT_a),  .WID (WID_a),  .WSTRB (WSTRB_a),  .WDATA (WDATA_a),  .WLAST (WLAST_a),  .WVALID (WVALID_a),  .WREADY (WREADY_a),  .BID (BID_a),  .BRESP (BRESP_a),  .BVALID (BVALID_a),  .BREADY (BREADY_a),  .ARID (ARID_a),  .ARADDR (ARADDR_a),  .ARLEN (ARLEN_a),  .ARSIZE (ARSIZE_a),  .ARBURST (ARBURST_a),  .ARVALID (ARVALID_a),  .ARLOCK (ARLOCK_a),  .ARCACHE (ARCACHE_a),  .ARPROT (ARPROT_a),  .ARREADY (ARREADY_a),  .RID (RID_a),  .RDATA (RDATA_a),  .RRESP (RRESP_a),  .RLAST (RLAST_a),  .RVALID (RVAL ... "
  The following 4-bit expression is connected to 8-bit port "arlen_d" of 
  module "AXI_Master", instance "DUT_axi".
  Expression: arlen
  Instantiated module defined at: "../../src/rtl/AXI_Master.v", 21
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/rtl/Top_Module_AXI4.v, 175
"AXI_Master #(32, 64) DUT_axi( .AClk (ACLK),  .ARstn (ARESETn),  .AWID (AWID_a),  .AWADDR (AWADDR_a),  .AWLEN (AWLEN_a),  .AWSIZE (AWSIZE_a),  .AWBURST (AWBURST_a),  .AWVALID (AWVALID_a),  .AWREADY (AWREADY_a),  .AWLOCK (AWLOCK_a),  .AWCACHE (AWCACHE_a),  .AWPROT (AWPROT_a),  .WID (WID_a),  .WSTRB (WSTRB_a),  .WDATA (WDATA_a),  .WLAST (WLAST_a),  .WVALID (WVALID_a),  .WREADY (WREADY_a),  .BID (BID_a),  .BRESP (BRESP_a),  .BVALID (BVALID_a),  .BREADY (BREADY_a),  .ARID (ARID_a),  .ARADDR (ARADDR_a),  .ARLEN (ARLEN_a),  .ARSIZE (ARSIZE_a),  .ARBURST (ARBURST_a),  .ARVALID (ARVALID_a),  .ARLOCK (ARLOCK_a),  .ARCACHE (ARCACHE_a),  .ARPROT (ARPROT_a),  .ARREADY (ARREADY_a),  .RID (RID_a),  .RDATA (RDATA_a),  .RRESP (RRESP_a),  .RLAST (RLAST_a),  .RVALID (RVAL ... "
  The following 4-bit expression is connected to 8-bit port "rid_d" of module 
  "AXI_Master", instance "DUT_axi".
  Expression: rid
  Instantiated module defined at: "../../src/rtl/AXI_Master.v", 21
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 19
"axi4_slave_driver_bfm axi4_slave_drv_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpro ... "
  The following 8-bit expression is connected to 4-bit port "awid" of module 
  "axi4_slave_driver_bfm", instance "axi4_slave_drv_bfm_h".
  Expression: intf.awid
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_driver_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 19
"axi4_slave_driver_bfm axi4_slave_drv_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpro ... "
  The following 8-bit expression is connected to 4-bit port "awlen" of module 
  "axi4_slave_driver_bfm", instance "axi4_slave_drv_bfm_h".
  Expression: intf.awlen
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_driver_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 19
"axi4_slave_driver_bfm axi4_slave_drv_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpro ... "
  The following 2-bit expression is connected to 4-bit port "awcache" of 
  module "axi4_slave_driver_bfm", instance "axi4_slave_drv_bfm_h".
  Expression: intf.awcache
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_driver_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 19
"axi4_slave_driver_bfm axi4_slave_drv_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpro ... "
  The following 8-bit expression is connected to 4-bit port "bid" of module 
  "axi4_slave_driver_bfm", instance "axi4_slave_drv_bfm_h".
  Expression: intf.bid
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_driver_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 19
"axi4_slave_driver_bfm axi4_slave_drv_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpro ... "
  The following 8-bit expression is connected to 4-bit port "arid" of module 
  "axi4_slave_driver_bfm", instance "axi4_slave_drv_bfm_h".
  Expression: intf.arid
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_driver_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 19
"axi4_slave_driver_bfm axi4_slave_drv_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpro ... "
  The following 2-bit expression is connected to 4-bit port "arcache" of 
  module "axi4_slave_driver_bfm", instance "axi4_slave_drv_bfm_h".
  Expression: intf.arcache
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_driver_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 19
"axi4_slave_driver_bfm axi4_slave_drv_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpro ... "
  The following 8-bit expression is connected to 4-bit port "rid" of module 
  "axi4_slave_driver_bfm", instance "axi4_slave_drv_bfm_h".
  Expression: intf.rid
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_driver_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 71
"axi4_slave_monitor_bfm axi4_slave_mon_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpr ... "
  The following 8-bit expression is connected to 4-bit port "awid" of module 
  "axi4_slave_monitor_bfm", instance "axi4_slave_mon_bfm_h".
  Expression: intf.awid
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_monitor_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 71
"axi4_slave_monitor_bfm axi4_slave_mon_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpr ... "
  The following 8-bit expression is connected to 4-bit port "awlen" of module 
  "axi4_slave_monitor_bfm", instance "axi4_slave_mon_bfm_h".
  Expression: intf.awlen
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_monitor_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 71
"axi4_slave_monitor_bfm axi4_slave_mon_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpr ... "
  The following 2-bit expression is connected to 4-bit port "awcache" of 
  module "axi4_slave_monitor_bfm", instance "axi4_slave_mon_bfm_h".
  Expression: intf.awcache
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_monitor_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 71
"axi4_slave_monitor_bfm axi4_slave_mon_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpr ... "
  The following 8-bit expression is connected to 4-bit port "bid" of module 
  "axi4_slave_monitor_bfm", instance "axi4_slave_mon_bfm_h".
  Expression: intf.bid
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_monitor_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 71
"axi4_slave_monitor_bfm axi4_slave_mon_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpr ... "
  The following 8-bit expression is connected to 4-bit port "arid" of module 
  "axi4_slave_monitor_bfm", instance "axi4_slave_mon_bfm_h".
  Expression: intf.arid
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_monitor_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 71
"axi4_slave_monitor_bfm axi4_slave_mon_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpr ... "
  The following 2-bit expression is connected to 4-bit port "arcache" of 
  module "axi4_slave_monitor_bfm", instance "axi4_slave_mon_bfm_h".
  Expression: intf.arcache
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_monitor_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/hdl_top/slave_agent_bfm/axi4_slave_agent_bfm.sv, 71
"axi4_slave_monitor_bfm axi4_slave_mon_bfm_h( .aclk (intf.aclk),  .aresetn (intf.aresetn),  .awid (intf.awid),  .awaddr (intf.awaddr),  .awlen (intf.awlen),  .awsize (intf.awsize),  .awburst (intf.awburst),  .awlock (intf.awlock),  .awcache (intf.awcache),  .awprot (intf.awprot),  .awvalid (intf.awvalid),  .awready (intf.awready),  .wdata (intf.wdata),  .wstrb (intf.wstrb),  .wlast (intf.wlast),  .wuser (intf.wuser),  .wvalid (intf.wvalid),  .wready (intf.wready),  .bid (intf.bid),  .bresp (intf.bresp),  .buser (intf.buser),  .bvalid (intf.bvalid),  .bready (intf.bready),  .arid (intf.arid),  .araddr (intf.araddr),  .arlen (intf.arlen),  .arsize (intf.arsize),  .arburst (intf.arburst),  .arlock (intf.arlock),  .arcache (intf.arcache),  .arprot (intf.arpr ... "
  The following 8-bit expression is connected to 4-bit port "rid" of module 
  "axi4_slave_monitor_bfm", instance "axi4_slave_mon_bfm_h".
  Expression: intf.rid
  Instantiated module defined at: 
  "../../src/hdl_top/slave_agent_bfm/axi4_slave_monitor_bfm.sv", 10
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/verif/tb/top.sv, 83
"Top_Module_AXI4 project_axi4_top( .clk (aclk),  .rstn (aresetn),  .ACLK (aclk),  .ARESETn (aresetn),  .AWID_a (top.intf.awid),  .AWADDR_a (top.intf.awaddr),  .AWLEN_a (top.intf.awlen),  .AWSIZE_a (top.intf.awsize),  .AWBURST_a (top.intf.awburst),  .AWLOCK_a (top.intf.awlock),  .AWCACHE_a (top.intf.awcache),  .AWPROT_a (top.intf.awprot),  .AWREADY_a (top.intf.awready),  .AWVALID_a (top.intf.awvalid),  .ARID_a (top.intf.arid),  .ARADDR_a (top.intf.araddr),  .ARLEN_a (top.intf.arlen),  .ARSIZE_a (top.intf.arsize),  .ARBURST_a (top.intf.arburst),  .ARLOCK_a (top.intf.arlock),  .ARCACHE_a (top.intf.arcache),  .ARPROT_a (top.intf.arprot),  .ARVALID_a (top.intf.arvalid),  .ARREADY_a (top.intf.arready),  .WDATA_a (top.intf.wdata),  .WSTRB_a (top.intf.wstrb),  . ... "
  The following 8-bit expression is connected to 4-bit port "AWID_a" of module
  "Top_Module_AXI4", instance "project_axi4_top".
  Expression: top.intf.awid
  Instantiated module defined at: "../../src/rtl/Top_Module_AXI4.v", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/verif/tb/top.sv, 83
"Top_Module_AXI4 project_axi4_top( .clk (aclk),  .rstn (aresetn),  .ACLK (aclk),  .ARESETn (aresetn),  .AWID_a (top.intf.awid),  .AWADDR_a (top.intf.awaddr),  .AWLEN_a (top.intf.awlen),  .AWSIZE_a (top.intf.awsize),  .AWBURST_a (top.intf.awburst),  .AWLOCK_a (top.intf.awlock),  .AWCACHE_a (top.intf.awcache),  .AWPROT_a (top.intf.awprot),  .AWREADY_a (top.intf.awready),  .AWVALID_a (top.intf.awvalid),  .ARID_a (top.intf.arid),  .ARADDR_a (top.intf.araddr),  .ARLEN_a (top.intf.arlen),  .ARSIZE_a (top.intf.arsize),  .ARBURST_a (top.intf.arburst),  .ARLOCK_a (top.intf.arlock),  .ARCACHE_a (top.intf.arcache),  .ARPROT_a (top.intf.arprot),  .ARVALID_a (top.intf.arvalid),  .ARREADY_a (top.intf.arready),  .WDATA_a (top.intf.wdata),  .WSTRB_a (top.intf.wstrb),  . ... "
  The following 8-bit expression is connected to 4-bit port "AWLEN_a" of 
  module "Top_Module_AXI4", instance "project_axi4_top".
  Expression: top.intf.awlen
  Instantiated module defined at: "../../src/rtl/Top_Module_AXI4.v", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/verif/tb/top.sv, 83
"Top_Module_AXI4 project_axi4_top( .clk (aclk),  .rstn (aresetn),  .ACLK (aclk),  .ARESETn (aresetn),  .AWID_a (top.intf.awid),  .AWADDR_a (top.intf.awaddr),  .AWLEN_a (top.intf.awlen),  .AWSIZE_a (top.intf.awsize),  .AWBURST_a (top.intf.awburst),  .AWLOCK_a (top.intf.awlock),  .AWCACHE_a (top.intf.awcache),  .AWPROT_a (top.intf.awprot),  .AWREADY_a (top.intf.awready),  .AWVALID_a (top.intf.awvalid),  .ARID_a (top.intf.arid),  .ARADDR_a (top.intf.araddr),  .ARLEN_a (top.intf.arlen),  .ARSIZE_a (top.intf.arsize),  .ARBURST_a (top.intf.arburst),  .ARLOCK_a (top.intf.arlock),  .ARCACHE_a (top.intf.arcache),  .ARPROT_a (top.intf.arprot),  .ARVALID_a (top.intf.arvalid),  .ARREADY_a (top.intf.arready),  .WDATA_a (top.intf.wdata),  .WSTRB_a (top.intf.wstrb),  . ... "
  The following 8-bit expression is connected to 4-bit port "ARID_a" of module
  "Top_Module_AXI4", instance "project_axi4_top".
  Expression: top.intf.arid
  Instantiated module defined at: "../../src/rtl/Top_Module_AXI4.v", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/verif/tb/top.sv, 83
"Top_Module_AXI4 project_axi4_top( .clk (aclk),  .rstn (aresetn),  .ACLK (aclk),  .ARESETn (aresetn),  .AWID_a (top.intf.awid),  .AWADDR_a (top.intf.awaddr),  .AWLEN_a (top.intf.awlen),  .AWSIZE_a (top.intf.awsize),  .AWBURST_a (top.intf.awburst),  .AWLOCK_a (top.intf.awlock),  .AWCACHE_a (top.intf.awcache),  .AWPROT_a (top.intf.awprot),  .AWREADY_a (top.intf.awready),  .AWVALID_a (top.intf.awvalid),  .ARID_a (top.intf.arid),  .ARADDR_a (top.intf.araddr),  .ARLEN_a (top.intf.arlen),  .ARSIZE_a (top.intf.arsize),  .ARBURST_a (top.intf.arburst),  .ARLOCK_a (top.intf.arlock),  .ARCACHE_a (top.intf.arcache),  .ARPROT_a (top.intf.arprot),  .ARVALID_a (top.intf.arvalid),  .ARREADY_a (top.intf.arready),  .WDATA_a (top.intf.wdata),  .WSTRB_a (top.intf.wstrb),  . ... "
  The following 8-bit expression is connected to 4-bit port "ARLEN_a" of 
  module "Top_Module_AXI4", instance "project_axi4_top".
  Expression: top.intf.arlen
  Instantiated module defined at: "../../src/rtl/Top_Module_AXI4.v", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/verif/tb/top.sv, 83
"Top_Module_AXI4 project_axi4_top( .clk (aclk),  .rstn (aresetn),  .ACLK (aclk),  .ARESETn (aresetn),  .AWID_a (top.intf.awid),  .AWADDR_a (top.intf.awaddr),  .AWLEN_a (top.intf.awlen),  .AWSIZE_a (top.intf.awsize),  .AWBURST_a (top.intf.awburst),  .AWLOCK_a (top.intf.awlock),  .AWCACHE_a (top.intf.awcache),  .AWPROT_a (top.intf.awprot),  .AWREADY_a (top.intf.awready),  .AWVALID_a (top.intf.awvalid),  .ARID_a (top.intf.arid),  .ARADDR_a (top.intf.araddr),  .ARLEN_a (top.intf.arlen),  .ARSIZE_a (top.intf.arsize),  .ARBURST_a (top.intf.arburst),  .ARLOCK_a (top.intf.arlock),  .ARCACHE_a (top.intf.arcache),  .ARPROT_a (top.intf.arprot),  .ARVALID_a (top.intf.arvalid),  .ARREADY_a (top.intf.arready),  .WDATA_a (top.intf.wdata),  .WSTRB_a (top.intf.wstrb),  . ... "
  The following 56-bit expression is connected to 64-bit port "WDATA_a" of 
  module "Top_Module_AXI4", instance "project_axi4_top".
  Expression: top.intf.wdata
  Instantiated module defined at: "../../src/rtl/Top_Module_AXI4.v", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/verif/tb/top.sv, 83
"Top_Module_AXI4 project_axi4_top( .clk (aclk),  .rstn (aresetn),  .ACLK (aclk),  .ARESETn (aresetn),  .AWID_a (top.intf.awid),  .AWADDR_a (top.intf.awaddr),  .AWLEN_a (top.intf.awlen),  .AWSIZE_a (top.intf.awsize),  .AWBURST_a (top.intf.awburst),  .AWLOCK_a (top.intf.awlock),  .AWCACHE_a (top.intf.awcache),  .AWPROT_a (top.intf.awprot),  .AWREADY_a (top.intf.awready),  .AWVALID_a (top.intf.awvalid),  .ARID_a (top.intf.arid),  .ARADDR_a (top.intf.araddr),  .ARLEN_a (top.intf.arlen),  .ARSIZE_a (top.intf.arsize),  .ARBURST_a (top.intf.arburst),  .ARLOCK_a (top.intf.arlock),  .ARCACHE_a (top.intf.arcache),  .ARPROT_a (top.intf.arprot),  .ARVALID_a (top.intf.arvalid),  .ARREADY_a (top.intf.arready),  .WDATA_a (top.intf.wdata),  .WSTRB_a (top.intf.wstrb),  . ... "
  The following 7-bit expression is connected to 8-bit port "WSTRB_a" of 
  module "Top_Module_AXI4", instance "project_axi4_top".
  Expression: top.intf.wstrb
  Instantiated module defined at: "../../src/rtl/Top_Module_AXI4.v", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/verif/tb/top.sv, 83
"Top_Module_AXI4 project_axi4_top( .clk (aclk),  .rstn (aresetn),  .ACLK (aclk),  .ARESETn (aresetn),  .AWID_a (top.intf.awid),  .AWADDR_a (top.intf.awaddr),  .AWLEN_a (top.intf.awlen),  .AWSIZE_a (top.intf.awsize),  .AWBURST_a (top.intf.awburst),  .AWLOCK_a (top.intf.awlock),  .AWCACHE_a (top.intf.awcache),  .AWPROT_a (top.intf.awprot),  .AWREADY_a (top.intf.awready),  .AWVALID_a (top.intf.awvalid),  .ARID_a (top.intf.arid),  .ARADDR_a (top.intf.araddr),  .ARLEN_a (top.intf.arlen),  .ARSIZE_a (top.intf.arsize),  .ARBURST_a (top.intf.arburst),  .ARLOCK_a (top.intf.arlock),  .ARCACHE_a (top.intf.arcache),  .ARPROT_a (top.intf.arprot),  .ARVALID_a (top.intf.arvalid),  .ARREADY_a (top.intf.arready),  .WDATA_a (top.intf.wdata),  .WSTRB_a (top.intf.wstrb),  . ... "
  The following 8-bit expression is connected to 4-bit port "RID_a" of module 
  "Top_Module_AXI4", instance "project_axi4_top".
  Expression: top.intf.rid
  Instantiated module defined at: "../../src/rtl/Top_Module_AXI4.v", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/verif/tb/top.sv, 83
"Top_Module_AXI4 project_axi4_top( .clk (aclk),  .rstn (aresetn),  .ACLK (aclk),  .ARESETn (aresetn),  .AWID_a (top.intf.awid),  .AWADDR_a (top.intf.awaddr),  .AWLEN_a (top.intf.awlen),  .AWSIZE_a (top.intf.awsize),  .AWBURST_a (top.intf.awburst),  .AWLOCK_a (top.intf.awlock),  .AWCACHE_a (top.intf.awcache),  .AWPROT_a (top.intf.awprot),  .AWREADY_a (top.intf.awready),  .AWVALID_a (top.intf.awvalid),  .ARID_a (top.intf.arid),  .ARADDR_a (top.intf.araddr),  .ARLEN_a (top.intf.arlen),  .ARSIZE_a (top.intf.arsize),  .ARBURST_a (top.intf.arburst),  .ARLOCK_a (top.intf.arlock),  .ARCACHE_a (top.intf.arcache),  .ARPROT_a (top.intf.arprot),  .ARVALID_a (top.intf.arvalid),  .ARREADY_a (top.intf.arready),  .WDATA_a (top.intf.wdata),  .WSTRB_a (top.intf.wstrb),  . ... "
  The following 56-bit expression is connected to 64-bit port "RDATA_a" of 
  module "Top_Module_AXI4", instance "project_axi4_top".
  Expression: top.intf.rdata
  Instantiated module defined at: "../../src/rtl/Top_Module_AXI4.v", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../../src/verif/tb/top.sv, 83
"Top_Module_AXI4 project_axi4_top( .clk (aclk),  .rstn (aresetn),  .ACLK (aclk),  .ARESETn (aresetn),  .AWID_a (top.intf.awid),  .AWADDR_a (top.intf.awaddr),  .AWLEN_a (top.intf.awlen),  .AWSIZE_a (top.intf.awsize),  .AWBURST_a (top.intf.awburst),  .AWLOCK_a (top.intf.awlock),  .AWCACHE_a (top.intf.awcache),  .AWPROT_a (top.intf.awprot),  .AWREADY_a (top.intf.awready),  .AWVALID_a (top.intf.awvalid),  .ARID_a (top.intf.arid),  .ARADDR_a (top.intf.araddr),  .ARLEN_a (top.intf.arlen),  .ARSIZE_a (top.intf.arsize),  .ARBURST_a (top.intf.arburst),  .ARLOCK_a (top.intf.arlock),  .ARCACHE_a (top.intf.arcache),  .ARPROT_a (top.intf.arprot),  .ARVALID_a (top.intf.arvalid),  .ARREADY_a (top.intf.arready),  .WDATA_a (top.intf.wdata),  .WSTRB_a (top.intf.wstrb),  . ... "
  The following 8-bit expression is connected to 4-bit port "BID_a" of module 
  "Top_Module_AXI4", instance "project_axi4_top".
  Expression: top.intf.bid
  Instantiated module defined at: "../../src/rtl/Top_Module_AXI4.v", 3
  Use +lint=PCWM for more details.

Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...

20 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling package _vcs_DPI_package
recompiling package uvm_pkg
recompiling package _vcs_msglog
recompiling module uvm_custom_install_recording
recompiling module uvm_custom_install_verdi_recording
recompiling module Top_Module_AXI4
recompiling package axi4_globals_pkg
recompiling module slave_assertions
recompiling module tb_slave_assertions
recompiling module axi4_if
recompiling module fifo_if
recompiling package axi4_slave_pkg
recompiling package write_fifo_pkg
recompiling package read_fifo_pkg
recompiling module axi4_slave_driver_bfm
recompiling module axi4_slave_monitor_bfm
recompiling package axi_env_pkg
recompiling package test_pkg
recompiling module top
All of 20 modules done
../simv up to date
CPU time: 19.858 seconds to compile + .385 seconds to elab + 1.004 seconds to link
