
raspbian-preinstalled/base32:     file format elf32-littlearm


Disassembly of section .init:

00010d04 <.init>:
   10d04:	push	{r3, lr}
   10d08:	bl	112ec <__assert_fail@plt+0x358>
   10d0c:	pop	{r3, pc}

Disassembly of section .plt:

00010d10 <calloc@plt-0x14>:
   10d10:	push	{lr}		; (str lr, [sp, #-4]!)
   10d14:	ldr	lr, [pc, #4]	; 10d20 <calloc@plt-0x4>
   10d18:	add	lr, pc, lr
   10d1c:	ldr	pc, [lr, #8]!
   10d20:	andeq	r6, r1, r0, ror #5

00010d24 <calloc@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #90112	; 0x16000
   10d2c:	ldr	pc, [ip, #736]!	; 0x2e0

00010d30 <fputs_unlocked@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #90112	; 0x16000
   10d38:	ldr	pc, [ip, #728]!	; 0x2d8

00010d3c <raise@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #90112	; 0x16000
   10d44:	ldr	pc, [ip, #720]!	; 0x2d0

00010d48 <strcmp@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #90112	; 0x16000
   10d50:	ldr	pc, [ip, #712]!	; 0x2c8

00010d54 <posix_fadvise64@plt>:
   10d54:	add	ip, pc, #0, 12
   10d58:	add	ip, ip, #90112	; 0x16000
   10d5c:	ldr	pc, [ip, #704]!	; 0x2c0

00010d60 <fflush@plt>:
   10d60:	add	ip, pc, #0, 12
   10d64:	add	ip, ip, #90112	; 0x16000
   10d68:	ldr	pc, [ip, #696]!	; 0x2b8

00010d6c <memmove@plt>:
   10d6c:	add	ip, pc, #0, 12
   10d70:	add	ip, ip, #90112	; 0x16000
   10d74:	ldr	pc, [ip, #688]!	; 0x2b0

00010d78 <free@plt>:
   10d78:	add	ip, pc, #0, 12
   10d7c:	add	ip, ip, #90112	; 0x16000
   10d80:	ldr	pc, [ip, #680]!	; 0x2a8

00010d84 <_exit@plt>:
   10d84:	add	ip, pc, #0, 12
   10d88:	add	ip, ip, #90112	; 0x16000
   10d8c:	ldr	pc, [ip, #672]!	; 0x2a0

00010d90 <memcpy@plt>:
   10d90:	add	ip, pc, #0, 12
   10d94:	add	ip, ip, #90112	; 0x16000
   10d98:	ldr	pc, [ip, #664]!	; 0x298

00010d9c <__strtoull_internal@plt>:
   10d9c:	add	ip, pc, #0, 12
   10da0:	add	ip, ip, #90112	; 0x16000
   10da4:	ldr	pc, [ip, #656]!	; 0x290

00010da8 <mbsinit@plt>:
   10da8:	add	ip, pc, #0, 12
   10dac:	add	ip, ip, #90112	; 0x16000
   10db0:	ldr	pc, [ip, #648]!	; 0x288

00010db4 <fwrite_unlocked@plt>:
   10db4:	add	ip, pc, #0, 12
   10db8:	add	ip, ip, #90112	; 0x16000
   10dbc:	ldr	pc, [ip, #640]!	; 0x280

00010dc0 <memcmp@plt>:
   10dc0:	add	ip, pc, #0, 12
   10dc4:	add	ip, ip, #90112	; 0x16000
   10dc8:	ldr	pc, [ip, #632]!	; 0x278

00010dcc <dcgettext@plt>:
   10dcc:	add	ip, pc, #0, 12
   10dd0:	add	ip, ip, #90112	; 0x16000
   10dd4:	ldr	pc, [ip, #624]!	; 0x270

00010dd8 <__stack_chk_fail@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #90112	; 0x16000
   10de0:	ldr	pc, [ip, #616]!	; 0x268

00010de4 <realloc@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #90112	; 0x16000
   10dec:	ldr	pc, [ip, #608]!	; 0x260

00010df0 <textdomain@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #90112	; 0x16000
   10df8:	ldr	pc, [ip, #600]!	; 0x258

00010dfc <iswprint@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #90112	; 0x16000
   10e04:	ldr	pc, [ip, #592]!	; 0x250

00010e08 <fwrite@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #90112	; 0x16000
   10e10:	ldr	pc, [ip, #584]!	; 0x248

00010e14 <lseek64@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #90112	; 0x16000
   10e1c:	ldr	pc, [ip, #576]!	; 0x240

00010e20 <__ctype_get_mb_cur_max@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #90112	; 0x16000
   10e28:	ldr	pc, [ip, #568]!	; 0x238

00010e2c <__fpending@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #90112	; 0x16000
   10e34:	ldr	pc, [ip, #560]!	; 0x230

00010e38 <mbrtowc@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #90112	; 0x16000
   10e40:	ldr	pc, [ip, #552]!	; 0x228

00010e44 <error@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #90112	; 0x16000
   10e4c:	ldr	pc, [ip, #544]!	; 0x220

00010e50 <malloc@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #90112	; 0x16000
   10e58:	ldr	pc, [ip, #536]!	; 0x218

00010e5c <__libc_start_main@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #90112	; 0x16000
   10e64:	ldr	pc, [ip, #528]!	; 0x210

00010e68 <__freading@plt>:
   10e68:	add	ip, pc, #0, 12
   10e6c:	add	ip, ip, #90112	; 0x16000
   10e70:	ldr	pc, [ip, #520]!	; 0x208

00010e74 <__gmon_start__@plt>:
   10e74:	add	ip, pc, #0, 12
   10e78:	add	ip, ip, #90112	; 0x16000
   10e7c:	ldr	pc, [ip, #512]!	; 0x200

00010e80 <getopt_long@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #90112	; 0x16000
   10e88:	ldr	pc, [ip, #504]!	; 0x1f8

00010e8c <__ctype_b_loc@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #90112	; 0x16000
   10e94:	ldr	pc, [ip, #496]!	; 0x1f0

00010e98 <exit@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #90112	; 0x16000
   10ea0:	ldr	pc, [ip, #488]!	; 0x1e8

00010ea4 <strlen@plt>:
   10ea4:	add	ip, pc, #0, 12
   10ea8:	add	ip, ip, #90112	; 0x16000
   10eac:	ldr	pc, [ip, #480]!	; 0x1e0

00010eb0 <strchr@plt>:
   10eb0:	add	ip, pc, #0, 12
   10eb4:	add	ip, ip, #90112	; 0x16000
   10eb8:	ldr	pc, [ip, #472]!	; 0x1d8

00010ebc <__errno_location@plt>:
   10ebc:	add	ip, pc, #0, 12
   10ec0:	add	ip, ip, #90112	; 0x16000
   10ec4:	ldr	pc, [ip, #464]!	; 0x1d0

00010ec8 <__cxa_atexit@plt>:
   10ec8:	add	ip, pc, #0, 12
   10ecc:	add	ip, ip, #90112	; 0x16000
   10ed0:	ldr	pc, [ip, #456]!	; 0x1c8

00010ed4 <memset@plt>:
   10ed4:	add	ip, pc, #0, 12
   10ed8:	add	ip, ip, #90112	; 0x16000
   10edc:	ldr	pc, [ip, #448]!	; 0x1c0

00010ee0 <__printf_chk@plt>:
   10ee0:	add	ip, pc, #0, 12
   10ee4:	add	ip, ip, #90112	; 0x16000
   10ee8:	ldr	pc, [ip, #440]!	; 0x1b8

00010eec <fileno@plt>:
   10eec:	add	ip, pc, #0, 12
   10ef0:	add	ip, ip, #90112	; 0x16000
   10ef4:	ldr	pc, [ip, #432]!	; 0x1b0

00010ef8 <__fprintf_chk@plt>:
   10ef8:	add	ip, pc, #0, 12
   10efc:	add	ip, ip, #90112	; 0x16000
   10f00:	ldr	pc, [ip, #424]!	; 0x1a8

00010f04 <memchr@plt>:
   10f04:	add	ip, pc, #0, 12
   10f08:	add	ip, ip, #90112	; 0x16000
   10f0c:	ldr	pc, [ip, #416]!	; 0x1a0

00010f10 <fclose@plt>:
   10f10:	add	ip, pc, #0, 12
   10f14:	add	ip, ip, #90112	; 0x16000
   10f18:	ldr	pc, [ip, #408]!	; 0x198

00010f1c <fseeko64@plt>:
   10f1c:	add	ip, pc, #0, 12
   10f20:	add	ip, ip, #90112	; 0x16000
   10f24:	ldr	pc, [ip, #400]!	; 0x190

00010f28 <__overflow@plt>:
   10f28:	add	ip, pc, #0, 12
   10f2c:	add	ip, ip, #90112	; 0x16000
   10f30:	ldr	pc, [ip, #392]!	; 0x188

00010f34 <setlocale@plt>:
   10f34:	add	ip, pc, #0, 12
   10f38:	add	ip, ip, #90112	; 0x16000
   10f3c:	ldr	pc, [ip, #384]!	; 0x180

00010f40 <strrchr@plt>:
   10f40:	add	ip, pc, #0, 12
   10f44:	add	ip, ip, #90112	; 0x16000
   10f48:	ldr	pc, [ip, #376]!	; 0x178

00010f4c <nl_langinfo@plt>:
   10f4c:	add	ip, pc, #0, 12
   10f50:	add	ip, ip, #90112	; 0x16000
   10f54:	ldr	pc, [ip, #368]!	; 0x170

00010f58 <fopen64@plt>:
   10f58:	add	ip, pc, #0, 12
   10f5c:	add	ip, ip, #90112	; 0x16000
   10f60:	ldr	pc, [ip, #360]!	; 0x168

00010f64 <bindtextdomain@plt>:
   10f64:	add	ip, pc, #0, 12
   10f68:	add	ip, ip, #90112	; 0x16000
   10f6c:	ldr	pc, [ip, #352]!	; 0x160

00010f70 <fread_unlocked@plt>:
   10f70:	add	ip, pc, #0, 12
   10f74:	add	ip, ip, #90112	; 0x16000
   10f78:	ldr	pc, [ip, #344]!	; 0x158

00010f7c <strncmp@plt>:
   10f7c:	add	ip, pc, #0, 12
   10f80:	add	ip, ip, #90112	; 0x16000
   10f84:	ldr	pc, [ip, #336]!	; 0x150

00010f88 <abort@plt>:
   10f88:	add	ip, pc, #0, 12
   10f8c:	add	ip, ip, #90112	; 0x16000
   10f90:	ldr	pc, [ip, #328]!	; 0x148

00010f94 <__assert_fail@plt>:
   10f94:	add	ip, pc, #0, 12
   10f98:	add	ip, ip, #90112	; 0x16000
   10f9c:	ldr	pc, [ip, #320]!	; 0x140

Disassembly of section .text:

00010fa0 <.text>:
   10fa0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10fa4:	mov	r6, r0
   10fa8:	sub	sp, sp, #36	; 0x24
   10fac:	ldr	r0, [r1]
   10fb0:	mov	r5, r1
   10fb4:	bl	12490 <__assert_fail@plt+0x14fc>
   10fb8:	ldr	r1, [pc, #672]	; 11260 <__assert_fail@plt+0x2cc>
   10fbc:	mov	r0, #6
   10fc0:	bl	10f34 <setlocale@plt>
   10fc4:	ldr	r1, [pc, #664]	; 11264 <__assert_fail@plt+0x2d0>
   10fc8:	ldr	r0, [pc, #664]	; 11268 <__assert_fail@plt+0x2d4>
   10fcc:	bl	10f64 <bindtextdomain@plt>
   10fd0:	ldr	r0, [pc, #656]	; 11268 <__assert_fail@plt+0x2d4>
   10fd4:	bl	10df0 <textdomain@plt>
   10fd8:	mov	r9, #0
   10fdc:	ldr	r0, [pc, #648]	; 1126c <__assert_fail@plt+0x2d8>
   10fe0:	ldr	r8, [pc, #648]	; 11270 <__assert_fail@plt+0x2dc>
   10fe4:	ldr	r7, [pc, #648]	; 11274 <__assert_fail@plt+0x2e0>
   10fe8:	ldr	fp, [pc, #624]	; 11260 <__assert_fail@plt+0x2cc>
   10fec:	bl	15fe0 <__assert_fail@plt+0x504c>
   10ff0:	mov	sl, r9
   10ff4:	mov	r2, #76	; 0x4c
   10ff8:	mov	r3, #0
   10ffc:	strd	r2, [sp, #24]
   11000:	mov	r4, #0
   11004:	str	r4, [sp]
   11008:	mov	r3, r8
   1100c:	mov	r2, r7
   11010:	mov	r1, r5
   11014:	mov	r0, r6
   11018:	bl	10e80 <getopt_long@plt>
   1101c:	cmn	r0, #1
   11020:	beq	110e4 <__assert_fail@plt+0x150>
   11024:	cmp	r0, #100	; 0x64
   11028:	beq	110dc <__assert_fail@plt+0x148>
   1102c:	ble	11040 <__assert_fail@plt+0xac>
   11030:	cmp	r0, #105	; 0x69
   11034:	bne	11078 <__assert_fail@plt+0xe4>
   11038:	mov	r9, #1
   1103c:	b	11000 <__assert_fail@plt+0x6c>
   11040:	cmn	r0, #3
   11044:	bne	110cc <__assert_fail@plt+0x138>
   11048:	ldr	r1, [pc, #552]	; 11278 <__assert_fail@plt+0x2e4>
   1104c:	ldr	r3, [pc, #552]	; 1127c <__assert_fail@plt+0x2e8>
   11050:	ldr	r2, [pc, #552]	; 11280 <__assert_fail@plt+0x2ec>
   11054:	str	r4, [sp, #4]
   11058:	ldr	r0, [r1]
   1105c:	ldr	r3, [r3]
   11060:	ldr	r1, [pc, #540]	; 11284 <__assert_fail@plt+0x2f0>
   11064:	str	r2, [sp]
   11068:	ldr	r2, [pc, #536]	; 11288 <__assert_fail@plt+0x2f4>
   1106c:	bl	14b60 <__assert_fail@plt+0x3bcc>
   11070:	mov	r0, r4
   11074:	bl	10e98 <exit@plt>
   11078:	cmp	r0, #119	; 0x77
   1107c:	bne	11258 <__assert_fail@plt+0x2c4>
   11080:	ldr	r3, [pc, #516]	; 1128c <__assert_fail@plt+0x2f8>
   11084:	mov	r2, #5
   11088:	ldr	r1, [pc, #512]	; 11290 <__assert_fail@plt+0x2fc>
   1108c:	ldr	r3, [r3]
   11090:	mov	r0, r4
   11094:	str	r3, [sp, #24]
   11098:	bl	10dcc <dcgettext@plt>
   1109c:	mvn	r2, #0
   110a0:	mvn	r3, #0
   110a4:	str	r4, [sp, #16]
   110a8:	strd	r2, [sp]
   110ac:	str	fp, [sp, #8]
   110b0:	mov	r2, #0
   110b4:	mov	r3, #0
   110b8:	str	r0, [sp, #12]
   110bc:	ldr	r0, [sp, #24]
   110c0:	bl	1503c <__assert_fail@plt+0x40a8>
   110c4:	strd	r0, [sp, #24]
   110c8:	b	11000 <__assert_fail@plt+0x6c>
   110cc:	cmn	r0, #2
   110d0:	bne	11258 <__assert_fail@plt+0x2c4>
   110d4:	mov	r0, r4
   110d8:	bl	11888 <__assert_fail@plt+0x8f4>
   110dc:	mov	sl, #1
   110e0:	b	11000 <__assert_fail@plt+0x6c>
   110e4:	ldr	r7, [pc, #424]	; 11294 <__assert_fail@plt+0x300>
   110e8:	ldr	r3, [r7]
   110ec:	sub	r2, r6, r3
   110f0:	cmp	r2, #1
   110f4:	bgt	11224 <__assert_fail@plt+0x290>
   110f8:	cmp	r3, r6
   110fc:	bge	11158 <__assert_fail@plt+0x1c4>
   11100:	ldr	r5, [r5, r3, lsl #2]
   11104:	ldr	r1, [pc, #396]	; 11298 <__assert_fail@plt+0x304>
   11108:	mov	r0, r5
   1110c:	bl	10d48 <strcmp@plt>
   11110:	cmp	r0, #0
   11114:	beq	1115c <__assert_fail@plt+0x1c8>
   11118:	ldr	r1, [pc, #380]	; 1129c <__assert_fail@plt+0x308>
   1111c:	mov	r0, r5
   11120:	bl	10f58 <fopen64@plt>
   11124:	subs	r4, r0, #0
   11128:	bne	11164 <__assert_fail@plt+0x1d0>
   1112c:	bl	10ebc <__errno_location@plt>
   11130:	mov	r2, r5
   11134:	mov	r1, #3
   11138:	ldr	r5, [r0]
   1113c:	mov	r0, r4
   11140:	bl	14528 <__assert_fail@plt+0x3594>
   11144:	mov	r1, r5
   11148:	ldr	r2, [pc, #336]	; 112a0 <__assert_fail@plt+0x30c>
   1114c:	mov	r3, r0
   11150:	mov	r0, #1
   11154:	bl	10e44 <error@plt>
   11158:	ldr	r5, [pc, #312]	; 11298 <__assert_fail@plt+0x304>
   1115c:	ldr	r3, [pc, #320]	; 112a4 <__assert_fail@plt+0x310>
   11160:	ldr	r4, [r3]
   11164:	mov	r1, #2
   11168:	mov	r0, r4
   1116c:	bl	1245c <__assert_fail@plt+0x14c8>
   11170:	cmp	sl, #0
   11174:	beq	111a8 <__assert_fail@plt+0x214>
   11178:	ldr	r3, [pc, #248]	; 11278 <__assert_fail@plt+0x2e4>
   1117c:	mov	r2, r9
   11180:	mov	r0, r4
   11184:	ldr	r1, [r3]
   11188:	bl	113a0 <__assert_fail@plt+0x40c>
   1118c:	mov	r0, r4
   11190:	bl	15a4c <__assert_fail@plt+0x4ab8>
   11194:	cmn	r0, #1
   11198:	beq	111c0 <__assert_fail@plt+0x22c>
   1119c:	mov	r0, #0
   111a0:	add	sp, sp, #36	; 0x24
   111a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   111a8:	ldr	r1, [pc, #200]	; 11278 <__assert_fail@plt+0x2e4>
   111ac:	ldrd	r2, [sp, #24]
   111b0:	mov	r0, r4
   111b4:	ldr	r1, [r1]
   111b8:	bl	115d4 <__assert_fail@plt+0x640>
   111bc:	b	1118c <__assert_fail@plt+0x1f8>
   111c0:	ldr	r1, [pc, #208]	; 11298 <__assert_fail@plt+0x304>
   111c4:	mov	r0, r5
   111c8:	bl	10d48 <strcmp@plt>
   111cc:	mov	r4, r0
   111d0:	bl	10ebc <__errno_location@plt>
   111d4:	cmp	r4, #0
   111d8:	ldr	r6, [r0]
   111dc:	bne	11200 <__assert_fail@plt+0x26c>
   111e0:	mov	r2, #5
   111e4:	ldr	r1, [pc, #188]	; 112a8 <__assert_fail@plt+0x314>
   111e8:	mov	r0, r4
   111ec:	bl	10dcc <dcgettext@plt>
   111f0:	mov	r1, r6
   111f4:	mov	r2, r0
   111f8:	mov	r0, #1
   111fc:	bl	10e44 <error@plt>
   11200:	mov	r2, r5
   11204:	mov	r1, #3
   11208:	mov	r0, #0
   1120c:	bl	14528 <__assert_fail@plt+0x3594>
   11210:	mov	r1, r6
   11214:	ldr	r2, [pc, #132]	; 112a0 <__assert_fail@plt+0x30c>
   11218:	mov	r3, r0
   1121c:	mov	r0, #1
   11220:	bl	10e44 <error@plt>
   11224:	mov	r2, #5
   11228:	ldr	r1, [pc, #124]	; 112ac <__assert_fail@plt+0x318>
   1122c:	mov	r0, r4
   11230:	bl	10dcc <dcgettext@plt>
   11234:	ldr	r3, [r7]
   11238:	mov	r6, r0
   1123c:	ldr	r0, [r5, r3, lsl #2]
   11240:	bl	146f4 <__assert_fail@plt+0x3760>
   11244:	mov	r2, r6
   11248:	mov	r1, r4
   1124c:	mov	r3, r0
   11250:	mov	r0, r4
   11254:	bl	10e44 <error@plt>
   11258:	mov	r0, #1
   1125c:	bl	11888 <__assert_fail@plt+0x8f4>
   11260:	andeq	r6, r1, r0, ror fp
   11264:	andeq	r6, r1, r8, lsr r5
   11268:	andeq	r6, r1, r8, lsl #9
   1126c:	andeq	r2, r1, r0, lsl #7
   11270:	andeq	r6, r1, ip, lsr r0
   11274:	andeq	r6, r1, r0, ror r5
   11278:	andeq	r7, r2, r4, asr r1
   1127c:	andeq	r7, r2, ip, ror #1
   11280:	andeq	r6, r1, r0, ror #10
   11284:	andeq	r6, r1, r4, asr #1
   11288:	andeq	r6, r1, r4, lsl #9
   1128c:	andeq	r7, r2, r8, asr r1
   11290:	andeq	r6, r1, ip, asr #10
   11294:	andeq	r7, r2, r0, asr #2
   11298:	andeq	r6, r1, r4, lsr r5
   1129c:	andeq	r6, r1, ip, lsl #11
   112a0:	andeq	r6, r1, r0, ror r7
   112a4:	andeq	r7, r2, r0, asr r1
   112a8:	muleq	r1, r0, r5
   112ac:	andeq	r6, r1, r8, ror r5
   112b0:	mov	fp, #0
   112b4:	mov	lr, #0
   112b8:	pop	{r1}		; (ldr r1, [sp], #4)
   112bc:	mov	r2, sp
   112c0:	push	{r2}		; (str r2, [sp, #-4]!)
   112c4:	push	{r0}		; (str r0, [sp, #-4]!)
   112c8:	ldr	ip, [pc, #16]	; 112e0 <__assert_fail@plt+0x34c>
   112cc:	push	{ip}		; (str ip, [sp, #-4]!)
   112d0:	ldr	r0, [pc, #12]	; 112e4 <__assert_fail@plt+0x350>
   112d4:	ldr	r3, [pc, #12]	; 112e8 <__assert_fail@plt+0x354>
   112d8:	bl	10e5c <__libc_start_main@plt>
   112dc:	bl	10f88 <abort@plt>
   112e0:	ldrdeq	r5, [r1], -ip
   112e4:	andeq	r0, r1, r0, lsr #31
   112e8:	andeq	r5, r1, ip, ror pc
   112ec:	ldr	r3, [pc, #20]	; 11308 <__assert_fail@plt+0x374>
   112f0:	ldr	r2, [pc, #20]	; 1130c <__assert_fail@plt+0x378>
   112f4:	add	r3, pc, r3
   112f8:	ldr	r2, [r3, r2]
   112fc:	cmp	r2, #0
   11300:	bxeq	lr
   11304:	b	10e74 <__gmon_start__@plt>
   11308:	andeq	r5, r1, r4, lsl #26
   1130c:	andeq	r0, r0, r0, ror #1
   11310:	ldr	r0, [pc, #24]	; 11330 <__assert_fail@plt+0x39c>
   11314:	ldr	r3, [pc, #24]	; 11334 <__assert_fail@plt+0x3a0>
   11318:	cmp	r3, r0
   1131c:	bxeq	lr
   11320:	ldr	r3, [pc, #16]	; 11338 <__assert_fail@plt+0x3a4>
   11324:	cmp	r3, #0
   11328:	bxeq	lr
   1132c:	bx	r3
   11330:	andeq	r7, r2, r4, lsr r1
   11334:	andeq	r7, r2, r4, lsr r1
   11338:	andeq	r0, r0, r0
   1133c:	ldr	r0, [pc, #36]	; 11368 <__assert_fail@plt+0x3d4>
   11340:	ldr	r1, [pc, #36]	; 1136c <__assert_fail@plt+0x3d8>
   11344:	sub	r1, r1, r0
   11348:	asr	r1, r1, #2
   1134c:	add	r1, r1, r1, lsr #31
   11350:	asrs	r1, r1, #1
   11354:	bxeq	lr
   11358:	ldr	r3, [pc, #16]	; 11370 <__assert_fail@plt+0x3dc>
   1135c:	cmp	r3, #0
   11360:	bxeq	lr
   11364:	bx	r3
   11368:	andeq	r7, r2, r4, lsr r1
   1136c:	andeq	r7, r2, r4, lsr r1
   11370:	andeq	r0, r0, r0
   11374:	push	{r4, lr}
   11378:	ldr	r4, [pc, #24]	; 11398 <__assert_fail@plt+0x404>
   1137c:	ldrb	r3, [r4]
   11380:	cmp	r3, #0
   11384:	popne	{r4, pc}
   11388:	bl	11310 <__assert_fail@plt+0x37c>
   1138c:	mov	r3, #1
   11390:	strb	r3, [r4]
   11394:	pop	{r4, pc}
   11398:	andeq	r7, r2, ip, asr r1
   1139c:	b	1133c <__assert_fail@plt+0x3a8>
   113a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   113a4:	sub	sp, sp, #13312	; 0x3400
   113a8:	ldr	r3, [pc, #528]	; 115c0 <__assert_fail@plt+0x62c>
   113ac:	sub	sp, sp, #36	; 0x24
   113b0:	mov	fp, r2
   113b4:	add	r2, sp, #13312	; 0x3400
   113b8:	ldr	r3, [r3]
   113bc:	add	r2, r2, #28
   113c0:	mov	r6, r0
   113c4:	add	r0, sp, #16
   113c8:	mov	r9, r1
   113cc:	str	r3, [r2]
   113d0:	bl	12040 <__assert_fail@plt+0x10ac>
   113d4:	mov	r5, #0
   113d8:	b	11404 <__assert_fail@plt+0x470>
   113dc:	ldr	r3, [r6]
   113e0:	add	r5, r5, r7
   113e4:	ands	r4, r3, #32
   113e8:	bne	115ac <__assert_fail@plt+0x618>
   113ec:	ldr	r2, [pc, #464]	; 115c4 <__assert_fail@plt+0x630>
   113f0:	and	r3, r3, #16
   113f4:	cmp	r5, r2
   113f8:	bhi	11498 <__assert_fail@plt+0x504>
   113fc:	cmp	r3, #0
   11400:	bne	11498 <__assert_fail@plt+0x504>
   11404:	add	r0, sp, #5120	; 0x1400
   11408:	add	r0, r0, #28
   1140c:	mov	r3, r6
   11410:	rsb	r2, r5, #8192	; 0x2000
   11414:	mov	r1, #1
   11418:	add	r0, r0, r5
   1141c:	bl	10f70 <fread_unlocked@plt>
   11420:	cmp	fp, #0
   11424:	mov	r7, r0
   11428:	str	r0, [sp, #12]
   1142c:	beq	113dc <__assert_fail@plt+0x448>
   11430:	mov	r8, #0
   11434:	cmp	r7, #0
   11438:	cmpne	r8, r7
   1143c:	bcs	113dc <__assert_fail@plt+0x448>
   11440:	add	r3, sp, #5120	; 0x1400
   11444:	add	sl, r5, r8
   11448:	add	r3, r3, #32
   1144c:	add	r3, r3, sl
   11450:	ldrb	r4, [r3, #-4]
   11454:	mov	r0, r4
   11458:	bl	12028 <__assert_fail@plt+0x1094>
   1145c:	cmp	r4, #61	; 0x3d
   11460:	orreq	r0, r0, #1
   11464:	tst	r0, #255	; 0xff
   11468:	addne	r8, r8, #1
   1146c:	bne	11434 <__assert_fail@plt+0x4a0>
   11470:	add	r3, sp, #5120	; 0x1400
   11474:	sub	r7, r7, #1
   11478:	add	r3, r3, #28
   1147c:	add	r1, sl, #1
   11480:	sub	r2, r7, r8
   11484:	add	r1, r3, r1
   11488:	add	r0, r3, sl
   1148c:	str	r7, [sp, #12]
   11490:	bl	10d6c <memmove@plt>
   11494:	b	11434 <__assert_fail@plt+0x4a0>
   11498:	mov	r8, #5120	; 0x1400
   1149c:	b	11504 <__assert_fail@plt+0x570>
   114a0:	cmp	r4, #0
   114a4:	bne	113d4 <__assert_fail@plt+0x440>
   114a8:	mov	r2, r5
   114ac:	str	r8, [sp, #12]
   114b0:	add	r1, sp, #12
   114b4:	str	r1, [sp]
   114b8:	add	r1, sp, #5120	; 0x1400
   114bc:	add	r3, sp, #28
   114c0:	add	r1, r1, #28
   114c4:	add	r0, sp, #16
   114c8:	bl	1204c <__assert_fail@plt+0x10b8>
   114cc:	mov	r3, r9
   114d0:	ldr	r2, [sp, #12]
   114d4:	mov	r1, #1
   114d8:	mov	r7, r0
   114dc:	add	r0, sp, #28
   114e0:	bl	10db4 <fwrite_unlocked@plt>
   114e4:	ldr	r3, [sp, #12]
   114e8:	cmp	r3, r0
   114ec:	bhi	11564 <__assert_fail@plt+0x5d0>
   114f0:	cmp	r7, #0
   114f4:	beq	1158c <__assert_fail@plt+0x5f8>
   114f8:	ldr	r3, [r6]
   114fc:	add	r4, r4, #1
   11500:	and	r3, r3, #16
   11504:	cmp	r3, #0
   11508:	beq	114a0 <__assert_fail@plt+0x50c>
   1150c:	cmp	r4, #1
   11510:	bhi	1153c <__assert_fail@plt+0x5a8>
   11514:	bne	11530 <__assert_fail@plt+0x59c>
   11518:	ldr	r3, [sp, #16]
   1151c:	cmp	r3, #0
   11520:	beq	1153c <__assert_fail@plt+0x5a8>
   11524:	str	r8, [sp, #12]
   11528:	mov	r2, #0
   1152c:	b	114b0 <__assert_fail@plt+0x51c>
   11530:	mov	r2, r5
   11534:	str	r8, [sp, #12]
   11538:	b	114b0 <__assert_fail@plt+0x51c>
   1153c:	add	r3, sp, #13312	; 0x3400
   11540:	add	r3, r3, #28
   11544:	ldr	r2, [r3]
   11548:	ldr	r3, [pc, #112]	; 115c0 <__assert_fail@plt+0x62c>
   1154c:	ldr	r3, [r3]
   11550:	cmp	r2, r3
   11554:	bne	115bc <__assert_fail@plt+0x628>
   11558:	add	sp, sp, #13312	; 0x3400
   1155c:	add	sp, sp, #36	; 0x24
   11560:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11564:	bl	10ebc <__errno_location@plt>
   11568:	ldr	r1, [pc, #88]	; 115c8 <__assert_fail@plt+0x634>
   1156c:	mov	r2, #5
   11570:	ldr	r4, [r0]
   11574:	mov	r0, #0
   11578:	bl	10dcc <dcgettext@plt>
   1157c:	mov	r1, r4
   11580:	mov	r2, r0
   11584:	mov	r0, #1
   11588:	bl	10e44 <error@plt>
   1158c:	mov	r2, #5
   11590:	ldr	r1, [pc, #52]	; 115cc <__assert_fail@plt+0x638>
   11594:	mov	r0, r7
   11598:	bl	10dcc <dcgettext@plt>
   1159c:	mov	r1, r7
   115a0:	mov	r2, r0
   115a4:	mov	r0, #1
   115a8:	bl	10e44 <error@plt>
   115ac:	bl	10ebc <__errno_location@plt>
   115b0:	mov	r2, #5
   115b4:	ldr	r1, [pc, #20]	; 115d0 <__assert_fail@plt+0x63c>
   115b8:	b	11570 <__assert_fail@plt+0x5dc>
   115bc:	bl	10dd8 <__stack_chk_fail@plt>
   115c0:	andeq	r6, r2, r8, lsl #30
   115c4:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   115c8:	andeq	r6, r1, r8, lsr #1
   115cc:	strheq	r6, [r1], -r4
   115d0:	muleq	r1, ip, r0
   115d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   115d8:	sub	sp, sp, #79872	; 0x13800
   115dc:	sub	sp, sp, #28
   115e0:	ldr	sl, [pc, #648]	; 11870 <__assert_fail@plt+0x8dc>
   115e4:	strd	r2, [sp]
   115e8:	ldr	r3, [pc, #644]	; 11874 <__assert_fail@plt+0x8e0>
   115ec:	add	r2, sp, #79872	; 0x13800
   115f0:	add	r2, r2, #20
   115f4:	ldr	r3, [r3]
   115f8:	mov	r6, r0
   115fc:	mov	fp, r1
   11600:	mov	r9, #0
   11604:	str	r3, [r2]
   11608:	mov	r4, #0
   1160c:	b	11618 <__assert_fail@plt+0x684>
   11610:	cmp	r4, sl
   11614:	bhi	116a0 <__assert_fail@plt+0x70c>
   11618:	add	r0, sp, #20
   1161c:	mov	r3, r6
   11620:	rsb	r2, r4, #30720	; 0x7800
   11624:	add	r0, r0, r4
   11628:	mov	r1, #1
   1162c:	bl	10f70 <fread_unlocked@plt>
   11630:	ldr	r3, [r6]
   11634:	tst	r3, #48	; 0x30
   11638:	add	r4, r4, r0
   1163c:	beq	11610 <__assert_fail@plt+0x67c>
   11640:	cmp	r4, #0
   11644:	bne	116a0 <__assert_fail@plt+0x70c>
   11648:	ldrd	r0, [sp]
   1164c:	mov	r2, r0
   11650:	orrs	r2, r2, r1
   11654:	movne	r2, #1
   11658:	moveq	r2, #0
   1165c:	cmp	r9, #0
   11660:	movne	r9, r2
   11664:	moveq	r9, #0
   11668:	cmp	r9, #0
   1166c:	bne	117f8 <__assert_fail@plt+0x864>
   11670:	tst	r3, #32
   11674:	bne	11860 <__assert_fail@plt+0x8cc>
   11678:	add	r3, sp, #79872	; 0x13800
   1167c:	add	r3, r3, #20
   11680:	ldr	r2, [r3]
   11684:	ldr	r3, [pc, #488]	; 11874 <__assert_fail@plt+0x8e0>
   11688:	ldr	r3, [r3]
   1168c:	cmp	r2, r3
   11690:	bne	1185c <__assert_fail@plt+0x8c8>
   11694:	add	sp, sp, #79872	; 0x13800
   11698:	add	sp, sp, #28
   1169c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   116a0:	ldr	r3, [pc, #464]	; 11878 <__assert_fail@plt+0x8e4>
   116a4:	add	r8, r4, #4
   116a8:	add	r2, sp, #30720	; 0x7800
   116ac:	umull	r3, r8, r3, r8
   116b0:	add	r2, r2, #20
   116b4:	lsr	r8, r8, #2
   116b8:	mov	r1, r4
   116bc:	lsl	r8, r8, #3
   116c0:	mov	r3, r8
   116c4:	add	r0, sp, #20
   116c8:	bl	11d94 <__assert_fail@plt+0xe00>
   116cc:	ldrd	r2, [sp]
   116d0:	orrs	r3, r2, r3
   116d4:	bne	11714 <__assert_fail@plt+0x780>
   116d8:	ldr	r3, [pc, #412]	; 1187c <__assert_fail@plt+0x8e8>
   116dc:	add	r0, sp, #30720	; 0x7800
   116e0:	add	r0, r0, #20
   116e4:	ldr	r3, [r3]
   116e8:	mov	r2, r8
   116ec:	mov	r1, #1
   116f0:	bl	10db4 <fwrite_unlocked@plt>
   116f4:	cmp	r8, r0
   116f8:	bhi	11834 <__assert_fail@plt+0x8a0>
   116fc:	ldr	r3, [r6]
   11700:	and	r2, r3, #48	; 0x30
   11704:	cmp	r4, #30720	; 0x7800
   11708:	cmpeq	r2, #0
   1170c:	beq	11608 <__assert_fail@plt+0x674>
   11710:	b	11648 <__assert_fail@plt+0x6b4>
   11714:	cmp	r8, #0
   11718:	beq	116fc <__assert_fail@plt+0x768>
   1171c:	str	r4, [sp, #8]
   11720:	str	r6, [sp, #12]
   11724:	mov	r4, r9
   11728:	mov	r6, r8
   1172c:	mov	r7, #0
   11730:	ldrd	r8, [sp]
   11734:	b	11764 <__assert_fail@plt+0x7d0>
   11738:	ldr	r3, [fp, #20]
   1173c:	ldr	r2, [fp, #24]
   11740:	cmp	r3, r2
   11744:	bcs	117dc <__assert_fail@plt+0x848>
   11748:	mov	r4, r5
   1174c:	add	r1, r3, #1
   11750:	mov	r2, #10
   11754:	str	r1, [fp, #20]
   11758:	strb	r2, [r3]
   1175c:	cmp	r6, r7
   11760:	bls	117cc <__assert_fail@plt+0x838>
   11764:	subs	r2, r8, r4
   11768:	sbc	r3, r9, #0
   1176c:	mov	r1, #0
   11770:	cmp	r3, r1
   11774:	mvn	r0, #0
   11778:	cmpeq	r2, r0
   1177c:	sub	r5, r6, r7
   11780:	movhi	r2, r0
   11784:	cmp	r5, r2
   11788:	movcs	r5, r2
   1178c:	cmp	r5, #0
   11790:	beq	11738 <__assert_fail@plt+0x7a4>
   11794:	ldr	r3, [pc, #224]	; 1187c <__assert_fail@plt+0x8e8>
   11798:	add	r0, sp, #30720	; 0x7800
   1179c:	add	r0, r0, #20
   117a0:	ldr	r3, [r3]
   117a4:	mov	r2, r5
   117a8:	mov	r1, #1
   117ac:	add	r0, r0, r7
   117b0:	bl	10db4 <fwrite_unlocked@plt>
   117b4:	cmp	r5, r0
   117b8:	bhi	11834 <__assert_fail@plt+0x8a0>
   117bc:	add	r7, r7, r5
   117c0:	cmp	r6, r7
   117c4:	add	r4, r4, r5
   117c8:	bhi	11764 <__assert_fail@plt+0x7d0>
   117cc:	mov	r9, r4
   117d0:	ldr	r6, [sp, #12]
   117d4:	ldr	r4, [sp, #8]
   117d8:	b	116fc <__assert_fail@plt+0x768>
   117dc:	mov	r1, #10
   117e0:	mov	r0, fp
   117e4:	bl	10f28 <__overflow@plt>
   117e8:	cmn	r0, #1
   117ec:	beq	11834 <__assert_fail@plt+0x8a0>
   117f0:	mov	r4, r5
   117f4:	b	1175c <__assert_fail@plt+0x7c8>
   117f8:	ldr	r3, [fp, #20]
   117fc:	ldr	r2, [fp, #24]
   11800:	cmp	r3, r2
   11804:	addcc	r1, r3, #1
   11808:	movcc	r2, #10
   1180c:	strcc	r1, [fp, #20]
   11810:	strbcc	r2, [r3]
   11814:	bcs	11820 <__assert_fail@plt+0x88c>
   11818:	ldr	r3, [r6]
   1181c:	b	11670 <__assert_fail@plt+0x6dc>
   11820:	mov	r0, fp
   11824:	mov	r1, #10
   11828:	bl	10f28 <__overflow@plt>
   1182c:	cmn	r0, #1
   11830:	bne	11818 <__assert_fail@plt+0x884>
   11834:	bl	10ebc <__errno_location@plt>
   11838:	ldr	r1, [pc, #64]	; 11880 <__assert_fail@plt+0x8ec>
   1183c:	mov	r2, #5
   11840:	ldr	r4, [r0]
   11844:	mov	r0, #0
   11848:	bl	10dcc <dcgettext@plt>
   1184c:	mov	r1, r4
   11850:	mov	r2, r0
   11854:	mov	r0, #1
   11858:	bl	10e44 <error@plt>
   1185c:	bl	10dd8 <__stack_chk_fail@plt>
   11860:	bl	10ebc <__errno_location@plt>
   11864:	mov	r2, #5
   11868:	ldr	r1, [pc, #20]	; 11884 <__assert_fail@plt+0x8f0>
   1186c:	b	11840 <__assert_fail@plt+0x8ac>
   11870:	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   11874:	andeq	r6, r2, r8, lsl #30
   11878:	stclgt	12, cr12, [ip], {205}	; 0xcd
   1187c:	andeq	r7, r2, r4, asr r1
   11880:	andeq	r6, r1, r8, lsr #1
   11884:	muleq	r1, ip, r0
   11888:	ldr	r3, [pc, #736]	; 11b70 <__assert_fail@plt+0xbdc>
   1188c:	push	{r7, lr}
   11890:	sub	sp, sp, #64	; 0x40
   11894:	ldr	r3, [r3]
   11898:	subs	r4, r0, #0
   1189c:	str	r3, [sp, #60]	; 0x3c
   118a0:	beq	118dc <__assert_fail@plt+0x948>
   118a4:	ldr	r3, [pc, #712]	; 11b74 <__assert_fail@plt+0xbe0>
   118a8:	mov	r2, #5
   118ac:	ldr	r1, [pc, #708]	; 11b78 <__assert_fail@plt+0xbe4>
   118b0:	mov	r0, #0
   118b4:	ldr	r5, [r3]
   118b8:	bl	10dcc <dcgettext@plt>
   118bc:	ldr	r3, [pc, #696]	; 11b7c <__assert_fail@plt+0xbe8>
   118c0:	mov	r1, #1
   118c4:	ldr	r3, [r3]
   118c8:	mov	r2, r0
   118cc:	mov	r0, r5
   118d0:	bl	10ef8 <__fprintf_chk@plt>
   118d4:	mov	r0, r4
   118d8:	bl	10e98 <exit@plt>
   118dc:	mov	r2, #5
   118e0:	ldr	r1, [pc, #664]	; 11b80 <__assert_fail@plt+0xbec>
   118e4:	bl	10dcc <dcgettext@plt>
   118e8:	ldr	r2, [pc, #652]	; 11b7c <__assert_fail@plt+0xbe8>
   118ec:	ldr	r5, [pc, #656]	; 11b84 <__assert_fail@plt+0xbf0>
   118f0:	mov	r3, #32
   118f4:	ldr	r2, [r2]
   118f8:	mov	r1, r0
   118fc:	mov	r0, #1
   11900:	bl	10ee0 <__printf_chk@plt>
   11904:	mov	r2, #5
   11908:	ldr	r1, [pc, #632]	; 11b88 <__assert_fail@plt+0xbf4>
   1190c:	mov	r0, r4
   11910:	bl	10dcc <dcgettext@plt>
   11914:	ldr	r1, [r5]
   11918:	bl	10d30 <fputs_unlocked@plt>
   1191c:	mov	r2, #5
   11920:	ldr	r1, [pc, #612]	; 11b8c <__assert_fail@plt+0xbf8>
   11924:	mov	r0, r4
   11928:	bl	10dcc <dcgettext@plt>
   1192c:	ldr	r1, [r5]
   11930:	bl	10d30 <fputs_unlocked@plt>
   11934:	mov	r2, #5
   11938:	ldr	r1, [pc, #592]	; 11b90 <__assert_fail@plt+0xbfc>
   1193c:	mov	r0, r4
   11940:	bl	10dcc <dcgettext@plt>
   11944:	ldr	r1, [r5]
   11948:	bl	10d30 <fputs_unlocked@plt>
   1194c:	mov	r2, #5
   11950:	ldr	r1, [pc, #572]	; 11b94 <__assert_fail@plt+0xc00>
   11954:	mov	r0, r4
   11958:	bl	10dcc <dcgettext@plt>
   1195c:	ldr	r1, [r5]
   11960:	bl	10d30 <fputs_unlocked@plt>
   11964:	mov	r2, #5
   11968:	ldr	r1, [pc, #552]	; 11b98 <__assert_fail@plt+0xc04>
   1196c:	mov	r0, r4
   11970:	bl	10dcc <dcgettext@plt>
   11974:	ldr	r1, [r5]
   11978:	bl	10d30 <fputs_unlocked@plt>
   1197c:	mov	r2, #5
   11980:	ldr	r1, [pc, #532]	; 11b9c <__assert_fail@plt+0xc08>
   11984:	mov	r0, r4
   11988:	bl	10dcc <dcgettext@plt>
   1198c:	ldr	r3, [pc, #524]	; 11ba0 <__assert_fail@plt+0xc0c>
   11990:	mov	r2, r3
   11994:	mov	r1, r0
   11998:	mov	r0, #1
   1199c:	bl	10ee0 <__printf_chk@plt>
   119a0:	ldr	lr, [pc, #508]	; 11ba4 <__assert_fail@plt+0xc10>
   119a4:	add	ip, sp, #4
   119a8:	ldm	lr!, {r0, r1, r2, r3}
   119ac:	stmia	ip!, {r0, r1, r2, r3}
   119b0:	ldm	lr!, {r0, r1, r2, r3}
   119b4:	ldr	r6, [sp, #4]
   119b8:	stmia	ip!, {r0, r1, r2, r3}
   119bc:	cmp	r6, #0
   119c0:	ldm	lr!, {r0, r1, r2, r3}
   119c4:	addeq	r5, sp, #4
   119c8:	stmia	ip!, {r0, r1, r2, r3}
   119cc:	ldm	lr, {r0, r1}
   119d0:	stm	ip, {r0, r1}
   119d4:	beq	11a04 <__assert_fail@plt+0xa70>
   119d8:	ldr	r7, [pc, #448]	; 11ba0 <__assert_fail@plt+0xc0c>
   119dc:	add	r5, sp, #4
   119e0:	b	119f0 <__assert_fail@plt+0xa5c>
   119e4:	ldr	r6, [r5, #8]!
   119e8:	cmp	r6, #0
   119ec:	beq	11a04 <__assert_fail@plt+0xa70>
   119f0:	mov	r1, r6
   119f4:	mov	r0, r7
   119f8:	bl	10d48 <strcmp@plt>
   119fc:	cmp	r0, #0
   11a00:	bne	119e4 <__assert_fail@plt+0xa50>
   11a04:	ldr	r5, [r5, #4]
   11a08:	mov	r2, #5
   11a0c:	cmp	r5, #0
   11a10:	ldr	r1, [pc, #400]	; 11ba8 <__assert_fail@plt+0xc14>
   11a14:	beq	11abc <__assert_fail@plt+0xb28>
   11a18:	mov	r0, #0
   11a1c:	bl	10dcc <dcgettext@plt>
   11a20:	ldr	r3, [pc, #388]	; 11bac <__assert_fail@plt+0xc18>
   11a24:	ldr	r2, [pc, #388]	; 11bb0 <__assert_fail@plt+0xc1c>
   11a28:	mov	r1, r0
   11a2c:	mov	r0, #1
   11a30:	bl	10ee0 <__printf_chk@plt>
   11a34:	mov	r1, #0
   11a38:	mov	r0, #5
   11a3c:	bl	10f34 <setlocale@plt>
   11a40:	cmp	r0, #0
   11a44:	ldreq	r6, [pc, #340]	; 11ba0 <__assert_fail@plt+0xc0c>
   11a48:	beq	11a64 <__assert_fail@plt+0xad0>
   11a4c:	mov	r2, #3
   11a50:	ldr	r1, [pc, #348]	; 11bb4 <__assert_fail@plt+0xc20>
   11a54:	bl	10f7c <strncmp@plt>
   11a58:	ldr	r6, [pc, #320]	; 11ba0 <__assert_fail@plt+0xc0c>
   11a5c:	cmp	r0, #0
   11a60:	bne	11b4c <__assert_fail@plt+0xbb8>
   11a64:	mov	r2, #5
   11a68:	ldr	r1, [pc, #328]	; 11bb8 <__assert_fail@plt+0xc24>
   11a6c:	mov	r0, #0
   11a70:	bl	10dcc <dcgettext@plt>
   11a74:	ldr	r3, [pc, #292]	; 11ba0 <__assert_fail@plt+0xc0c>
   11a78:	ldr	r2, [pc, #300]	; 11bac <__assert_fail@plt+0xc18>
   11a7c:	mov	r1, r0
   11a80:	mov	r0, #1
   11a84:	bl	10ee0 <__printf_chk@plt>
   11a88:	mov	r2, #5
   11a8c:	ldr	r1, [pc, #296]	; 11bbc <__assert_fail@plt+0xc28>
   11a90:	mov	r0, #0
   11a94:	bl	10dcc <dcgettext@plt>
   11a98:	ldr	r2, [pc, #288]	; 11bc0 <__assert_fail@plt+0xc2c>
   11a9c:	cmp	r5, r6
   11aa0:	ldr	r3, [pc, #284]	; 11bc4 <__assert_fail@plt+0xc30>
   11aa4:	movne	r3, r2
   11aa8:	mov	r1, r0
   11aac:	mov	r2, r5
   11ab0:	mov	r0, #1
   11ab4:	bl	10ee0 <__printf_chk@plt>
   11ab8:	b	118d4 <__assert_fail@plt+0x940>
   11abc:	mov	r0, r5
   11ac0:	bl	10dcc <dcgettext@plt>
   11ac4:	ldr	r3, [pc, #224]	; 11bac <__assert_fail@plt+0xc18>
   11ac8:	ldr	r2, [pc, #224]	; 11bb0 <__assert_fail@plt+0xc1c>
   11acc:	mov	r1, r0
   11ad0:	mov	r0, #1
   11ad4:	bl	10ee0 <__printf_chk@plt>
   11ad8:	mov	r1, r5
   11adc:	mov	r0, #5
   11ae0:	bl	10f34 <setlocale@plt>
   11ae4:	cmp	r0, #0
   11ae8:	beq	11b00 <__assert_fail@plt+0xb6c>
   11aec:	mov	r2, #3
   11af0:	ldr	r1, [pc, #188]	; 11bb4 <__assert_fail@plt+0xc20>
   11af4:	bl	10f7c <strncmp@plt>
   11af8:	cmp	r0, #0
   11afc:	bne	11b44 <__assert_fail@plt+0xbb0>
   11b00:	mov	r2, #5
   11b04:	ldr	r1, [pc, #172]	; 11bb8 <__assert_fail@plt+0xc24>
   11b08:	mov	r0, #0
   11b0c:	bl	10dcc <dcgettext@plt>
   11b10:	ldr	r3, [pc, #136]	; 11ba0 <__assert_fail@plt+0xc0c>
   11b14:	ldr	r2, [pc, #144]	; 11bac <__assert_fail@plt+0xc18>
   11b18:	mov	r5, r3
   11b1c:	mov	r1, r0
   11b20:	mov	r0, #1
   11b24:	bl	10ee0 <__printf_chk@plt>
   11b28:	ldr	r1, [pc, #140]	; 11bbc <__assert_fail@plt+0xc28>
   11b2c:	mov	r2, #5
   11b30:	mov	r0, #0
   11b34:	bl	10dcc <dcgettext@plt>
   11b38:	ldr	r3, [pc, #132]	; 11bc4 <__assert_fail@plt+0xc30>
   11b3c:	mov	r1, r0
   11b40:	b	11aac <__assert_fail@plt+0xb18>
   11b44:	ldr	r6, [pc, #84]	; 11ba0 <__assert_fail@plt+0xc0c>
   11b48:	mov	r5, r6
   11b4c:	mov	r2, #5
   11b50:	ldr	r1, [pc, #112]	; 11bc8 <__assert_fail@plt+0xc34>
   11b54:	mov	r0, #0
   11b58:	bl	10dcc <dcgettext@plt>
   11b5c:	ldr	r2, [pc, #60]	; 11ba0 <__assert_fail@plt+0xc0c>
   11b60:	mov	r1, r0
   11b64:	mov	r0, #1
   11b68:	bl	10ee0 <__printf_chk@plt>
   11b6c:	b	11a64 <__assert_fail@plt+0xad0>
   11b70:	andeq	r6, r2, r8, lsl #30
   11b74:	andeq	r7, r2, r8, asr #2
   11b78:	andeq	r6, r1, ip, asr #1
   11b7c:	andeq	r7, r2, r8, ror #2
   11b80:	strdeq	r6, [r1], -r4
   11b84:	andeq	r7, r2, r4, asr r1
   11b88:	andeq	r6, r1, r8, asr r1
   11b8c:	muleq	r1, r0, r1
   11b90:	ldrdeq	r6, [r1], -ip
   11b94:	ldrdeq	r6, [r1], -r0
   11b98:	andeq	r6, r1, r0, lsl #6
   11b9c:	andeq	r6, r1, r8, lsr r3
   11ba0:	andeq	r6, r1, r4, asr #1
   11ba4:	andeq	r6, r1, r4
   11ba8:	andeq	r6, r1, r4, asr #8
   11bac:	andeq	r6, r1, ip, asr r4
   11bb0:	andeq	r6, r1, r4, lsl #9
   11bb4:	muleq	r1, r4, r4
   11bb8:	andeq	r6, r1, r0, ror #9
   11bbc:	andeq	r6, r1, r0, lsl #10
   11bc0:	andeq	r6, r1, r0, ror fp
   11bc4:			; <UNDEFINED> instruction: 0x000165b0
   11bc8:	muleq	r1, r8, r4
   11bcc:	cmp	r1, #7
   11bd0:	bls	11d44 <__assert_fail@plt+0xdb0>
   11bd4:	push	{r4, r5, r6, lr}
   11bd8:	ldrb	r1, [r0]
   11bdc:	ldr	ip, [pc, #428]	; 11d90 <__assert_fail@plt+0xdfc>
   11be0:	ldrsb	r4, [ip, r1]
   11be4:	cmp	r4, #0
   11be8:	blt	11d18 <__assert_fail@plt+0xd84>
   11bec:	ldrb	r1, [r0, #1]
   11bf0:	ldrsb	r5, [ip, r1]
   11bf4:	cmp	r5, #0
   11bf8:	blt	11d18 <__assert_fail@plt+0xd84>
   11bfc:	ldr	lr, [r3]
   11c00:	ldr	r1, [r2]
   11c04:	cmp	lr, #0
   11c08:	bne	11d4c <__assert_fail@plt+0xdb8>
   11c0c:	ldrb	r4, [r0, #2]
   11c10:	cmp	r4, #61	; 0x3d
   11c14:	beq	11d20 <__assert_fail@plt+0xd8c>
   11c18:	ldrsb	r4, [ip, r4]
   11c1c:	cmp	r4, #0
   11c20:	blt	11d38 <__assert_fail@plt+0xda4>
   11c24:	ldrb	r6, [r0, #3]
   11c28:	ldrsb	r6, [ip, r6]
   11c2c:	cmp	r6, #0
   11c30:	blt	11d38 <__assert_fail@plt+0xda4>
   11c34:	cmp	lr, #0
   11c38:	beq	11c58 <__assert_fail@plt+0xcc4>
   11c3c:	lsl	r4, r4, #1
   11c40:	orr	r4, r4, r5, lsl #6
   11c44:	orr	r4, r4, r6, asr #4
   11c48:	strb	r4, [r1], #1
   11c4c:	ldr	lr, [r3]
   11c50:	sub	lr, lr, #1
   11c54:	str	lr, [r3]
   11c58:	ldrb	r4, [r0, #4]
   11c5c:	cmp	r4, #61	; 0x3d
   11c60:	beq	11d68 <__assert_fail@plt+0xdd4>
   11c64:	ldrsb	r4, [ip, r4]
   11c68:	cmp	r4, #0
   11c6c:	blt	11d38 <__assert_fail@plt+0xda4>
   11c70:	cmp	lr, #0
   11c74:	beq	11c90 <__assert_fail@plt+0xcfc>
   11c78:	asr	lr, r4, #1
   11c7c:	orr	r6, lr, r6, lsl #4
   11c80:	strb	r6, [r1], #1
   11c84:	ldr	lr, [r3]
   11c88:	sub	lr, lr, #1
   11c8c:	str	lr, [r3]
   11c90:	ldrb	r5, [r0, #5]
   11c94:	cmp	r5, #61	; 0x3d
   11c98:	beq	11d74 <__assert_fail@plt+0xde0>
   11c9c:	ldrsb	r5, [ip, r5]
   11ca0:	cmp	r5, #0
   11ca4:	blt	11d38 <__assert_fail@plt+0xda4>
   11ca8:	ldrb	r6, [r0, #6]
   11cac:	ldrsb	r6, [ip, r6]
   11cb0:	cmp	r6, #0
   11cb4:	blt	11d38 <__assert_fail@plt+0xda4>
   11cb8:	cmp	lr, #0
   11cbc:	beq	11cdc <__assert_fail@plt+0xd48>
   11cc0:	lsl	lr, r5, #2
   11cc4:	orr	lr, lr, r4, lsl #7
   11cc8:	orr	lr, lr, r6, asr #3
   11ccc:	strb	lr, [r1], #1
   11cd0:	ldr	lr, [r3]
   11cd4:	sub	lr, lr, #1
   11cd8:	str	lr, [r3]
   11cdc:	ldrb	r0, [r0, #7]
   11ce0:	cmp	r0, #61	; 0x3d
   11ce4:	beq	11d0c <__assert_fail@plt+0xd78>
   11ce8:	ldrsb	r0, [ip, r0]
   11cec:	cmp	r0, #0
   11cf0:	blt	11d38 <__assert_fail@plt+0xda4>
   11cf4:	cmp	lr, #0
   11cf8:	orrne	r0, r0, r6, lsl #5
   11cfc:	strbne	r0, [r1], #1
   11d00:	ldrne	r0, [r3]
   11d04:	subne	r0, r0, #1
   11d08:	strne	r0, [r3]
   11d0c:	str	r1, [r2]
   11d10:	mov	r0, #1
   11d14:	pop	{r4, r5, r6, pc}
   11d18:	mov	r0, #0
   11d1c:	pop	{r4, r5, r6, pc}
   11d20:	ldrb	r3, [r0, #3]
   11d24:	cmp	r3, #61	; 0x3d
   11d28:	bne	11d38 <__assert_fail@plt+0xda4>
   11d2c:	ldrb	r3, [r0, #4]
   11d30:	cmp	r3, #61	; 0x3d
   11d34:	beq	11d68 <__assert_fail@plt+0xdd4>
   11d38:	str	r1, [r2]
   11d3c:	mov	r0, #0
   11d40:	pop	{r4, r5, r6, pc}
   11d44:	mov	r0, #0
   11d48:	bx	lr
   11d4c:	asr	lr, r5, #2
   11d50:	orr	r4, lr, r4, lsl #3
   11d54:	strb	r4, [r1], #1
   11d58:	ldr	lr, [r3]
   11d5c:	sub	lr, lr, #1
   11d60:	str	lr, [r3]
   11d64:	b	11c0c <__assert_fail@plt+0xc78>
   11d68:	ldrb	r3, [r0, #5]
   11d6c:	cmp	r3, #61	; 0x3d
   11d70:	bne	11d38 <__assert_fail@plt+0xda4>
   11d74:	ldrb	r3, [r0, #6]
   11d78:	cmp	r3, #61	; 0x3d
   11d7c:	bne	11d38 <__assert_fail@plt+0xda4>
   11d80:	ldrb	r3, [r0, #7]
   11d84:	cmp	r3, #61	; 0x3d
   11d88:	beq	11d0c <__assert_fail@plt+0xd78>
   11d8c:	b	11d38 <__assert_fail@plt+0xda4>
   11d90:	andeq	r6, r1, ip, asr #12
   11d94:	push	{r4, r5, lr}
   11d98:	add	r2, r2, #8
   11d9c:	ldr	r4, [pc, #520]	; 11fac <__assert_fail@plt+0x1018>
   11da0:	mov	r5, #61	; 0x3d
   11da4:	b	11ea4 <__assert_fail@plt+0xf10>
   11da8:	ldrb	lr, [r0, #1]
   11dac:	cmp	r3, #2
   11db0:	add	ip, ip, lr, lsr #6
   11db4:	and	ip, ip, #31
   11db8:	add	ip, r4, ip
   11dbc:	ldrb	ip, [ip, #256]	; 0x100
   11dc0:	strb	ip, [r2, #-7]
   11dc4:	popeq	{r4, r5, pc}
   11dc8:	lsl	ip, lr, #26
   11dcc:	cmp	r3, #3
   11dd0:	add	ip, r4, ip, lsr #27
   11dd4:	ldrb	ip, [ip, #256]	; 0x100
   11dd8:	strb	ip, [r2, #-6]
   11ddc:	popeq	{r4, r5, pc}
   11de0:	cmp	r1, #2
   11de4:	lsl	lr, lr, #4
   11de8:	beq	11f4c <__assert_fail@plt+0xfb8>
   11dec:	ldrb	ip, [r0, #2]
   11df0:	cmp	r3, #4
   11df4:	add	lr, lr, ip, lsr #4
   11df8:	and	lr, lr, #31
   11dfc:	add	lr, r4, lr
   11e00:	ldrb	lr, [lr, #256]	; 0x100
   11e04:	strb	lr, [r2, #-5]
   11e08:	popeq	{r4, r5, pc}
   11e0c:	cmp	r1, #3
   11e10:	lsl	lr, ip, #1
   11e14:	beq	11f68 <__assert_fail@plt+0xfd4>
   11e18:	ldrb	ip, [r0, #3]
   11e1c:	cmp	r3, #5
   11e20:	add	lr, lr, ip, lsr #7
   11e24:	and	lr, lr, #31
   11e28:	add	lr, r4, lr
   11e2c:	ldrb	lr, [lr, #256]	; 0x100
   11e30:	strb	lr, [r2, #-4]
   11e34:	popeq	{r4, r5, pc}
   11e38:	lsl	lr, ip, #25
   11e3c:	cmp	r3, #6
   11e40:	add	lr, r4, lr, lsr #27
   11e44:	ldrb	lr, [lr, #256]	; 0x100
   11e48:	strb	lr, [r2, #-3]
   11e4c:	popeq	{r4, r5, pc}
   11e50:	cmp	r1, #4
   11e54:	lsl	ip, ip, #3
   11e58:	beq	11f84 <__assert_fail@plt+0xff0>
   11e5c:	ldrb	lr, [r0, #4]
   11e60:	cmp	r3, #7
   11e64:	add	ip, ip, lr, lsr #5
   11e68:	and	ip, ip, #31
   11e6c:	add	ip, r4, ip
   11e70:	ldrb	ip, [ip, #256]	; 0x100
   11e74:	strb	ip, [r2, #-2]
   11e78:	popeq	{r4, r5, pc}
   11e7c:	and	lr, lr, #31
   11e80:	add	lr, r4, lr
   11e84:	cmp	r3, #8
   11e88:	ldrb	ip, [lr, #256]	; 0x100
   11e8c:	strb	ip, [r2, #-1]
   11e90:	popeq	{r4, r5, pc}
   11e94:	subs	r1, r1, #5
   11e98:	addne	r0, r0, #5
   11e9c:	sub	r3, r3, #8
   11ea0:	add	r2, r2, #8
   11ea4:	adds	ip, r3, #0
   11ea8:	movne	ip, #1
   11eac:	cmp	r1, #0
   11eb0:	moveq	ip, #0
   11eb4:	cmp	ip, #0
   11eb8:	sub	lr, r2, #8
   11ebc:	beq	11fa0 <__assert_fail@plt+0x100c>
   11ec0:	ldrb	ip, [r0]
   11ec4:	cmp	r3, #1
   11ec8:	add	lr, r4, ip, lsr #3
   11ecc:	ldrb	lr, [lr, #256]	; 0x100
   11ed0:	strb	lr, [r2, #-8]
   11ed4:	popeq	{r4, r5, pc}
   11ed8:	cmp	r1, #1
   11edc:	lsl	ip, ip, #2
   11ee0:	bne	11da8 <__assert_fail@plt+0xe14>
   11ee4:	and	ip, ip, #31
   11ee8:	add	ip, r4, ip
   11eec:	cmp	r3, #2
   11ef0:	ldrb	r1, [ip, #256]	; 0x100
   11ef4:	strb	r1, [r2, #-7]
   11ef8:	popeq	{r4, r5, pc}
   11efc:	cmp	r3, #3
   11f00:	strb	r5, [r2, #-6]
   11f04:	popeq	{r4, r5, pc}
   11f08:	cmp	r3, #4
   11f0c:	strb	r5, [r2, #-5]
   11f10:	popeq	{r4, r5, pc}
   11f14:	cmp	r3, #5
   11f18:	strb	r5, [r2, #-4]
   11f1c:	popeq	{r4, r5, pc}
   11f20:	cmp	r3, #6
   11f24:	strb	r5, [r2, #-3]
   11f28:	popeq	{r4, r5, pc}
   11f2c:	cmp	r3, #7
   11f30:	strb	r5, [r2, #-2]
   11f34:	popeq	{r4, r5, pc}
   11f38:	cmp	r3, #8
   11f3c:	strb	r5, [r2, #-1]
   11f40:	popeq	{r4, r5, pc}
   11f44:	mov	r1, #0
   11f48:	b	11e9c <__assert_fail@plt+0xf08>
   11f4c:	and	lr, lr, #31
   11f50:	add	lr, r4, lr
   11f54:	cmp	r3, #4
   11f58:	ldrb	r1, [lr, #256]	; 0x100
   11f5c:	strb	r1, [r2, #-5]
   11f60:	popeq	{r4, r5, pc}
   11f64:	b	11f14 <__assert_fail@plt+0xf80>
   11f68:	and	ip, lr, #31
   11f6c:	add	ip, r4, ip
   11f70:	cmp	r3, #5
   11f74:	ldrb	r1, [ip, #256]	; 0x100
   11f78:	strb	r1, [r2, #-4]
   11f7c:	popeq	{r4, r5, pc}
   11f80:	b	11f20 <__assert_fail@plt+0xf8c>
   11f84:	and	ip, ip, #31
   11f88:	add	ip, r4, ip
   11f8c:	cmp	r3, #7
   11f90:	ldrb	r1, [ip, #256]	; 0x100
   11f94:	strb	r1, [r2, #-2]
   11f98:	popeq	{r4, r5, pc}
   11f9c:	b	11f38 <__assert_fail@plt+0xfa4>
   11fa0:	cmp	r3, #0
   11fa4:	strbne	ip, [r2, #-8]
   11fa8:	pop	{r4, r5, pc}
   11fac:	andeq	r6, r1, ip, asr #12
   11fb0:	ldr	r3, [pc, #108]	; 12024 <__assert_fail@plt+0x1090>
   11fb4:	push	{r4, r5, r6, r7, r8, lr}
   11fb8:	add	r4, r1, #4
   11fbc:	umull	r3, r4, r3, r4
   11fc0:	lsr	r4, r4, #2
   11fc4:	lsl	r4, r4, #3
   11fc8:	add	r6, r4, #1
   11fcc:	cmp	r1, r6
   11fd0:	movhi	r4, #0
   11fd4:	strhi	r4, [r2]
   11fd8:	bls	11fe4 <__assert_fail@plt+0x1050>
   11fdc:	mov	r0, r4
   11fe0:	pop	{r4, r5, r6, r7, r8, pc}
   11fe4:	mov	r8, r0
   11fe8:	mov	r0, r6
   11fec:	mov	r7, r2
   11ff0:	mov	r5, r1
   11ff4:	bl	10e50 <malloc@plt>
   11ff8:	cmp	r0, #0
   11ffc:	str	r0, [r7]
   12000:	moveq	r4, r6
   12004:	beq	11fdc <__assert_fail@plt+0x1048>
   12008:	mov	r2, r0
   1200c:	mov	r3, r6
   12010:	mov	r0, r8
   12014:	mov	r1, r5
   12018:	bl	11d94 <__assert_fail@plt+0xe00>
   1201c:	mov	r0, r4
   12020:	pop	{r4, r5, r6, r7, r8, pc}
   12024:	stclgt	12, cr12, [ip], {205}	; 0xcd
   12028:	ldr	r3, [pc, #12]	; 1203c <__assert_fail@plt+0x10a8>
   1202c:	ldrb	r0, [r3, r0]
   12030:	eor	r0, r0, #128	; 0x80
   12034:	lsr	r0, r0, #7
   12038:	bx	lr
   1203c:	andeq	r6, r1, ip, asr #12
   12040:	mov	r3, #0
   12044:	str	r3, [r0]
   12048:	bx	lr
   1204c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12050:	sub	sp, sp, #20
   12054:	subs	r8, r0, #0
   12058:	ldr	fp, [sp, #56]	; 0x38
   1205c:	ldr	r0, [pc, #572]	; 122a0 <__assert_fail@plt+0x130c>
   12060:	mov	r4, r1
   12064:	ldr	r7, [fp]
   12068:	ldr	r0, [r0]
   1206c:	mov	r1, r2
   12070:	stmib	sp, {r3, r7}
   12074:	str	r0, [sp, #12]
   12078:	movne	r3, #1
   1207c:	moveq	r3, #0
   12080:	beq	1227c <__assert_fail@plt+0x12e8>
   12084:	ldr	sl, [r8]
   12088:	adds	r9, r2, #0
   1208c:	movne	r9, #1
   12090:	cmp	sl, #0
   12094:	moveq	sl, r9
   12098:	movne	sl, #0
   1209c:	and	r3, r9, r3
   120a0:	str	r3, [sp]
   120a4:	b	120f0 <__assert_fail@plt+0x115c>
   120a8:	ldrb	r2, [r4]
   120ac:	cmp	r2, #10
   120b0:	beq	1224c <__assert_fail@plt+0x12b8>
   120b4:	ldr	r2, [sp, #4]
   120b8:	sub	r3, r3, r7
   120bc:	add	r3, r2, r3
   120c0:	cmp	r8, #0
   120c4:	stmib	sp, {r3, r7}
   120c8:	add	r5, r4, r1
   120cc:	bne	12134 <__assert_fail@plt+0x11a0>
   120d0:	mov	r0, r4
   120d4:	add	r3, sp, #8
   120d8:	add	r2, sp, #4
   120dc:	bl	11bcc <__assert_fail@plt+0xc38>
   120e0:	cmp	r0, #0
   120e4:	beq	12294 <__assert_fail@plt+0x1300>
   120e8:	ldr	r7, [sp, #8]
   120ec:	sub	r1, r5, r4
   120f0:	cmp	sl, #0
   120f4:	moveq	r3, r7
   120f8:	bne	121dc <__assert_fail@plt+0x1248>
   120fc:	cmp	r1, #0
   12100:	moveq	r0, r9
   12104:	movne	r0, #0
   12108:	cmp	r0, #0
   1210c:	bne	121b4 <__assert_fail@plt+0x1220>
   12110:	cmp	r1, #0
   12114:	bne	120a8 <__assert_fail@plt+0x1114>
   12118:	ldr	r2, [sp, #4]
   1211c:	sub	r3, r3, r7
   12120:	add	r3, r2, r3
   12124:	cmp	r8, #0
   12128:	stmib	sp, {r3, r7}
   1212c:	beq	12288 <__assert_fail@plt+0x12f4>
   12130:	mov	r5, r4
   12134:	ldr	r3, [r8]
   12138:	cmp	r3, #8
   1213c:	moveq	r3, #0
   12140:	streq	r3, [r8]
   12144:	beq	12218 <__assert_fail@plt+0x1284>
   12148:	cmp	r3, #0
   1214c:	movne	r1, r3
   12150:	beq	12218 <__assert_fail@plt+0x1284>
   12154:	cmp	r4, r5
   12158:	bcs	1218c <__assert_fail@plt+0x11f8>
   1215c:	ldrb	r0, [r4], #1
   12160:	cmp	r0, #10
   12164:	beq	12184 <__assert_fail@plt+0x11f0>
   12168:	add	r3, r1, #1
   1216c:	mov	r2, r8
   12170:	cmp	r3, #8
   12174:	str	r3, [r2], r1
   12178:	mov	r1, r3
   1217c:	strb	r0, [r2, #4]
   12180:	beq	1218c <__assert_fail@plt+0x11f8>
   12184:	cmp	r4, r5
   12188:	bne	1215c <__assert_fail@plt+0x11c8>
   1218c:	cmp	r1, #0
   12190:	add	r0, r8, #4
   12194:	beq	121ac <__assert_fail@plt+0x1218>
   12198:	cmp	r1, #7
   1219c:	bhi	120d4 <__assert_fail@plt+0x1140>
   121a0:	ldr	r3, [sp]
   121a4:	cmp	r3, #0
   121a8:	beq	120d4 <__assert_fail@plt+0x1140>
   121ac:	ldr	r3, [sp, #8]
   121b0:	mov	r0, #1
   121b4:	ldr	r1, [pc, #228]	; 122a0 <__assert_fail@plt+0x130c>
   121b8:	ldr	r2, [fp]
   121bc:	ldr	ip, [sp, #12]
   121c0:	ldr	r1, [r1]
   121c4:	sub	r3, r2, r3
   121c8:	cmp	ip, r1
   121cc:	str	r3, [fp]
   121d0:	bne	1229c <__assert_fail@plt+0x1308>
   121d4:	add	sp, sp, #20
   121d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   121dc:	add	r6, r4, r1
   121e0:	b	121ec <__assert_fail@plt+0x1258>
   121e4:	ldr	r7, [sp, #8]
   121e8:	add	r4, r4, #8
   121ec:	sub	r5, r6, r4
   121f0:	mov	r1, r5
   121f4:	add	r3, sp, #8
   121f8:	add	r2, sp, #4
   121fc:	mov	r0, r4
   12200:	bl	11bcc <__assert_fail@plt+0xc38>
   12204:	cmp	r0, #0
   12208:	bne	121e4 <__assert_fail@plt+0x1250>
   1220c:	mov	r1, r5
   12210:	ldr	r3, [sp, #8]
   12214:	b	120fc <__assert_fail@plt+0x1168>
   12218:	cmp	r1, #7
   1221c:	ble	12244 <__assert_fail@plt+0x12b0>
   12220:	mov	r1, #10
   12224:	mov	r0, r4
   12228:	mov	r2, #8
   1222c:	bl	10f04 <memchr@plt>
   12230:	cmp	r0, #0
   12234:	moveq	r1, #8
   12238:	moveq	r0, r4
   1223c:	addeq	r4, r4, r1
   12240:	beq	120d4 <__assert_fail@plt+0x1140>
   12244:	ldr	r1, [r8]
   12248:	b	12154 <__assert_fail@plt+0x11c0>
   1224c:	cmp	r8, #0
   12250:	addne	r4, r4, #1
   12254:	subne	r1, r1, #1
   12258:	movne	r7, r3
   1225c:	bne	120f0 <__assert_fail@plt+0x115c>
   12260:	ldr	r2, [sp, #4]
   12264:	sub	r3, r3, r7
   12268:	add	r3, r2, r3
   1226c:	add	r5, r4, r1
   12270:	stmib	sp, {r3, r7}
   12274:	mov	r0, r4
   12278:	b	12198 <__assert_fail@plt+0x1204>
   1227c:	mov	sl, #1
   12280:	mov	r9, sl
   12284:	b	1209c <__assert_fail@plt+0x1108>
   12288:	mov	r3, r7
   1228c:	mov	r0, #1
   12290:	b	121b4 <__assert_fail@plt+0x1220>
   12294:	ldr	r3, [sp, #8]
   12298:	b	121b4 <__assert_fail@plt+0x1220>
   1229c:	bl	10dd8 <__stack_chk_fail@plt>
   122a0:	andeq	r6, r2, r8, lsl #30
   122a4:	push	{r4, r5, r6, r7, r8, r9, lr}
   122a8:	lsr	ip, r2, #3
   122ac:	ldr	r4, [pc, #168]	; 1235c <__assert_fail@plt+0x13c8>
   122b0:	add	ip, ip, #1
   122b4:	sub	sp, sp, #20
   122b8:	add	ip, ip, ip, lsl #2
   122bc:	mov	r5, r2
   122c0:	ldr	r2, [r4]
   122c4:	mov	r8, r0
   122c8:	mov	r0, ip
   122cc:	mov	r6, r3
   122d0:	mov	r9, r1
   122d4:	str	ip, [sp, #8]
   122d8:	str	r2, [sp, #12]
   122dc:	ldr	r7, [sp, #48]	; 0x30
   122e0:	bl	10e50 <malloc@plt>
   122e4:	cmp	r0, #0
   122e8:	str	r0, [r6]
   122ec:	beq	12340 <__assert_fail@plt+0x13ac>
   122f0:	add	ip, sp, #8
   122f4:	mov	r3, r0
   122f8:	mov	r2, r5
   122fc:	mov	r1, r9
   12300:	mov	r0, r8
   12304:	str	ip, [sp]
   12308:	bl	1204c <__assert_fail@plt+0x10b8>
   1230c:	subs	r5, r0, #0
   12310:	beq	12348 <__assert_fail@plt+0x13b4>
   12314:	cmp	r7, #0
   12318:	beq	12340 <__assert_fail@plt+0x13ac>
   1231c:	ldr	r3, [sp, #8]
   12320:	str	r3, [r7]
   12324:	ldr	r2, [sp, #12]
   12328:	ldr	r3, [r4]
   1232c:	mov	r0, r5
   12330:	cmp	r2, r3
   12334:	bne	12358 <__assert_fail@plt+0x13c4>
   12338:	add	sp, sp, #20
   1233c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12340:	mov	r5, #1
   12344:	b	12324 <__assert_fail@plt+0x1390>
   12348:	ldr	r0, [r6]
   1234c:	bl	10d78 <free@plt>
   12350:	str	r5, [r6]
   12354:	b	12324 <__assert_fail@plt+0x1390>
   12358:	bl	10dd8 <__stack_chk_fail@plt>
   1235c:	andeq	r6, r2, r8, lsl #30
   12360:	ldr	r3, [pc, #4]	; 1236c <__assert_fail@plt+0x13d8>
   12364:	str	r0, [r3]
   12368:	bx	lr
   1236c:	andeq	r7, r2, r0, ror #2
   12370:	ldr	r3, [pc, #4]	; 1237c <__assert_fail@plt+0x13e8>
   12374:	strb	r0, [r3, #4]
   12378:	bx	lr
   1237c:	andeq	r7, r2, r0, ror #2
   12380:	ldr	r3, [pc, #180]	; 1243c <__assert_fail@plt+0x14a8>
   12384:	push	{r4, r5, r6, lr}
   12388:	sub	sp, sp, #8
   1238c:	ldr	r0, [r3]
   12390:	bl	15c6c <__assert_fail@plt+0x4cd8>
   12394:	cmp	r0, #0
   12398:	beq	123c0 <__assert_fail@plt+0x142c>
   1239c:	bl	10ebc <__errno_location@plt>
   123a0:	ldr	r5, [pc, #152]	; 12440 <__assert_fail@plt+0x14ac>
   123a4:	ldrb	r3, [r5, #4]
   123a8:	cmp	r3, #0
   123ac:	mov	r4, r0
   123b0:	beq	123dc <__assert_fail@plt+0x1448>
   123b4:	ldr	r3, [r0]
   123b8:	cmp	r3, #32
   123bc:	bne	123dc <__assert_fail@plt+0x1448>
   123c0:	ldr	r3, [pc, #124]	; 12444 <__assert_fail@plt+0x14b0>
   123c4:	ldr	r0, [r3]
   123c8:	bl	15c6c <__assert_fail@plt+0x4cd8>
   123cc:	cmp	r0, #0
   123d0:	bne	1241c <__assert_fail@plt+0x1488>
   123d4:	add	sp, sp, #8
   123d8:	pop	{r4, r5, r6, pc}
   123dc:	mov	r2, #5
   123e0:	ldr	r1, [pc, #96]	; 12448 <__assert_fail@plt+0x14b4>
   123e4:	mov	r0, #0
   123e8:	bl	10dcc <dcgettext@plt>
   123ec:	mov	r6, r0
   123f0:	ldr	r0, [r5]
   123f4:	cmp	r0, #0
   123f8:	beq	12428 <__assert_fail@plt+0x1494>
   123fc:	ldr	r4, [r4]
   12400:	bl	14514 <__assert_fail@plt+0x3580>
   12404:	mov	r1, r4
   12408:	str	r6, [sp]
   1240c:	ldr	r2, [pc, #56]	; 1244c <__assert_fail@plt+0x14b8>
   12410:	mov	r3, r0
   12414:	mov	r0, #0
   12418:	bl	10e44 <error@plt>
   1241c:	ldr	r3, [pc, #44]	; 12450 <__assert_fail@plt+0x14bc>
   12420:	ldr	r0, [r3]
   12424:	bl	10d84 <_exit@plt>
   12428:	mov	r3, r6
   1242c:	ldr	r1, [r4]
   12430:	ldr	r2, [pc, #28]	; 12454 <__assert_fail@plt+0x14c0>
   12434:	bl	10e44 <error@plt>
   12438:	b	1241c <__assert_fail@plt+0x1488>
   1243c:	andeq	r7, r2, r4, asr r1
   12440:	andeq	r7, r2, r0, ror #2
   12444:	andeq	r7, r2, r8, asr #2
   12448:	andeq	r6, r1, r8, lsr #1
   1244c:	andeq	r6, r1, ip, ror #14
   12450:	strdeq	r7, [r2], -r0
   12454:	andeq	r6, r1, r0, ror r7
   12458:	b	10d54 <posix_fadvise64@plt>
   1245c:	cmp	r0, #0
   12460:	bxeq	lr
   12464:	push	{r4, lr}
   12468:	sub	sp, sp, #16
   1246c:	mov	r4, r1
   12470:	bl	10eec <fileno@plt>
   12474:	mov	r2, #0
   12478:	mov	r3, #0
   1247c:	str	r4, [sp, #8]
   12480:	strd	r2, [sp]
   12484:	bl	10d54 <posix_fadvise64@plt>
   12488:	add	sp, sp, #16
   1248c:	pop	{r4, pc}
   12490:	push	{r4, r5, r6, lr}
   12494:	subs	r4, r0, #0
   12498:	beq	1250c <__assert_fail@plt+0x1578>
   1249c:	mov	r1, #47	; 0x2f
   124a0:	bl	10f40 <strrchr@plt>
   124a4:	subs	r5, r0, #0
   124a8:	beq	124f8 <__assert_fail@plt+0x1564>
   124ac:	add	r6, r5, #1
   124b0:	sub	r3, r6, r4
   124b4:	cmp	r3, #6
   124b8:	ble	124f8 <__assert_fail@plt+0x1564>
   124bc:	mov	r2, #7
   124c0:	ldr	r1, [pc, #96]	; 12528 <__assert_fail@plt+0x1594>
   124c4:	sub	r0, r5, #6
   124c8:	bl	10f7c <strncmp@plt>
   124cc:	cmp	r0, #0
   124d0:	bne	124f8 <__assert_fail@plt+0x1564>
   124d4:	mov	r2, #3
   124d8:	ldr	r1, [pc, #76]	; 1252c <__assert_fail@plt+0x1598>
   124dc:	mov	r0, r6
   124e0:	bl	10f7c <strncmp@plt>
   124e4:	cmp	r0, #0
   124e8:	movne	r4, r6
   124ec:	ldreq	r3, [pc, #60]	; 12530 <__assert_fail@plt+0x159c>
   124f0:	addeq	r4, r5, #4
   124f4:	streq	r4, [r3]
   124f8:	ldr	r2, [pc, #52]	; 12534 <__assert_fail@plt+0x15a0>
   124fc:	ldr	r3, [pc, #52]	; 12538 <__assert_fail@plt+0x15a4>
   12500:	str	r4, [r2]
   12504:	str	r4, [r3]
   12508:	pop	{r4, r5, r6, pc}
   1250c:	ldr	r3, [pc, #40]	; 1253c <__assert_fail@plt+0x15a8>
   12510:	mov	r2, #55	; 0x37
   12514:	mov	r1, #1
   12518:	ldr	r3, [r3]
   1251c:	ldr	r0, [pc, #28]	; 12540 <__assert_fail@plt+0x15ac>
   12520:	bl	10e08 <fwrite@plt>
   12524:	bl	10f88 <abort@plt>
   12528:	andeq	r6, r1, ip, lsr #15
   1252c:			; <UNDEFINED> instruction: 0x000167b4
   12530:	andeq	r7, r2, r8, lsr r1
   12534:	andeq	r7, r2, r8, ror #2
   12538:	andeq	r7, r2, ip, lsr r1
   1253c:	andeq	r7, r2, r8, asr #2
   12540:	andeq	r6, r1, r4, ror r7
   12544:	push	{r4, lr}
   12548:	mov	r2, #48	; 0x30
   1254c:	mov	r4, r1
   12550:	mov	r1, #0
   12554:	bl	10ed4 <memset@plt>
   12558:	cmp	r4, #10
   1255c:	beq	12568 <__assert_fail@plt+0x15d4>
   12560:	str	r4, [r0]
   12564:	pop	{r4, pc}
   12568:	bl	10f88 <abort@plt>
   1256c:	push	{r4, r5, r6, lr}
   12570:	mov	r2, #5
   12574:	mov	r5, r0
   12578:	mov	r6, r1
   1257c:	mov	r1, r0
   12580:	mov	r0, #0
   12584:	bl	10dcc <dcgettext@plt>
   12588:	cmp	r5, r0
   1258c:	mov	r4, r0
   12590:	beq	1259c <__assert_fail@plt+0x1608>
   12594:	mov	r0, r4
   12598:	pop	{r4, r5, r6, pc}
   1259c:	bl	15d2c <__assert_fail@plt+0x4d98>
   125a0:	ldrb	r3, [r0]
   125a4:	bic	r3, r3, #32
   125a8:	cmp	r3, #85	; 0x55
   125ac:	bne	1260c <__assert_fail@plt+0x1678>
   125b0:	ldrb	r3, [r0, #1]
   125b4:	bic	r3, r3, #32
   125b8:	cmp	r3, #84	; 0x54
   125bc:	bne	12684 <__assert_fail@plt+0x16f0>
   125c0:	ldrb	r3, [r0, #2]
   125c4:	bic	r3, r3, #32
   125c8:	cmp	r3, #70	; 0x46
   125cc:	bne	12684 <__assert_fail@plt+0x16f0>
   125d0:	ldrb	r3, [r0, #3]
   125d4:	cmp	r3, #45	; 0x2d
   125d8:	bne	12684 <__assert_fail@plt+0x16f0>
   125dc:	ldrb	r3, [r0, #4]
   125e0:	cmp	r3, #56	; 0x38
   125e4:	bne	12684 <__assert_fail@plt+0x16f0>
   125e8:	ldrb	r3, [r0, #5]
   125ec:	cmp	r3, #0
   125f0:	bne	12684 <__assert_fail@plt+0x16f0>
   125f4:	ldrb	r2, [r4]
   125f8:	ldr	r3, [pc, #156]	; 1269c <__assert_fail@plt+0x1708>
   125fc:	ldr	r4, [pc, #156]	; 126a0 <__assert_fail@plt+0x170c>
   12600:	cmp	r2, #96	; 0x60
   12604:	movne	r4, r3
   12608:	b	12594 <__assert_fail@plt+0x1600>
   1260c:	cmp	r3, #71	; 0x47
   12610:	bne	12684 <__assert_fail@plt+0x16f0>
   12614:	ldrb	r3, [r0, #1]
   12618:	bic	r3, r3, #32
   1261c:	cmp	r3, #66	; 0x42
   12620:	bne	12684 <__assert_fail@plt+0x16f0>
   12624:	ldrb	r3, [r0, #2]
   12628:	cmp	r3, #49	; 0x31
   1262c:	bne	12684 <__assert_fail@plt+0x16f0>
   12630:	ldrb	r3, [r0, #3]
   12634:	cmp	r3, #56	; 0x38
   12638:	bne	12684 <__assert_fail@plt+0x16f0>
   1263c:	ldrb	r3, [r0, #4]
   12640:	cmp	r3, #48	; 0x30
   12644:	bne	12684 <__assert_fail@plt+0x16f0>
   12648:	ldrb	r3, [r0, #5]
   1264c:	cmp	r3, #51	; 0x33
   12650:	bne	12684 <__assert_fail@plt+0x16f0>
   12654:	ldrb	r3, [r0, #6]
   12658:	cmp	r3, #48	; 0x30
   1265c:	bne	12684 <__assert_fail@plt+0x16f0>
   12660:	ldrb	r3, [r0, #7]
   12664:	cmp	r3, #0
   12668:	bne	12684 <__assert_fail@plt+0x16f0>
   1266c:	ldrb	r2, [r4]
   12670:	ldr	r3, [pc, #44]	; 126a4 <__assert_fail@plt+0x1710>
   12674:	ldr	r4, [pc, #44]	; 126a8 <__assert_fail@plt+0x1714>
   12678:	cmp	r2, #96	; 0x60
   1267c:	movne	r4, r3
   12680:	b	12594 <__assert_fail@plt+0x1600>
   12684:	ldr	r3, [pc, #32]	; 126ac <__assert_fail@plt+0x1718>
   12688:	ldr	r4, [pc, #32]	; 126b0 <__assert_fail@plt+0x171c>
   1268c:	cmp	r6, #9
   12690:	movne	r4, r3
   12694:	mov	r0, r4
   12698:	pop	{r4, r5, r6, pc}
   1269c:	andeq	r6, r1, r0, lsl r8
   126a0:	andeq	r6, r1, ip, lsl r8
   126a4:	andeq	r6, r1, r4, lsl r8
   126a8:	andeq	r6, r1, r8, lsl r8
   126ac:	andeq	r6, r1, r0, lsr #16
   126b0:	andeq	r6, r1, ip, lsl #16
   126b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126b8:	sub	sp, sp, #124	; 0x7c
   126bc:	ldr	ip, [pc, #3576]	; 134bc <__assert_fail@plt+0x2528>
   126c0:	str	r3, [sp, #24]
   126c4:	ldr	r3, [sp, #168]	; 0xa8
   126c8:	ldr	ip, [ip]
   126cc:	str	r3, [sp, #56]	; 0x38
   126d0:	ldr	r3, [sp, #172]	; 0xac
   126d4:	ldr	r8, [sp, #160]	; 0xa0
   126d8:	str	r3, [sp, #80]	; 0x50
   126dc:	ldr	r3, [sp, #176]	; 0xb0
   126e0:	mov	fp, r0
   126e4:	str	r3, [sp, #76]	; 0x4c
   126e8:	mov	sl, r1
   126ec:	str	r2, [sp, #36]	; 0x24
   126f0:	str	ip, [sp, #116]	; 0x74
   126f4:	bl	10e20 <__ctype_get_mb_cur_max@plt>
   126f8:	ldr	r3, [sp, #164]	; 0xa4
   126fc:	ands	r4, r3, #2
   12700:	movne	r3, #1
   12704:	moveq	r3, #0
   12708:	str	r3, [sp, #32]
   1270c:	str	r0, [sp, #64]	; 0x40
   12710:	cmp	r8, #10
   12714:	ldrls	pc, [pc, r8, lsl #2]
   12718:	b	13ec8 <__assert_fail@plt+0x2f34>
   1271c:	andeq	r2, r1, r0, lsl fp
   12720:	andeq	r2, r1, r8, lsr #23
   12724:	andeq	r3, r1, r8, lsr #3
   12728:	andeq	r2, r1, r8, asr #23
   1272c:	andeq	r2, r1, ip, ror sl
   12730:	andeq	r2, r1, r4, asr #21
   12734:	andeq	r2, r1, r0, asr #22
   12738:	andeq	r2, r1, r8, ror fp
   1273c:	andeq	r2, r1, r8, asr #14
   12740:	andeq	r2, r1, r8, asr #14
   12744:	andeq	r2, r1, r8, asr #14
   12748:	cmp	r8, #10
   1274c:	beq	12770 <__assert_fail@plt+0x17dc>
   12750:	mov	r1, r8
   12754:	ldr	r0, [pc, #3428]	; 134c0 <__assert_fail@plt+0x252c>
   12758:	bl	1256c <__assert_fail@plt+0x15d8>
   1275c:	mov	r1, r8
   12760:	str	r0, [sp, #80]	; 0x50
   12764:	ldr	r0, [pc, #3420]	; 134c8 <__assert_fail@plt+0x2534>
   12768:	bl	1256c <__assert_fail@plt+0x15d8>
   1276c:	str	r0, [sp, #76]	; 0x4c
   12770:	cmp	r4, #0
   12774:	movne	r4, #0
   12778:	beq	13b88 <__assert_fail@plt+0x2bf4>
   1277c:	ldr	r7, [sp, #76]	; 0x4c
   12780:	mov	r5, #0
   12784:	mov	r6, #1
   12788:	mov	r0, r7
   1278c:	str	r6, [sp, #40]	; 0x28
   12790:	str	r5, [sp, #68]	; 0x44
   12794:	bl	10ea4 <strlen@plt>
   12798:	str	r6, [sp, #28]
   1279c:	str	r5, [sp, #44]	; 0x2c
   127a0:	str	r5, [sp, #72]	; 0x48
   127a4:	str	r7, [sp, #60]	; 0x3c
   127a8:	str	r0, [sp, #52]	; 0x34
   127ac:	str	r8, [sp, #160]	; 0xa0
   127b0:	mov	r8, fp
   127b4:	ldr	fp, [sp, #160]	; 0xa0
   127b8:	mov	r9, #0
   127bc:	ldr	r3, [sp, #24]
   127c0:	cmn	r3, #1
   127c4:	beq	12d2c <__assert_fail@plt+0x1d98>
   127c8:	ldr	r3, [sp, #24]
   127cc:	subs	r6, r3, r9
   127d0:	movne	r6, #1
   127d4:	cmp	r6, #0
   127d8:	beq	12d44 <__assert_fail@plt+0x1db0>
   127dc:	ldr	r7, [sp, #28]
   127e0:	ldr	r0, [sp, #36]	; 0x24
   127e4:	cmp	fp, #2
   127e8:	moveq	r7, #0
   127ec:	andne	r7, r7, #1
   127f0:	add	r3, r0, r9
   127f4:	cmp	r7, #0
   127f8:	str	r3, [sp, #48]	; 0x30
   127fc:	beq	131e8 <__assert_fail@plt+0x2254>
   12800:	ldr	r2, [sp, #52]	; 0x34
   12804:	cmp	r2, #0
   12808:	beq	134cc <__assert_fail@plt+0x2538>
   1280c:	ldr	r1, [sp, #24]
   12810:	cmp	r2, #1
   12814:	mov	r3, r2
   12818:	movls	r3, #0
   1281c:	movhi	r3, #1
   12820:	cmn	r1, #1
   12824:	movne	r3, #0
   12828:	cmp	r3, #0
   1282c:	add	r5, r9, r2
   12830:	beq	1283c <__assert_fail@plt+0x18a8>
   12834:	bl	10ea4 <strlen@plt>
   12838:	str	r0, [sp, #24]
   1283c:	ldr	r3, [sp, #24]
   12840:	cmp	r5, r3
   12844:	bhi	134cc <__assert_fail@plt+0x2538>
   12848:	ldr	r2, [sp, #52]	; 0x34
   1284c:	ldr	r1, [sp, #60]	; 0x3c
   12850:	ldr	r0, [sp, #48]	; 0x30
   12854:	bl	10dc0 <memcmp@plt>
   12858:	cmp	r0, #0
   1285c:	bne	134cc <__assert_fail@plt+0x2538>
   12860:	ldr	r3, [sp, #32]
   12864:	cmp	r3, #0
   12868:	bne	13d88 <__assert_fail@plt+0x2df4>
   1286c:	ldr	r3, [sp, #48]	; 0x30
   12870:	ldrb	r5, [r3]
   12874:	cmp	r5, #126	; 0x7e
   12878:	ldrls	pc, [pc, r5, lsl #2]
   1287c:	b	1314c <__assert_fail@plt+0x21b8>
   12880:	andeq	r3, r1, r8, lsr r0
   12884:	andeq	r3, r1, ip, asr #2
   12888:	andeq	r3, r1, ip, asr #2
   1288c:	andeq	r3, r1, ip, asr #2
   12890:	andeq	r3, r1, ip, asr #2
   12894:	andeq	r3, r1, ip, asr #2
   12898:	andeq	r3, r1, ip, asr #2
   1289c:	andeq	r3, r1, r4, lsl #2
   128a0:	strdeq	r3, [r1], -r4
   128a4:	strdeq	r2, [r1], -r4
   128a8:			; <UNDEFINED> instruction: 0x00012fbc
   128ac:	andeq	r3, r1, r4, lsl r0
   128b0:	strdeq	r2, [r1], -ip
   128b4:	andeq	r2, r1, ip, lsr #30
   128b8:	andeq	r3, r1, ip, asr #2
   128bc:	andeq	r3, r1, ip, asr #2
   128c0:	andeq	r3, r1, ip, asr #2
   128c4:	andeq	r3, r1, ip, asr #2
   128c8:	andeq	r3, r1, ip, asr #2
   128cc:	andeq	r3, r1, ip, asr #2
   128d0:	andeq	r3, r1, ip, asr #2
   128d4:	andeq	r3, r1, ip, asr #2
   128d8:	andeq	r3, r1, ip, asr #2
   128dc:	andeq	r3, r1, ip, asr #2
   128e0:	andeq	r3, r1, ip, asr #2
   128e4:	andeq	r3, r1, ip, asr #2
   128e8:	andeq	r3, r1, ip, asr #2
   128ec:	andeq	r3, r1, ip, asr #2
   128f0:	andeq	r3, r1, ip, asr #2
   128f4:	andeq	r3, r1, ip, asr #2
   128f8:	andeq	r3, r1, ip, asr #2
   128fc:	andeq	r3, r1, ip, asr #2
   12900:	andeq	r3, r1, ip, lsl #2
   12904:	andeq	r3, r1, r0, lsr #32
   12908:	andeq	r3, r1, r0, lsr #32
   1290c:	andeq	r3, r1, r4, lsr #2
   12910:	andeq	r3, r1, r0, lsr #32
   12914:	andeq	r3, r1, r0, asr #2
   12918:	andeq	r3, r1, r0, lsr #32
   1291c:	andeq	r2, r1, r0, ror #28
   12920:	andeq	r3, r1, r0, lsr #32
   12924:	andeq	r3, r1, r0, lsr #32
   12928:	andeq	r3, r1, r0, lsr #32
   1292c:	andeq	r3, r1, r0, asr #2
   12930:	andeq	r3, r1, r0, asr #2
   12934:	andeq	r3, r1, r0, asr #2
   12938:	andeq	r3, r1, r0, asr #2
   1293c:	andeq	r3, r1, r0, asr #2
   12940:	andeq	r3, r1, r0, asr #2
   12944:	andeq	r3, r1, r0, asr #2
   12948:	andeq	r3, r1, r0, asr #2
   1294c:	andeq	r3, r1, r0, asr #2
   12950:	andeq	r3, r1, r0, asr #2
   12954:	andeq	r3, r1, r0, asr #2
   12958:	andeq	r3, r1, r0, asr #2
   1295c:	andeq	r3, r1, r0, asr #2
   12960:	andeq	r3, r1, r0, asr #2
   12964:	andeq	r3, r1, r0, asr #2
   12968:	andeq	r3, r1, r0, asr #2
   1296c:	andeq	r3, r1, r0, lsr #32
   12970:	andeq	r3, r1, r0, lsr #32
   12974:	andeq	r3, r1, r0, lsr #32
   12978:	andeq	r3, r1, r0, lsr #32
   1297c:	andeq	r2, r1, r4, lsr lr
   12980:	andeq	r3, r1, ip, asr #2
   12984:	andeq	r3, r1, r0, asr #2
   12988:	andeq	r3, r1, r0, asr #2
   1298c:	andeq	r3, r1, r0, asr #2
   12990:	andeq	r3, r1, r0, asr #2
   12994:	andeq	r3, r1, r0, asr #2
   12998:	andeq	r3, r1, r0, asr #2
   1299c:	andeq	r3, r1, r0, asr #2
   129a0:	andeq	r3, r1, r0, asr #2
   129a4:	andeq	r3, r1, r0, asr #2
   129a8:	andeq	r3, r1, r0, asr #2
   129ac:	andeq	r3, r1, r0, asr #2
   129b0:	andeq	r3, r1, r0, asr #2
   129b4:	andeq	r3, r1, r0, asr #2
   129b8:	andeq	r3, r1, r0, asr #2
   129bc:	andeq	r3, r1, r0, asr #2
   129c0:	andeq	r3, r1, r0, asr #2
   129c4:	andeq	r3, r1, r0, asr #2
   129c8:	andeq	r3, r1, r0, asr #2
   129cc:	andeq	r3, r1, r0, asr #2
   129d0:	andeq	r3, r1, r0, asr #2
   129d4:	andeq	r3, r1, r0, asr #2
   129d8:	andeq	r3, r1, r0, asr #2
   129dc:	andeq	r3, r1, r0, asr #2
   129e0:	andeq	r3, r1, r0, asr #2
   129e4:	andeq	r3, r1, r0, asr #2
   129e8:	andeq	r3, r1, r0, asr #2
   129ec:	andeq	r3, r1, r0, lsr #32
   129f0:	andeq	r2, r1, ip, ror #27
   129f4:	andeq	r3, r1, r0, asr #2
   129f8:	andeq	r3, r1, r0, lsr #32
   129fc:	andeq	r3, r1, r0, asr #2
   12a00:	andeq	r3, r1, r0, lsr #32
   12a04:	andeq	r3, r1, r0, asr #2
   12a08:	andeq	r3, r1, r0, asr #2
   12a0c:	andeq	r3, r1, r0, asr #2
   12a10:	andeq	r3, r1, r0, asr #2
   12a14:	andeq	r3, r1, r0, asr #2
   12a18:	andeq	r3, r1, r0, asr #2
   12a1c:	andeq	r3, r1, r0, asr #2
   12a20:	andeq	r3, r1, r0, asr #2
   12a24:	andeq	r3, r1, r0, asr #2
   12a28:	andeq	r3, r1, r0, asr #2
   12a2c:	andeq	r3, r1, r0, asr #2
   12a30:	andeq	r3, r1, r0, asr #2
   12a34:	andeq	r3, r1, r0, asr #2
   12a38:	andeq	r3, r1, r0, asr #2
   12a3c:	andeq	r3, r1, r0, asr #2
   12a40:	andeq	r3, r1, r0, asr #2
   12a44:	andeq	r3, r1, r0, asr #2
   12a48:	andeq	r3, r1, r0, asr #2
   12a4c:	andeq	r3, r1, r0, asr #2
   12a50:	andeq	r3, r1, r0, asr #2
   12a54:	andeq	r3, r1, r0, asr #2
   12a58:	andeq	r3, r1, r0, asr #2
   12a5c:	andeq	r3, r1, r0, asr #2
   12a60:	andeq	r3, r1, r0, asr #2
   12a64:	andeq	r3, r1, r0, asr #2
   12a68:	andeq	r3, r1, r0, asr #2
   12a6c:	andeq	r2, r1, r4, lsl #24
   12a70:	andeq	r3, r1, r0, lsr #32
   12a74:	andeq	r2, r1, r4, lsl #24
   12a78:	andeq	r3, r1, r4, lsr #2
   12a7c:	cmp	r4, #0
   12a80:	moveq	r3, #1
   12a84:	streq	r3, [sp, #28]
   12a88:	beq	131b4 <__assert_fail@plt+0x2220>
   12a8c:	mov	r3, #0
   12a90:	mov	r4, r3
   12a94:	mov	r2, #1
   12a98:	str	r2, [sp, #40]	; 0x28
   12a9c:	str	r3, [sp, #68]	; 0x44
   12aa0:	str	r2, [sp, #32]
   12aa4:	str	r2, [sp, #52]	; 0x34
   12aa8:	ldr	r3, [pc, #2584]	; 134c8 <__assert_fail@plt+0x2534>
   12aac:	str	r4, [sp, #44]	; 0x2c
   12ab0:	str	r4, [sp, #72]	; 0x48
   12ab4:	str	r4, [sp, #28]
   12ab8:	str	r3, [sp, #60]	; 0x3c
   12abc:	mov	r8, #2
   12ac0:	b	127ac <__assert_fail@plt+0x1818>
   12ac4:	cmp	r4, #0
   12ac8:	bne	13d54 <__assert_fail@plt+0x2dc0>
   12acc:	cmp	sl, #0
   12ad0:	beq	13b14 <__assert_fail@plt+0x2b80>
   12ad4:	mov	r3, #34	; 0x22
   12ad8:	strb	r3, [fp]
   12adc:	ldr	r3, [pc, #2528]	; 134c4 <__assert_fail@plt+0x2530>
   12ae0:	mov	r1, r4
   12ae4:	mov	r2, #1
   12ae8:	str	r4, [sp, #68]	; 0x44
   12aec:	str	r2, [sp, #40]	; 0x28
   12af0:	mov	r4, r2
   12af4:	str	r1, [sp, #44]	; 0x2c
   12af8:	str	r1, [sp, #72]	; 0x48
   12afc:	str	r1, [sp, #32]
   12b00:	str	r2, [sp, #28]
   12b04:	str	r2, [sp, #52]	; 0x34
   12b08:	str	r3, [sp, #60]	; 0x3c
   12b0c:	b	127ac <__assert_fail@plt+0x1818>
   12b10:	mov	r3, #0
   12b14:	str	r3, [sp, #68]	; 0x44
   12b18:	str	r3, [sp, #44]	; 0x2c
   12b1c:	str	r3, [sp, #32]
   12b20:	str	r3, [sp, #28]
   12b24:	str	r3, [sp, #60]	; 0x3c
   12b28:	mov	r3, #1
   12b2c:	str	r8, [sp, #72]	; 0x48
   12b30:	str	r8, [sp, #52]	; 0x34
   12b34:	mov	r4, r8
   12b38:	str	r3, [sp, #40]	; 0x28
   12b3c:	b	127ac <__assert_fail@plt+0x1818>
   12b40:	mov	r3, #1
   12b44:	str	r3, [sp, #40]	; 0x28
   12b48:	str	r3, [sp, #32]
   12b4c:	str	r3, [sp, #28]
   12b50:	str	r3, [sp, #52]	; 0x34
   12b54:	ldr	r3, [pc, #2408]	; 134c4 <__assert_fail@plt+0x2530>
   12b58:	mov	r2, #0
   12b5c:	mov	r4, r2
   12b60:	str	r2, [sp, #68]	; 0x44
   12b64:	str	r2, [sp, #44]	; 0x2c
   12b68:	str	r2, [sp, #72]	; 0x48
   12b6c:	str	r3, [sp, #60]	; 0x3c
   12b70:	mov	r8, #5
   12b74:	b	127ac <__assert_fail@plt+0x1818>
   12b78:	mov	r3, #0
   12b7c:	mov	r2, #1
   12b80:	str	r2, [sp, #40]	; 0x28
   12b84:	mov	r4, r3
   12b88:	str	r3, [sp, #68]	; 0x44
   12b8c:	str	r2, [sp, #28]
   12b90:	str	r3, [sp, #44]	; 0x2c
   12b94:	str	r3, [sp, #72]	; 0x48
   12b98:	str	r3, [sp, #32]
   12b9c:	str	r3, [sp, #52]	; 0x34
   12ba0:	str	r3, [sp, #60]	; 0x3c
   12ba4:	b	127ac <__assert_fail@plt+0x1818>
   12ba8:	mov	r2, #1
   12bac:	mov	r3, #0
   12bb0:	str	r2, [sp, #40]	; 0x28
   12bb4:	mov	r4, r3
   12bb8:	str	r3, [sp, #68]	; 0x44
   12bbc:	str	r8, [sp, #52]	; 0x34
   12bc0:	str	r2, [sp, #32]
   12bc4:	b	12aa8 <__assert_fail@plt+0x1b14>
   12bc8:	mov	r3, #1
   12bcc:	str	r3, [sp, #40]	; 0x28
   12bd0:	str	r3, [sp, #32]
   12bd4:	str	r3, [sp, #28]
   12bd8:	str	r3, [sp, #52]	; 0x34
   12bdc:	ldr	r3, [pc, #2276]	; 134c8 <__assert_fail@plt+0x2534>
   12be0:	mov	r2, #0
   12be4:	mov	r4, r2
   12be8:	str	r2, [sp, #68]	; 0x44
   12bec:	str	r2, [sp, #44]	; 0x2c
   12bf0:	str	r2, [sp, #72]	; 0x48
   12bf4:	str	r3, [sp, #60]	; 0x3c
   12bf8:	mov	r8, #2
   12bfc:	b	127ac <__assert_fail@plt+0x1818>
   12c00:	mov	r7, #0
   12c04:	ldr	r3, [sp, #24]
   12c08:	cmn	r3, #1
   12c0c:	beq	13748 <__assert_fail@plt+0x27b4>
   12c10:	ldr	r3, [sp, #24]
   12c14:	subs	r3, r3, #1
   12c18:	movne	r3, #1
   12c1c:	cmp	r3, #0
   12c20:	sub	r2, fp, #2
   12c24:	clz	r2, r2
   12c28:	lsr	r2, r2, #5
   12c2c:	bne	12e28 <__assert_fail@plt+0x1e94>
   12c30:	cmp	r9, #0
   12c34:	bne	12e28 <__assert_fail@plt+0x1e94>
   12c38:	ldr	r3, [sp, #32]
   12c3c:	tst	r3, r2
   12c40:	bne	12f48 <__assert_fail@plt+0x1fb4>
   12c44:	ldr	r3, [sp, #28]
   12c48:	eor	r3, r3, #1
   12c4c:	orr	r3, r2, r3
   12c50:	ldr	r2, [sp, #32]
   12c54:	eor	r3, r3, #1
   12c58:	orrs	r3, r2, r3
   12c5c:	beq	12c8c <__assert_fail@plt+0x1cf8>
   12c60:	mov	r3, #0
   12c64:	ldr	r1, [sp, #56]	; 0x38
   12c68:	cmp	r1, #0
   12c6c:	beq	12c8c <__assert_fail@plt+0x1cf8>
   12c70:	lsr	r2, r5, #5
   12c74:	and	r0, r5, #31
   12c78:	uxtb	r2, r2
   12c7c:	ldr	r1, [r1, r2, lsl #2]
   12c80:	lsr	r2, r1, r0
   12c84:	tst	r2, #1
   12c88:	bne	12c94 <__assert_fail@plt+0x1d00>
   12c8c:	cmp	r7, #0
   12c90:	beq	12ee4 <__assert_fail@plt+0x1f50>
   12c94:	sub	r2, fp, #2
   12c98:	clz	r2, r2
   12c9c:	lsr	r2, r2, #5
   12ca0:	ldr	r3, [sp, #32]
   12ca4:	cmp	r3, #0
   12ca8:	bne	12fd4 <__assert_fail@plt+0x2040>
   12cac:	ldr	r3, [sp, #44]	; 0x2c
   12cb0:	eor	r3, r3, #1
   12cb4:	ands	r3, r2, r3
   12cb8:	beq	12cf0 <__assert_fail@plt+0x1d5c>
   12cbc:	cmp	sl, r4
   12cc0:	movhi	r2, #39	; 0x27
   12cc4:	strbhi	r2, [r8, r4]
   12cc8:	add	r2, r4, #1
   12ccc:	cmp	r2, sl
   12cd0:	movcc	r1, #36	; 0x24
   12cd4:	strbcc	r1, [r8, r2]
   12cd8:	add	r2, r4, #2
   12cdc:	cmp	r2, sl
   12ce0:	add	r4, r4, #3
   12ce4:	movcc	r1, #39	; 0x27
   12ce8:	strbcc	r1, [r8, r2]
   12cec:	str	r3, [sp, #44]	; 0x2c
   12cf0:	cmp	r4, sl
   12cf4:	movcc	r3, #92	; 0x5c
   12cf8:	strbcc	r3, [r8, r4]
   12cfc:	add	r9, r9, #1
   12d00:	add	r4, r4, #1
   12d04:	cmp	r4, sl
   12d08:	ldr	r3, [sp, #40]	; 0x28
   12d0c:	strbcc	r5, [r8, r4]
   12d10:	cmp	r6, #0
   12d14:	moveq	r3, #0
   12d18:	str	r3, [sp, #40]	; 0x28
   12d1c:	ldr	r3, [sp, #24]
   12d20:	add	r4, r4, #1
   12d24:	cmn	r3, #1
   12d28:	bne	127c8 <__assert_fail@plt+0x1834>
   12d2c:	ldr	r3, [sp, #36]	; 0x24
   12d30:	ldrb	r6, [r3, r9]
   12d34:	adds	r6, r6, #0
   12d38:	movne	r6, #1
   12d3c:	cmp	r6, #0
   12d40:	bne	127dc <__assert_fail@plt+0x1848>
   12d44:	str	fp, [sp, #160]	; 0xa0
   12d48:	mov	fp, r8
   12d4c:	ldr	r8, [sp, #160]	; 0xa0
   12d50:	ldr	r1, [sp, #32]
   12d54:	cmp	r4, #0
   12d58:	sub	r2, r8, #2
   12d5c:	clz	r2, r2
   12d60:	lsr	r2, r2, #5
   12d64:	andeq	r3, r2, r1
   12d68:	movne	r3, #0
   12d6c:	cmp	r3, #0
   12d70:	bne	13e5c <__assert_fail@plt+0x2ec8>
   12d74:	eor	r3, r1, #1
   12d78:	ands	r2, r2, r3
   12d7c:	beq	13d98 <__assert_fail@plt+0x2e04>
   12d80:	ldr	r3, [sp, #68]	; 0x44
   12d84:	cmp	r3, #0
   12d88:	beq	13d9c <__assert_fail@plt+0x2e08>
   12d8c:	ldr	r3, [sp, #40]	; 0x28
   12d90:	cmp	r3, #0
   12d94:	bne	13e18 <__assert_fail@plt+0x2e84>
   12d98:	ldr	r3, [sp, #72]	; 0x48
   12d9c:	adds	r3, r3, #0
   12da0:	movne	r3, #1
   12da4:	cmp	sl, #0
   12da8:	movne	r3, #0
   12dac:	cmp	r3, #0
   12db0:	ldreq	r2, [sp, #68]	; 0x44
   12db4:	beq	13d9c <__assert_fail@plt+0x2e08>
   12db8:	ldr	sl, [sp, #72]	; 0x48
   12dbc:	str	r3, [sp, #68]	; 0x44
   12dc0:	ldr	r3, [pc, #1792]	; 134c8 <__assert_fail@plt+0x2534>
   12dc4:	mov	r2, #39	; 0x27
   12dc8:	mov	r4, #1
   12dcc:	str	r3, [sp, #60]	; 0x3c
   12dd0:	mov	r3, #0
   12dd4:	strb	r2, [fp]
   12dd8:	str	r4, [sp, #52]	; 0x34
   12ddc:	mov	r8, #2
   12de0:	str	r3, [sp, #32]
   12de4:	b	127ac <__assert_fail@plt+0x1818>
   12de8:	mov	r7, #0
   12dec:	cmp	fp, #2
   12df0:	beq	13728 <__assert_fail@plt+0x2794>
   12df4:	ldr	r3, [sp, #52]	; 0x34
   12df8:	ldr	r2, [sp, #28]
   12dfc:	ldr	r1, [sp, #32]
   12e00:	cmp	r3, #0
   12e04:	andne	r2, r2, r1
   12e08:	moveq	r2, #0
   12e0c:	cmp	r2, #0
   12e10:	moveq	r5, #92	; 0x5c
   12e14:	moveq	r3, r5
   12e18:	bne	13734 <__assert_fail@plt+0x27a0>
   12e1c:	ldr	r1, [sp, #28]
   12e20:	cmp	r1, #0
   12e24:	bne	13ea4 <__assert_fail@plt+0x2f10>
   12e28:	mov	r6, #0
   12e2c:	b	12c44 <__assert_fail@plt+0x1cb0>
   12e30:	mov	r7, #0
   12e34:	cmp	fp, #2
   12e38:	beq	13798 <__assert_fail@plt+0x2804>
   12e3c:	cmp	fp, #5
   12e40:	beq	1375c <__assert_fail@plt+0x27c8>
   12e44:	sub	r2, fp, #2
   12e48:	mov	r6, #0
   12e4c:	clz	r2, r2
   12e50:	mov	r5, #63	; 0x3f
   12e54:	lsr	r2, r2, #5
   12e58:	b	12c44 <__assert_fail@plt+0x1cb0>
   12e5c:	mov	r7, #0
   12e60:	cmp	fp, #2
   12e64:	strne	r6, [sp, #68]	; 0x44
   12e68:	movne	r2, #0
   12e6c:	movne	r5, #39	; 0x27
   12e70:	bne	12c44 <__assert_fail@plt+0x1cb0>
   12e74:	ldr	r3, [sp, #32]
   12e78:	cmp	r3, #0
   12e7c:	bne	13b78 <__assert_fail@plt+0x2be4>
   12e80:	cmp	sl, #0
   12e84:	ldr	r3, [sp, #72]	; 0x48
   12e88:	clz	r3, r3
   12e8c:	lsr	r3, r3, #5
   12e90:	moveq	r3, #0
   12e94:	cmp	r3, #0
   12e98:	bne	13aac <__assert_fail@plt+0x2b18>
   12e9c:	cmp	sl, r4
   12ea0:	movhi	r3, #39	; 0x27
   12ea4:	strbhi	r3, [r8, r4]
   12ea8:	add	r3, r4, #1
   12eac:	cmp	sl, r3
   12eb0:	movhi	r2, #92	; 0x5c
   12eb4:	strbhi	r2, [r8, r3]
   12eb8:	add	r3, r4, #2
   12ebc:	cmp	sl, r3
   12ec0:	movhi	r2, #39	; 0x27
   12ec4:	strbhi	r2, [r8, r3]
   12ec8:	mov	r3, #0
   12ecc:	cmp	r7, #0
   12ed0:	add	r4, r4, #3
   12ed4:	str	r3, [sp, #44]	; 0x2c
   12ed8:	str	r6, [sp, #68]	; 0x44
   12edc:	mov	r5, #39	; 0x27
   12ee0:	bne	12c94 <__assert_fail@plt+0x1d00>
   12ee4:	ldr	r2, [sp, #44]	; 0x2c
   12ee8:	eor	r3, r3, #1
   12eec:	and	r3, r3, r2
   12ef0:	add	r9, r9, #1
   12ef4:	uxtb	r3, r3
   12ef8:	cmp	r3, #0
   12efc:	beq	12d04 <__assert_fail@plt+0x1d70>
   12f00:	cmp	sl, r4
   12f04:	movhi	r3, #39	; 0x27
   12f08:	strbhi	r3, [r8, r4]
   12f0c:	add	r3, r4, #1
   12f10:	cmp	sl, r3
   12f14:	movhi	r2, #39	; 0x27
   12f18:	strbhi	r2, [r8, r3]
   12f1c:	mov	r3, #0
   12f20:	add	r4, r4, #2
   12f24:	str	r3, [sp, #44]	; 0x2c
   12f28:	b	12d04 <__assert_fail@plt+0x1d70>
   12f2c:	mov	r3, #114	; 0x72
   12f30:	ldr	r1, [sp, #32]
   12f34:	sub	r2, fp, #2
   12f38:	clz	r2, r2
   12f3c:	lsr	r2, r2, #5
   12f40:	tst	r2, r1
   12f44:	beq	12e1c <__assert_fail@plt+0x1e88>
   12f48:	mov	fp, r8
   12f4c:	mov	r8, #2
   12f50:	ldr	r3, [sp, #28]
   12f54:	cmp	r3, #0
   12f58:	movne	r8, #4
   12f5c:	ldr	r3, [sp, #164]	; 0xa4
   12f60:	mov	ip, #0
   12f64:	bic	r3, r3, #2
   12f68:	str	r3, [sp, #4]
   12f6c:	ldr	r3, [sp, #76]	; 0x4c
   12f70:	str	r8, [sp]
   12f74:	str	r3, [sp, #16]
   12f78:	ldr	r3, [sp, #80]	; 0x50
   12f7c:	ldr	r2, [sp, #36]	; 0x24
   12f80:	str	r3, [sp, #12]
   12f84:	mov	r1, sl
   12f88:	ldr	r3, [sp, #24]
   12f8c:	mov	r0, fp
   12f90:	str	ip, [sp, #8]
   12f94:	bl	126b4 <__assert_fail@plt+0x1720>
   12f98:	mov	r4, r0
   12f9c:	ldr	r3, [pc, #1304]	; 134bc <__assert_fail@plt+0x2528>
   12fa0:	ldr	r2, [sp, #116]	; 0x74
   12fa4:	mov	r0, r4
   12fa8:	ldr	r3, [r3]
   12fac:	cmp	r2, r3
   12fb0:	bne	13ea0 <__assert_fail@plt+0x2f0c>
   12fb4:	add	sp, sp, #124	; 0x7c
   12fb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12fbc:	mov	r5, #110	; 0x6e
   12fc0:	ldr	r3, [sp, #32]
   12fc4:	mov	r2, #0
   12fc8:	cmp	r3, #0
   12fcc:	mov	r6, r2
   12fd0:	beq	12cac <__assert_fail@plt+0x1d18>
   12fd4:	str	fp, [sp, #160]	; 0xa0
   12fd8:	mov	fp, r8
   12fdc:	ldr	r8, [sp, #160]	; 0xa0
   12fe0:	mov	r3, r2
   12fe4:	ldr	r2, [sp, #28]
   12fe8:	and	r2, r2, r3
   12fec:	str	r2, [sp, #28]
   12ff0:	b	12f50 <__assert_fail@plt+0x1fbc>
   12ff4:	mov	r5, #116	; 0x74
   12ff8:	b	12fc0 <__assert_fail@plt+0x202c>
   12ffc:	mov	r5, #102	; 0x66
   13000:	ldr	r3, [sp, #32]
   13004:	cmp	r3, #0
   13008:	bne	13bb4 <__assert_fail@plt+0x2c20>
   1300c:	mov	r6, #0
   13010:	b	12cf0 <__assert_fail@plt+0x1d5c>
   13014:	mov	r5, #118	; 0x76
   13018:	b	13000 <__assert_fail@plt+0x206c>
   1301c:	mov	r7, #0
   13020:	mov	r6, #0
   13024:	b	12c60 <__assert_fail@plt+0x1ccc>
   13028:	ldr	r3, [sp, #32]
   1302c:	cmp	r3, #0
   13030:	bne	13df8 <__assert_fail@plt+0x2e64>
   13034:	mov	r7, r3
   13038:	ldr	r3, [sp, #44]	; 0x2c
   1303c:	sub	r2, fp, #2
   13040:	eor	r3, r3, #1
   13044:	clz	r2, r2
   13048:	lsr	r2, r2, #5
   1304c:	ands	r3, r2, r3
   13050:	beq	13a98 <__assert_fail@plt+0x2b04>
   13054:	cmp	sl, r4
   13058:	movhi	r1, #39	; 0x27
   1305c:	strbhi	r1, [r8, r4]
   13060:	add	r1, r4, #1
   13064:	cmp	sl, r1
   13068:	movhi	r0, #36	; 0x24
   1306c:	strbhi	r0, [r8, r1]
   13070:	add	r1, r4, #2
   13074:	cmp	sl, r1
   13078:	movhi	r0, #39	; 0x27
   1307c:	strbhi	r0, [r8, r1]
   13080:	add	r1, r4, #3
   13084:	cmp	sl, r1
   13088:	bls	13af8 <__assert_fail@plt+0x2b64>
   1308c:	mov	r4, r1
   13090:	mov	r1, #92	; 0x5c
   13094:	strb	r1, [r8, r4]
   13098:	mov	r1, r4
   1309c:	str	r3, [sp, #44]	; 0x2c
   130a0:	cmp	fp, #2
   130a4:	add	r4, r4, #1
   130a8:	beq	13b40 <__assert_fail@plt+0x2bac>
   130ac:	ldr	r0, [sp, #24]
   130b0:	add	r3, r9, #1
   130b4:	cmp	r3, r0
   130b8:	bcs	130d0 <__assert_fail@plt+0x213c>
   130bc:	ldr	r0, [sp, #36]	; 0x24
   130c0:	ldrb	r3, [r0, r3]
   130c4:	sub	r3, r3, #48	; 0x30
   130c8:	cmp	r3, #9
   130cc:	bls	13b50 <__assert_fail@plt+0x2bbc>
   130d0:	mov	r5, #48	; 0x30
   130d4:	ldr	r3, [sp, #28]
   130d8:	eor	r3, r3, #1
   130dc:	orrs	r2, r2, r3
   130e0:	mov	r3, r6
   130e4:	moveq	r6, r2
   130e8:	beq	12c64 <__assert_fail@plt+0x1cd0>
   130ec:	mov	r6, #0
   130f0:	b	12c8c <__assert_fail@plt+0x1cf8>
   130f4:	mov	r2, #0
   130f8:	mov	r6, r2
   130fc:	mov	r5, #98	; 0x62
   13100:	b	12cac <__assert_fail@plt+0x1d18>
   13104:	mov	r5, #97	; 0x61
   13108:	b	1300c <__assert_fail@plt+0x2078>
   1310c:	mov	r3, r7
   13110:	mov	r6, r7
   13114:	mov	r2, #0
   13118:	mov	r7, r3
   1311c:	mov	r5, #32
   13120:	b	12c44 <__assert_fail@plt+0x1cb0>
   13124:	cmp	r9, #0
   13128:	mov	r3, r7
   1312c:	bne	136f4 <__assert_fail@plt+0x2760>
   13130:	mov	r6, r7
   13134:	mov	r2, r9
   13138:	mov	r7, r3
   1313c:	b	12c44 <__assert_fail@plt+0x1cb0>
   13140:	mov	r6, r7
   13144:	b	12c60 <__assert_fail@plt+0x1ccc>
   13148:	mov	r7, #0
   1314c:	ldr	r3, [sp, #64]	; 0x40
   13150:	cmp	r3, #1
   13154:	bne	137b0 <__assert_fail@plt+0x281c>
   13158:	bl	10e8c <__ctype_b_loc@plt>
   1315c:	ldr	r2, [sp, #64]	; 0x40
   13160:	sxth	r3, r5
   13164:	mov	ip, r2
   13168:	lsl	r3, r3, #1
   1316c:	ldr	r2, [r0]
   13170:	ldrh	r3, [r2, r3]
   13174:	and	r3, r3, #16384	; 0x4000
   13178:	cmp	r3, #0
   1317c:	ldr	r3, [sp, #28]
   13180:	movne	r6, #1
   13184:	moveq	r6, #0
   13188:	movne	r2, #0
   1318c:	andeq	r2, r3, #1
   13190:	cmp	r2, #0
   13194:	bne	13ac0 <__assert_fail@plt+0x2b2c>
   13198:	sub	r2, fp, #2
   1319c:	clz	r2, r2
   131a0:	lsr	r2, r2, #5
   131a4:	b	12c44 <__assert_fail@plt+0x1cb0>
   131a8:	cmp	r4, #0
   131ac:	bne	13e6c <__assert_fail@plt+0x2ed8>
   131b0:	str	r4, [sp, #28]
   131b4:	cmp	sl, #0
   131b8:	bne	13eb0 <__assert_fail@plt+0x2f1c>
   131bc:	ldr	r3, [pc, #772]	; 134c8 <__assert_fail@plt+0x2534>
   131c0:	mov	r4, #1
   131c4:	str	r4, [sp, #40]	; 0x28
   131c8:	str	r3, [sp, #60]	; 0x3c
   131cc:	str	r4, [sp, #52]	; 0x34
   131d0:	str	sl, [sp, #72]	; 0x48
   131d4:	str	sl, [sp, #68]	; 0x44
   131d8:	str	sl, [sp, #44]	; 0x2c
   131dc:	str	sl, [sp, #32]
   131e0:	mov	r8, #2
   131e4:	b	127ac <__assert_fail@plt+0x1818>
   131e8:	ldr	r3, [sp, #36]	; 0x24
   131ec:	ldrb	r5, [r3, r9]
   131f0:	cmp	r5, #126	; 0x7e
   131f4:	ldrls	pc, [pc, r5, lsl #2]
   131f8:	b	1314c <__assert_fail@plt+0x21b8>
   131fc:	andeq	r3, r1, r0, lsr r4
   13200:	andeq	r3, r1, ip, asr #2
   13204:	andeq	r3, r1, ip, asr #2
   13208:	andeq	r3, r1, ip, asr #2
   1320c:	andeq	r3, r1, ip, asr #2
   13210:	andeq	r3, r1, ip, asr #2
   13214:	andeq	r3, r1, ip, asr #2
   13218:	andeq	r3, r1, ip, lsl r4
   1321c:	andeq	r3, r1, r8, lsl #8
   13220:	andeq	r3, r1, r0, lsl #8
   13224:	strdeq	r3, [r1], -r8
   13228:	andeq	r3, r1, r8, lsr #9
   1322c:	muleq	r1, r4, r4
   13230:	andeq	r2, r1, ip, lsr #30
   13234:	andeq	r3, r1, ip, asr #2
   13238:	andeq	r3, r1, ip, asr #2
   1323c:	andeq	r3, r1, ip, asr #2
   13240:	andeq	r3, r1, ip, asr #2
   13244:	andeq	r3, r1, ip, asr #2
   13248:	andeq	r3, r1, ip, asr #2
   1324c:	andeq	r3, r1, ip, asr #2
   13250:	andeq	r3, r1, ip, asr #2
   13254:	andeq	r3, r1, ip, asr #2
   13258:	andeq	r3, r1, ip, asr #2
   1325c:	andeq	r3, r1, ip, asr #2
   13260:	andeq	r3, r1, ip, asr #2
   13264:	andeq	r3, r1, ip, asr #2
   13268:	andeq	r3, r1, ip, asr #2
   1326c:	andeq	r3, r1, ip, asr #2
   13270:	andeq	r3, r1, ip, asr #2
   13274:	andeq	r3, r1, ip, asr #2
   13278:	andeq	r3, r1, ip, asr #2
   1327c:	andeq	r3, r1, r4, lsl #9
   13280:	andeq	r3, r1, r0, ror r4
   13284:	andeq	r3, r1, r0, ror r4
   13288:	andeq	r3, r1, r0, ror #8
   1328c:	andeq	r3, r1, r0, ror r4
   13290:	muleq	r1, r8, r1
   13294:	andeq	r3, r1, r0, ror r4
   13298:	andeq	r2, r1, r0, ror #28
   1329c:	andeq	r3, r1, r0, ror r4
   132a0:	andeq	r3, r1, r0, ror r4
   132a4:	andeq	r3, r1, r0, ror r4
   132a8:	muleq	r1, r8, r1
   132ac:	muleq	r1, r8, r1
   132b0:	muleq	r1, r8, r1
   132b4:	muleq	r1, r8, r1
   132b8:	muleq	r1, r8, r1
   132bc:	muleq	r1, r8, r1
   132c0:	muleq	r1, r8, r1
   132c4:	muleq	r1, r8, r1
   132c8:	muleq	r1, r8, r1
   132cc:	muleq	r1, r8, r1
   132d0:	muleq	r1, r8, r1
   132d4:	muleq	r1, r8, r1
   132d8:	muleq	r1, r8, r1
   132dc:	muleq	r1, r8, r1
   132e0:	muleq	r1, r8, r1
   132e4:	muleq	r1, r8, r1
   132e8:	andeq	r3, r1, r0, ror r4
   132ec:	andeq	r3, r1, r0, ror r4
   132f0:	andeq	r3, r1, r0, ror r4
   132f4:	andeq	r3, r1, r0, ror r4
   132f8:	andeq	r2, r1, r4, lsr lr
   132fc:	andeq	r3, r1, ip, asr #2
   13300:	muleq	r1, r8, r1
   13304:	muleq	r1, r8, r1
   13308:	muleq	r1, r8, r1
   1330c:	muleq	r1, r8, r1
   13310:	muleq	r1, r8, r1
   13314:	muleq	r1, r8, r1
   13318:	muleq	r1, r8, r1
   1331c:	muleq	r1, r8, r1
   13320:	muleq	r1, r8, r1
   13324:	muleq	r1, r8, r1
   13328:	muleq	r1, r8, r1
   1332c:	muleq	r1, r8, r1
   13330:	muleq	r1, r8, r1
   13334:	muleq	r1, r8, r1
   13338:	muleq	r1, r8, r1
   1333c:	muleq	r1, r8, r1
   13340:	muleq	r1, r8, r1
   13344:	muleq	r1, r8, r1
   13348:	muleq	r1, r8, r1
   1334c:	muleq	r1, r8, r1
   13350:	muleq	r1, r8, r1
   13354:	muleq	r1, r8, r1
   13358:	muleq	r1, r8, r1
   1335c:	muleq	r1, r8, r1
   13360:	muleq	r1, r8, r1
   13364:	muleq	r1, r8, r1
   13368:	andeq	r3, r1, r0, ror r4
   1336c:	andeq	r2, r1, ip, ror #27
   13370:	muleq	r1, r8, r1
   13374:	andeq	r3, r1, r0, ror r4
   13378:	muleq	r1, r8, r1
   1337c:	andeq	r3, r1, r0, ror r4
   13380:	muleq	r1, r8, r1
   13384:	muleq	r1, r8, r1
   13388:	muleq	r1, r8, r1
   1338c:	muleq	r1, r8, r1
   13390:	muleq	r1, r8, r1
   13394:	muleq	r1, r8, r1
   13398:	muleq	r1, r8, r1
   1339c:	muleq	r1, r8, r1
   133a0:	muleq	r1, r8, r1
   133a4:	muleq	r1, r8, r1
   133a8:	muleq	r1, r8, r1
   133ac:	muleq	r1, r8, r1
   133b0:	muleq	r1, r8, r1
   133b4:	muleq	r1, r8, r1
   133b8:	muleq	r1, r8, r1
   133bc:	muleq	r1, r8, r1
   133c0:	muleq	r1, r8, r1
   133c4:	muleq	r1, r8, r1
   133c8:	muleq	r1, r8, r1
   133cc:	muleq	r1, r8, r1
   133d0:	muleq	r1, r8, r1
   133d4:	muleq	r1, r8, r1
   133d8:	muleq	r1, r8, r1
   133dc:	muleq	r1, r8, r1
   133e0:	muleq	r1, r8, r1
   133e4:	muleq	r1, r8, r1
   133e8:	andeq	r2, r1, r4, lsl #24
   133ec:	andeq	r3, r1, r0, ror r4
   133f0:	andeq	r2, r1, r4, lsl #24
   133f4:	andeq	r3, r1, r0, ror #8
   133f8:	mov	r3, #110	; 0x6e
   133fc:	b	12f30 <__assert_fail@plt+0x1f9c>
   13400:	mov	r3, #116	; 0x74
   13404:	b	12f30 <__assert_fail@plt+0x1f9c>
   13408:	sub	r2, fp, #2
   1340c:	mov	r3, #98	; 0x62
   13410:	clz	r2, r2
   13414:	lsr	r2, r2, #5
   13418:	b	12e1c <__assert_fail@plt+0x1e88>
   1341c:	sub	r2, fp, #2
   13420:	mov	r3, #97	; 0x61
   13424:	clz	r2, r2
   13428:	lsr	r2, r2, #5
   1342c:	b	12e1c <__assert_fail@plt+0x1e88>
   13430:	ldr	r3, [sp, #28]
   13434:	cmp	r3, #0
   13438:	bne	13028 <__assert_fail@plt+0x2094>
   1343c:	ldr	r3, [sp, #164]	; 0xa4
   13440:	tst	r3, #1
   13444:	bne	13ab8 <__assert_fail@plt+0x2b24>
   13448:	ldr	r6, [sp, #28]
   1344c:	sub	r2, fp, #2
   13450:	mov	r7, r6
   13454:	clz	r2, r2
   13458:	lsr	r2, r2, #5
   1345c:	b	12c44 <__assert_fail@plt+0x1cb0>
   13460:	sub	r2, fp, #2
   13464:	clz	r2, r2
   13468:	lsr	r2, r2, #5
   1346c:	b	12c30 <__assert_fail@plt+0x1c9c>
   13470:	sub	r2, fp, #2
   13474:	mov	r6, #0
   13478:	clz	r2, r2
   1347c:	lsr	r2, r2, #5
   13480:	b	12c38 <__assert_fail@plt+0x1ca4>
   13484:	sub	r2, fp, #2
   13488:	clz	r2, r2
   1348c:	lsr	r2, r2, #5
   13490:	b	12c38 <__assert_fail@plt+0x1ca4>
   13494:	sub	r2, fp, #2
   13498:	mov	r3, #102	; 0x66
   1349c:	clz	r2, r2
   134a0:	lsr	r2, r2, #5
   134a4:	b	12e1c <__assert_fail@plt+0x1e88>
   134a8:	sub	r2, fp, #2
   134ac:	mov	r3, #118	; 0x76
   134b0:	clz	r2, r2
   134b4:	lsr	r2, r2, #5
   134b8:	b	12e1c <__assert_fail@plt+0x1e88>
   134bc:	andeq	r6, r2, r8, lsl #30
   134c0:	andeq	r6, r1, r4, lsr #16
   134c4:	andeq	r6, r1, ip, lsl #16
   134c8:	andeq	r6, r1, r0, lsr #16
   134cc:	ldr	r3, [sp, #48]	; 0x30
   134d0:	ldrb	r5, [r3]
   134d4:	cmp	r5, #126	; 0x7e
   134d8:	ldrls	pc, [pc, r5, lsl #2]
   134dc:	b	13148 <__assert_fail@plt+0x21b4>
   134e0:	andeq	r3, r1, r8, lsr #32
   134e4:	andeq	r3, r1, r8, asr #2
   134e8:	andeq	r3, r1, r8, asr #2
   134ec:	andeq	r3, r1, r8, asr #2
   134f0:	andeq	r3, r1, r8, asr #2
   134f4:	andeq	r3, r1, r8, asr #2
   134f8:	andeq	r3, r1, r8, asr #2
   134fc:	andeq	r3, r1, r0, lsr #14
   13500:	andeq	r3, r1, r8, lsl r7
   13504:	strdeq	r2, [r1], -r4
   13508:			; <UNDEFINED> instruction: 0x00012fbc
   1350c:	andeq	r3, r1, r4, lsl r0
   13510:	strdeq	r2, [r1], -ip
   13514:	andeq	r3, r1, ip, lsl #14
   13518:	andeq	r3, r1, r8, asr #2
   1351c:	andeq	r3, r1, r8, asr #2
   13520:	andeq	r3, r1, r8, asr #2
   13524:	andeq	r3, r1, r8, asr #2
   13528:	andeq	r3, r1, r8, asr #2
   1352c:	andeq	r3, r1, r8, asr #2
   13530:	andeq	r3, r1, r8, asr #2
   13534:	andeq	r3, r1, r8, asr #2
   13538:	andeq	r3, r1, r8, asr #2
   1353c:	andeq	r3, r1, r8, asr #2
   13540:	andeq	r3, r1, r8, asr #2
   13544:	andeq	r3, r1, r8, asr #2
   13548:	andeq	r3, r1, r8, asr #2
   1354c:	andeq	r3, r1, r8, asr #2
   13550:	andeq	r3, r1, r8, asr #2
   13554:	andeq	r3, r1, r8, asr #2
   13558:	andeq	r3, r1, r8, asr #2
   1355c:	andeq	r3, r1, r8, asr #2
   13560:	andeq	r3, r1, r4, lsl #14
   13564:	andeq	r3, r1, ip, lsl r0
   13568:	andeq	r3, r1, ip, lsl r0
   1356c:	andeq	r3, r1, r8, ror #13
   13570:	andeq	r3, r1, ip, lsl r0
   13574:	ldrdeq	r3, [r1], -ip
   13578:	andeq	r3, r1, ip, lsl r0
   1357c:	andeq	r2, r1, ip, asr lr
   13580:	andeq	r3, r1, ip, lsl r0
   13584:	andeq	r3, r1, ip, lsl r0
   13588:	andeq	r3, r1, ip, lsl r0
   1358c:	ldrdeq	r3, [r1], -ip
   13590:	ldrdeq	r3, [r1], -ip
   13594:	ldrdeq	r3, [r1], -ip
   13598:	ldrdeq	r3, [r1], -ip
   1359c:	ldrdeq	r3, [r1], -ip
   135a0:	ldrdeq	r3, [r1], -ip
   135a4:	ldrdeq	r3, [r1], -ip
   135a8:	ldrdeq	r3, [r1], -ip
   135ac:	ldrdeq	r3, [r1], -ip
   135b0:	ldrdeq	r3, [r1], -ip
   135b4:	ldrdeq	r3, [r1], -ip
   135b8:	ldrdeq	r3, [r1], -ip
   135bc:	ldrdeq	r3, [r1], -ip
   135c0:	ldrdeq	r3, [r1], -ip
   135c4:	ldrdeq	r3, [r1], -ip
   135c8:	ldrdeq	r3, [r1], -ip
   135cc:	andeq	r3, r1, ip, lsl r0
   135d0:	andeq	r3, r1, ip, lsl r0
   135d4:	andeq	r3, r1, ip, lsl r0
   135d8:	andeq	r3, r1, ip, lsl r0
   135dc:	andeq	r2, r1, r0, lsr lr
   135e0:	andeq	r3, r1, r8, asr #2
   135e4:	ldrdeq	r3, [r1], -ip
   135e8:	ldrdeq	r3, [r1], -ip
   135ec:	ldrdeq	r3, [r1], -ip
   135f0:	ldrdeq	r3, [r1], -ip
   135f4:	ldrdeq	r3, [r1], -ip
   135f8:	ldrdeq	r3, [r1], -ip
   135fc:	ldrdeq	r3, [r1], -ip
   13600:	ldrdeq	r3, [r1], -ip
   13604:	ldrdeq	r3, [r1], -ip
   13608:	ldrdeq	r3, [r1], -ip
   1360c:	ldrdeq	r3, [r1], -ip
   13610:	ldrdeq	r3, [r1], -ip
   13614:	ldrdeq	r3, [r1], -ip
   13618:	ldrdeq	r3, [r1], -ip
   1361c:	ldrdeq	r3, [r1], -ip
   13620:	ldrdeq	r3, [r1], -ip
   13624:	ldrdeq	r3, [r1], -ip
   13628:	ldrdeq	r3, [r1], -ip
   1362c:	ldrdeq	r3, [r1], -ip
   13630:	ldrdeq	r3, [r1], -ip
   13634:	ldrdeq	r3, [r1], -ip
   13638:	ldrdeq	r3, [r1], -ip
   1363c:	ldrdeq	r3, [r1], -ip
   13640:	ldrdeq	r3, [r1], -ip
   13644:	ldrdeq	r3, [r1], -ip
   13648:	ldrdeq	r3, [r1], -ip
   1364c:	andeq	r3, r1, ip, lsl r0
   13650:	andeq	r2, r1, r8, ror #27
   13654:	ldrdeq	r3, [r1], -ip
   13658:	andeq	r3, r1, ip, lsl r0
   1365c:	ldrdeq	r3, [r1], -ip
   13660:	andeq	r3, r1, ip, lsl r0
   13664:	ldrdeq	r3, [r1], -ip
   13668:	ldrdeq	r3, [r1], -ip
   1366c:	ldrdeq	r3, [r1], -ip
   13670:	ldrdeq	r3, [r1], -ip
   13674:	ldrdeq	r3, [r1], -ip
   13678:	ldrdeq	r3, [r1], -ip
   1367c:	ldrdeq	r3, [r1], -ip
   13680:	ldrdeq	r3, [r1], -ip
   13684:	ldrdeq	r3, [r1], -ip
   13688:	ldrdeq	r3, [r1], -ip
   1368c:	ldrdeq	r3, [r1], -ip
   13690:	ldrdeq	r3, [r1], -ip
   13694:	ldrdeq	r3, [r1], -ip
   13698:	ldrdeq	r3, [r1], -ip
   1369c:	ldrdeq	r3, [r1], -ip
   136a0:	ldrdeq	r3, [r1], -ip
   136a4:	ldrdeq	r3, [r1], -ip
   136a8:	ldrdeq	r3, [r1], -ip
   136ac:	ldrdeq	r3, [r1], -ip
   136b0:	ldrdeq	r3, [r1], -ip
   136b4:	ldrdeq	r3, [r1], -ip
   136b8:	ldrdeq	r3, [r1], -ip
   136bc:	ldrdeq	r3, [r1], -ip
   136c0:	ldrdeq	r3, [r1], -ip
   136c4:	ldrdeq	r3, [r1], -ip
   136c8:	ldrdeq	r3, [r1], -ip
   136cc:	andeq	r2, r1, r0, lsl #24
   136d0:	andeq	r3, r1, ip, lsl r0
   136d4:	andeq	r2, r1, r0, lsl #24
   136d8:	andeq	r3, r1, r8, ror #13
   136dc:	mov	r6, r7
   136e0:	mov	r7, #0
   136e4:	b	12c60 <__assert_fail@plt+0x1ccc>
   136e8:	cmp	r9, #0
   136ec:	mov	r3, #0
   136f0:	beq	13130 <__assert_fail@plt+0x219c>
   136f4:	mov	r6, #0
   136f8:	mov	r7, r3
   136fc:	mov	r3, r6
   13700:	b	12c64 <__assert_fail@plt+0x1cd0>
   13704:	mov	r3, #0
   13708:	b	13110 <__assert_fail@plt+0x217c>
   1370c:	mov	r7, #0
   13710:	mov	r3, #114	; 0x72
   13714:	b	12f30 <__assert_fail@plt+0x1f9c>
   13718:	mov	r5, #98	; 0x62
   1371c:	b	12fc0 <__assert_fail@plt+0x202c>
   13720:	mov	r5, #97	; 0x61
   13724:	b	13000 <__assert_fail@plt+0x206c>
   13728:	ldr	r3, [sp, #32]
   1372c:	cmp	r3, #0
   13730:	bne	13b78 <__assert_fail@plt+0x2be4>
   13734:	add	r9, r9, #1
   13738:	ldr	r3, [sp, #44]	; 0x2c
   1373c:	mov	r6, #0
   13740:	mov	r5, #92	; 0x5c
   13744:	b	12ef8 <__assert_fail@plt+0x1f64>
   13748:	ldr	r3, [sp, #36]	; 0x24
   1374c:	ldrb	r3, [r3, #1]
   13750:	adds	r3, r3, #0
   13754:	movne	r3, #1
   13758:	b	12c1c <__assert_fail@plt+0x1c88>
   1375c:	ldr	r3, [sp, #164]	; 0xa4
   13760:	ands	r3, r3, #4
   13764:	beq	13788 <__assert_fail@plt+0x27f4>
   13768:	ldr	r2, [sp, #24]
   1376c:	add	r3, r9, #2
   13770:	cmp	r3, r2
   13774:	bcs	13788 <__assert_fail@plt+0x27f4>
   13778:	ldr	r2, [sp, #48]	; 0x30
   1377c:	ldrb	r5, [r2, #1]
   13780:	cmp	r5, #63	; 0x3f
   13784:	beq	13bec <__assert_fail@plt+0x2c58>
   13788:	mov	r2, #0
   1378c:	mov	r6, r2
   13790:	mov	r5, #63	; 0x3f
   13794:	b	12c44 <__assert_fail@plt+0x1cb0>
   13798:	ldr	r3, [sp, #32]
   1379c:	cmp	r3, #0
   137a0:	bne	13b78 <__assert_fail@plt+0x2be4>
   137a4:	mov	r6, r3
   137a8:	mov	r5, #63	; 0x3f
   137ac:	b	12c8c <__assert_fail@plt+0x1cf8>
   137b0:	ldr	r3, [sp, #24]
   137b4:	cmn	r3, #1
   137b8:	mov	r3, #0
   137bc:	str	r3, [sp, #108]	; 0x6c
   137c0:	str	r3, [sp, #112]	; 0x70
   137c4:	bne	137d4 <__assert_fail@plt+0x2840>
   137c8:	ldr	r0, [sp, #36]	; 0x24
   137cc:	bl	10ea4 <strlen@plt>
   137d0:	str	r0, [sp, #24]
   137d4:	mov	r3, #0
   137d8:	str	sl, [sp, #88]	; 0x58
   137dc:	ldr	sl, [sp, #36]	; 0x24
   137e0:	str	r5, [sp, #92]	; 0x5c
   137e4:	mov	r5, r3
   137e8:	str	r7, [sp, #96]	; 0x60
   137ec:	str	r4, [sp, #100]	; 0x64
   137f0:	str	r8, [sp, #84]	; 0x54
   137f4:	ldr	r3, [sp, #24]
   137f8:	add	r4, r9, r5
   137fc:	add	r7, sl, r4
   13800:	sub	r2, r3, r4
   13804:	mov	r1, r7
   13808:	add	r3, sp, #108	; 0x6c
   1380c:	add	r0, sp, #104	; 0x68
   13810:	bl	15bec <__assert_fail@plt+0x4c58>
   13814:	subs	r8, r0, #0
   13818:	beq	13868 <__assert_fail@plt+0x28d4>
   1381c:	cmn	r8, #1
   13820:	beq	13bc8 <__assert_fail@plt+0x2c34>
   13824:	cmn	r8, #2
   13828:	beq	13ce8 <__assert_fail@plt+0x2d54>
   1382c:	ldr	r3, [sp, #32]
   13830:	cmp	fp, #2
   13834:	movne	r3, #0
   13838:	andeq	r3, r3, #1
   1383c:	cmp	r3, #0
   13840:	bne	139c8 <__assert_fail@plt+0x2a34>
   13844:	ldr	r0, [sp, #104]	; 0x68
   13848:	bl	10dfc <iswprint@plt>
   1384c:	add	r5, r5, r8
   13850:	cmp	r0, #0
   13854:	add	r0, sp, #108	; 0x6c
   13858:	moveq	r6, #0
   1385c:	bl	10da8 <mbsinit@plt>
   13860:	cmp	r0, #0
   13864:	beq	137f4 <__assert_fail@plt+0x2860>
   13868:	ldr	r3, [sp, #28]
   1386c:	mov	ip, r5
   13870:	eor	r2, r6, #1
   13874:	ldr	r5, [sp, #92]	; 0x5c
   13878:	ldr	r7, [sp, #96]	; 0x60
   1387c:	ldr	r4, [sp, #100]	; 0x64
   13880:	ldr	r8, [sp, #84]	; 0x54
   13884:	ldr	sl, [sp, #88]	; 0x58
   13888:	and	r2, r2, r3
   1388c:	cmp	ip, #1
   13890:	bls	13190 <__assert_fail@plt+0x21fc>
   13894:	add	r1, ip, r9
   13898:	ldr	lr, [sp, #48]	; 0x30
   1389c:	mov	r0, #0
   138a0:	str	r6, [sp, #48]	; 0x30
   138a4:	mov	ip, #39	; 0x27
   138a8:	ldr	r6, [sp, #44]	; 0x2c
   138ac:	b	13964 <__assert_fail@plt+0x29d0>
   138b0:	ldr	r0, [sp, #32]
   138b4:	sub	r3, fp, #2
   138b8:	cmp	r0, #0
   138bc:	clz	r3, r3
   138c0:	lsr	r3, r3, #5
   138c4:	bne	13acc <__assert_fail@plt+0x2b38>
   138c8:	eor	r0, r6, #1
   138cc:	ands	r3, r3, r0
   138d0:	beq	13900 <__assert_fail@plt+0x296c>
   138d4:	add	r0, r4, #1
   138d8:	cmp	sl, r4
   138dc:	strbhi	ip, [r8, r4]
   138e0:	cmp	sl, r0
   138e4:	movhi	r6, #36	; 0x24
   138e8:	strbhi	r6, [r8, r0]
   138ec:	add	r0, r4, #2
   138f0:	mov	r6, r3
   138f4:	add	r4, r4, #3
   138f8:	cmp	sl, r0
   138fc:	strbhi	ip, [r8, r0]
   13900:	cmp	sl, r4
   13904:	movhi	r3, #92	; 0x5c
   13908:	strbhi	r3, [r8, r4]
   1390c:	add	r3, r4, #1
   13910:	cmp	sl, r3
   13914:	lsrhi	r0, r5, #6
   13918:	addhi	r0, r0, #48	; 0x30
   1391c:	strbhi	r0, [r8, r3]
   13920:	add	r0, r4, #2
   13924:	cmp	sl, r0
   13928:	lsrhi	r3, r5, #3
   1392c:	andhi	r3, r3, #7
   13930:	addhi	r3, r3, #48	; 0x30
   13934:	add	r9, r9, #1
   13938:	strbhi	r3, [r8, r0]
   1393c:	and	r5, r5, #7
   13940:	cmp	r9, r1
   13944:	add	r5, r5, #48	; 0x30
   13948:	add	r4, r4, #3
   1394c:	bcs	13aec <__assert_fail@plt+0x2b58>
   13950:	mov	r0, r2
   13954:	cmp	sl, r4
   13958:	strbhi	r5, [r8, r4]
   1395c:	ldrb	r5, [lr, #1]!
   13960:	add	r4, r4, #1
   13964:	cmp	r2, #0
   13968:	bne	138b0 <__assert_fail@plt+0x291c>
   1396c:	eor	r3, r0, #1
   13970:	and	r3, r3, r6
   13974:	cmp	r7, #0
   13978:	uxtb	r3, r3
   1397c:	beq	13990 <__assert_fail@plt+0x29fc>
   13980:	cmp	sl, r4
   13984:	movhi	r7, #92	; 0x5c
   13988:	strbhi	r7, [r8, r4]
   1398c:	add	r4, r4, #1
   13990:	add	r9, r9, #1
   13994:	cmp	r9, r1
   13998:	bcs	13ae0 <__assert_fail@plt+0x2b4c>
   1399c:	cmp	r3, #0
   139a0:	beq	13b0c <__assert_fail@plt+0x2b78>
   139a4:	cmp	sl, r4
   139a8:	add	r3, r4, #1
   139ac:	strbhi	ip, [r8, r4]
   139b0:	mov	r7, #0
   139b4:	cmp	sl, r3
   139b8:	strbhi	ip, [r8, r3]
   139bc:	add	r4, r4, #2
   139c0:	mov	r6, r7
   139c4:	b	13954 <__assert_fail@plt+0x29c0>
   139c8:	cmp	r8, #1
   139cc:	beq	13844 <__assert_fail@plt+0x28b0>
   139d0:	add	r1, r4, #1
   139d4:	add	r3, sl, r8
   139d8:	add	r1, sl, r1
   139dc:	add	r4, r3, r4
   139e0:	ldrb	r3, [r1], #1
   139e4:	sub	r3, r3, #91	; 0x5b
   139e8:	cmp	r3, #33	; 0x21
   139ec:	ldrls	pc, [pc, r3, lsl #2]
   139f0:	b	13a7c <__assert_fail@plt+0x2ae8>
   139f4:	andeq	r3, r1, r8, lsl #21
   139f8:	andeq	r3, r1, r8, lsl #21
   139fc:	andeq	r3, r1, ip, ror sl
   13a00:	andeq	r3, r1, r8, lsl #21
   13a04:	andeq	r3, r1, ip, ror sl
   13a08:	andeq	r3, r1, r8, lsl #21
   13a0c:	andeq	r3, r1, ip, ror sl
   13a10:	andeq	r3, r1, ip, ror sl
   13a14:	andeq	r3, r1, ip, ror sl
   13a18:	andeq	r3, r1, ip, ror sl
   13a1c:	andeq	r3, r1, ip, ror sl
   13a20:	andeq	r3, r1, ip, ror sl
   13a24:	andeq	r3, r1, ip, ror sl
   13a28:	andeq	r3, r1, ip, ror sl
   13a2c:	andeq	r3, r1, ip, ror sl
   13a30:	andeq	r3, r1, ip, ror sl
   13a34:	andeq	r3, r1, ip, ror sl
   13a38:	andeq	r3, r1, ip, ror sl
   13a3c:	andeq	r3, r1, ip, ror sl
   13a40:	andeq	r3, r1, ip, ror sl
   13a44:	andeq	r3, r1, ip, ror sl
   13a48:	andeq	r3, r1, ip, ror sl
   13a4c:	andeq	r3, r1, ip, ror sl
   13a50:	andeq	r3, r1, ip, ror sl
   13a54:	andeq	r3, r1, ip, ror sl
   13a58:	andeq	r3, r1, ip, ror sl
   13a5c:	andeq	r3, r1, ip, ror sl
   13a60:	andeq	r3, r1, ip, ror sl
   13a64:	andeq	r3, r1, ip, ror sl
   13a68:	andeq	r3, r1, ip, ror sl
   13a6c:	andeq	r3, r1, ip, ror sl
   13a70:	andeq	r3, r1, ip, ror sl
   13a74:	andeq	r3, r1, ip, ror sl
   13a78:	andeq	r3, r1, r8, lsl #21
   13a7c:	cmp	r4, r1
   13a80:	bne	139e0 <__assert_fail@plt+0x2a4c>
   13a84:	b	13844 <__assert_fail@plt+0x28b0>
   13a88:	ldr	fp, [sp, #84]	; 0x54
   13a8c:	ldr	sl, [sp, #88]	; 0x58
   13a90:	mov	r8, #2
   13a94:	b	12f50 <__assert_fail@plt+0x1fbc>
   13a98:	cmp	sl, r4
   13a9c:	movls	r1, r4
   13aa0:	bls	130a0 <__assert_fail@plt+0x210c>
   13aa4:	ldr	r3, [sp, #44]	; 0x2c
   13aa8:	b	13090 <__assert_fail@plt+0x20fc>
   13aac:	str	sl, [sp, #72]	; 0x48
   13ab0:	ldr	sl, [sp, #32]
   13ab4:	b	12ec8 <__assert_fail@plt+0x1f34>
   13ab8:	add	r9, r9, #1
   13abc:	b	127bc <__assert_fail@plt+0x1828>
   13ac0:	ldr	r2, [sp, #28]
   13ac4:	mov	r6, #0
   13ac8:	b	13894 <__assert_fail@plt+0x2900>
   13acc:	str	fp, [sp, #160]	; 0xa0
   13ad0:	str	r3, [sp, #28]
   13ad4:	mov	fp, r8
   13ad8:	ldr	r8, [sp, #160]	; 0xa0
   13adc:	b	12f50 <__assert_fail@plt+0x1fbc>
   13ae0:	str	r6, [sp, #44]	; 0x2c
   13ae4:	ldr	r6, [sp, #48]	; 0x30
   13ae8:	b	12ef8 <__assert_fail@plt+0x1f64>
   13aec:	str	r6, [sp, #44]	; 0x2c
   13af0:	ldr	r6, [sp, #48]	; 0x30
   13af4:	b	12d04 <__assert_fail@plt+0x1d70>
   13af8:	add	r4, r4, #4
   13afc:	str	r3, [sp, #44]	; 0x2c
   13b00:	mov	r6, #0
   13b04:	mov	r5, #48	; 0x30
   13b08:	b	12c8c <__assert_fail@plt+0x1cf8>
   13b0c:	mov	r7, r3
   13b10:	b	13954 <__assert_fail@plt+0x29c0>
   13b14:	ldr	r3, [pc, #-1624]	; 134c4 <__assert_fail@plt+0x2530>
   13b18:	mov	r4, #1
   13b1c:	str	r4, [sp, #40]	; 0x28
   13b20:	str	r4, [sp, #28]
   13b24:	str	r4, [sp, #52]	; 0x34
   13b28:	str	sl, [sp, #72]	; 0x48
   13b2c:	str	sl, [sp, #68]	; 0x44
   13b30:	str	sl, [sp, #44]	; 0x2c
   13b34:	str	sl, [sp, #32]
   13b38:	str	r3, [sp, #60]	; 0x3c
   13b3c:	b	127ac <__assert_fail@plt+0x1818>
   13b40:	mov	r3, r6
   13b44:	mov	r5, #48	; 0x30
   13b48:	mov	r6, #0
   13b4c:	b	12c8c <__assert_fail@plt+0x1cf8>
   13b50:	cmp	sl, r4
   13b54:	movhi	r3, #48	; 0x30
   13b58:	strbhi	r3, [r8, r4]
   13b5c:	add	r3, r1, #2
   13b60:	cmp	sl, r3
   13b64:	movhi	r0, #48	; 0x30
   13b68:	strbhi	r0, [r8, r3]
   13b6c:	add	r4, r1, #3
   13b70:	mov	r5, #48	; 0x30
   13b74:	b	130d4 <__assert_fail@plt+0x2140>
   13b78:	str	fp, [sp, #160]	; 0xa0
   13b7c:	mov	fp, r8
   13b80:	ldr	r8, [sp, #160]	; 0xa0
   13b84:	b	12f50 <__assert_fail@plt+0x1fbc>
   13b88:	ldr	r2, [sp, #80]	; 0x50
   13b8c:	ldrb	r3, [r2]
   13b90:	cmp	r3, #0
   13b94:	beq	1277c <__assert_fail@plt+0x17e8>
   13b98:	cmp	sl, r4
   13b9c:	strbhi	r3, [fp, r4]
   13ba0:	ldrb	r3, [r2, #1]!
   13ba4:	add	r4, r4, #1
   13ba8:	cmp	r3, #0
   13bac:	bne	13b98 <__assert_fail@plt+0x2c04>
   13bb0:	b	1277c <__assert_fail@plt+0x17e8>
   13bb4:	str	fp, [sp, #160]	; 0xa0
   13bb8:	mov	r3, #0
   13bbc:	mov	fp, r8
   13bc0:	ldr	r8, [sp, #160]	; 0xa0
   13bc4:	b	12fe4 <__assert_fail@plt+0x2050>
   13bc8:	mov	ip, r5
   13bcc:	ldr	r7, [sp, #96]	; 0x60
   13bd0:	ldr	r5, [sp, #92]	; 0x5c
   13bd4:	ldr	r4, [sp, #100]	; 0x64
   13bd8:	ldr	r8, [sp, #84]	; 0x54
   13bdc:	ldr	sl, [sp, #88]	; 0x58
   13be0:	ldr	r2, [sp, #28]
   13be4:	mov	r6, #0
   13be8:	b	1388c <__assert_fail@plt+0x28f8>
   13bec:	ldr	r2, [sp, #36]	; 0x24
   13bf0:	ldrb	r1, [r2, r3]
   13bf4:	sub	r2, r1, #33	; 0x21
   13bf8:	cmp	r2, #29
   13bfc:	ldrls	pc, [pc, r2, lsl #2]
   13c00:	b	13cdc <__assert_fail@plt+0x2d48>
   13c04:	andeq	r3, r1, ip, ror ip
   13c08:	ldrdeq	r3, [r1], -ip
   13c0c:	ldrdeq	r3, [r1], -ip
   13c10:	ldrdeq	r3, [r1], -ip
   13c14:	ldrdeq	r3, [r1], -ip
   13c18:	ldrdeq	r3, [r1], -ip
   13c1c:	andeq	r3, r1, ip, ror ip
   13c20:	andeq	r3, r1, ip, ror ip
   13c24:	andeq	r3, r1, ip, ror ip
   13c28:	ldrdeq	r3, [r1], -ip
   13c2c:	ldrdeq	r3, [r1], -ip
   13c30:	ldrdeq	r3, [r1], -ip
   13c34:	andeq	r3, r1, ip, ror ip
   13c38:	ldrdeq	r3, [r1], -ip
   13c3c:	andeq	r3, r1, ip, ror ip
   13c40:	ldrdeq	r3, [r1], -ip
   13c44:	ldrdeq	r3, [r1], -ip
   13c48:	ldrdeq	r3, [r1], -ip
   13c4c:	ldrdeq	r3, [r1], -ip
   13c50:	ldrdeq	r3, [r1], -ip
   13c54:	ldrdeq	r3, [r1], -ip
   13c58:	ldrdeq	r3, [r1], -ip
   13c5c:	ldrdeq	r3, [r1], -ip
   13c60:	ldrdeq	r3, [r1], -ip
   13c64:	ldrdeq	r3, [r1], -ip
   13c68:	ldrdeq	r3, [r1], -ip
   13c6c:	ldrdeq	r3, [r1], -ip
   13c70:	andeq	r3, r1, ip, ror ip
   13c74:	andeq	r3, r1, ip, ror ip
   13c78:	andeq	r3, r1, ip, ror ip
   13c7c:	ldr	r2, [sp, #32]
   13c80:	cmp	r2, #0
   13c84:	bne	13d88 <__assert_fail@plt+0x2df4>
   13c88:	cmp	sl, r4
   13c8c:	movhi	r2, #63	; 0x3f
   13c90:	strbhi	r2, [r8, r4]
   13c94:	add	r2, r4, #1
   13c98:	cmp	sl, r2
   13c9c:	movhi	r0, #34	; 0x22
   13ca0:	strbhi	r0, [r8, r2]
   13ca4:	add	r2, r4, #2
   13ca8:	cmp	sl, r2
   13cac:	movhi	r0, #34	; 0x22
   13cb0:	strbhi	r0, [r8, r2]
   13cb4:	add	r2, r4, #3
   13cb8:	cmp	sl, r2
   13cbc:	movhi	r0, #63	; 0x3f
   13cc0:	strbhi	r0, [r8, r2]
   13cc4:	mov	r2, #0
   13cc8:	add	r4, r4, #4
   13ccc:	mov	r5, r1
   13cd0:	mov	r9, r3
   13cd4:	mov	r6, r2
   13cd8:	b	130d4 <__assert_fail@plt+0x2140>
   13cdc:	mov	r2, #0
   13ce0:	mov	r6, r2
   13ce4:	b	12c44 <__assert_fail@plt+0x1cb0>
   13ce8:	ldr	r0, [sp, #24]
   13cec:	mov	r1, r4
   13cf0:	cmp	r1, r0
   13cf4:	mov	r2, r7
   13cf8:	mov	r3, r5
   13cfc:	mov	ip, r5
   13d00:	ldr	r7, [sp, #96]	; 0x60
   13d04:	ldr	r5, [sp, #92]	; 0x5c
   13d08:	ldr	r4, [sp, #100]	; 0x64
   13d0c:	ldr	r8, [sp, #84]	; 0x54
   13d10:	ldr	sl, [sp, #88]	; 0x58
   13d14:	bcs	13d48 <__assert_fail@plt+0x2db4>
   13d18:	ldrb	r6, [r2]
   13d1c:	cmp	r6, #0
   13d20:	bne	13d34 <__assert_fail@plt+0x2da0>
   13d24:	b	13e64 <__assert_fail@plt+0x2ed0>
   13d28:	ldrb	r6, [r2, #1]!
   13d2c:	cmp	r6, #0
   13d30:	beq	13dec <__assert_fail@plt+0x2e58>
   13d34:	add	r3, r3, #1
   13d38:	add	r1, r9, r3
   13d3c:	cmp	r1, r0
   13d40:	bcc	13d28 <__assert_fail@plt+0x2d94>
   13d44:	mov	ip, r3
   13d48:	ldr	r2, [sp, #28]
   13d4c:	mov	r6, #0
   13d50:	b	1388c <__assert_fail@plt+0x28f8>
   13d54:	mov	r3, #1
   13d58:	str	r3, [sp, #40]	; 0x28
   13d5c:	str	r3, [sp, #32]
   13d60:	str	r3, [sp, #28]
   13d64:	str	r3, [sp, #52]	; 0x34
   13d68:	ldr	r3, [pc, #-2220]	; 134c4 <__assert_fail@plt+0x2530>
   13d6c:	mov	r2, #0
   13d70:	str	r2, [sp, #68]	; 0x44
   13d74:	str	r2, [sp, #44]	; 0x2c
   13d78:	str	r2, [sp, #72]	; 0x48
   13d7c:	mov	r4, r2
   13d80:	str	r3, [sp, #60]	; 0x3c
   13d84:	b	127ac <__assert_fail@plt+0x1818>
   13d88:	str	fp, [sp, #160]	; 0xa0
   13d8c:	mov	fp, r8
   13d90:	ldr	r8, [sp, #160]	; 0xa0
   13d94:	b	12f5c <__assert_fail@plt+0x1fc8>
   13d98:	mov	r2, r3
   13d9c:	ldr	r3, [sp, #60]	; 0x3c
   13da0:	cmp	r3, #0
   13da4:	moveq	r2, #0
   13da8:	andne	r2, r2, #1
   13dac:	cmp	r2, #0
   13db0:	beq	13ddc <__assert_fail@plt+0x2e48>
   13db4:	mov	r2, r3
   13db8:	ldrb	r3, [r3]
   13dbc:	cmp	r3, #0
   13dc0:	beq	13ddc <__assert_fail@plt+0x2e48>
   13dc4:	cmp	sl, r4
   13dc8:	strbhi	r3, [fp, r4]
   13dcc:	ldrb	r3, [r2, #1]!
   13dd0:	add	r4, r4, #1
   13dd4:	cmp	r3, #0
   13dd8:	bne	13dc4 <__assert_fail@plt+0x2e30>
   13ddc:	cmp	sl, r4
   13de0:	movhi	r3, #0
   13de4:	strbhi	r3, [fp, r4]
   13de8:	b	12f9c <__assert_fail@plt+0x2008>
   13dec:	mov	ip, r3
   13df0:	ldr	r2, [sp, #28]
   13df4:	b	1388c <__assert_fail@plt+0x28f8>
   13df8:	str	fp, [sp, #160]	; 0xa0
   13dfc:	mov	fp, r8
   13e00:	ldr	r8, [sp, #160]	; 0xa0
   13e04:	sub	r3, r8, #2
   13e08:	clz	r3, r3
   13e0c:	lsr	r3, r3, #5
   13e10:	str	r3, [sp, #28]
   13e14:	b	12f50 <__assert_fail@plt+0x1fbc>
   13e18:	ldr	r3, [sp, #76]	; 0x4c
   13e1c:	mov	ip, #5
   13e20:	str	r3, [sp, #16]
   13e24:	ldr	r3, [sp, #80]	; 0x50
   13e28:	ldr	r2, [sp, #36]	; 0x24
   13e2c:	str	r3, [sp, #12]
   13e30:	ldr	r3, [sp, #56]	; 0x38
   13e34:	ldr	r1, [sp, #72]	; 0x48
   13e38:	str	r3, [sp, #8]
   13e3c:	ldr	r3, [sp, #164]	; 0xa4
   13e40:	mov	r0, fp
   13e44:	str	r3, [sp, #4]
   13e48:	str	ip, [sp]
   13e4c:	ldr	r3, [sp, #24]
   13e50:	bl	126b4 <__assert_fail@plt+0x1720>
   13e54:	mov	r4, r0
   13e58:	b	12f9c <__assert_fail@plt+0x2008>
   13e5c:	mov	r8, #2
   13e60:	b	12f50 <__assert_fail@plt+0x1fbc>
   13e64:	ldr	r2, [sp, #28]
   13e68:	b	1388c <__assert_fail@plt+0x28f8>
   13e6c:	mov	r3, #0
   13e70:	str	r3, [sp, #68]	; 0x44
   13e74:	str	r3, [sp, #44]	; 0x2c
   13e78:	str	r3, [sp, #72]	; 0x48
   13e7c:	str	r3, [sp, #28]
   13e80:	mov	r4, r3
   13e84:	ldr	r3, [pc, #-2500]	; 134c8 <__assert_fail@plt+0x2534>
   13e88:	mov	r2, #1
   13e8c:	str	r2, [sp, #40]	; 0x28
   13e90:	str	r2, [sp, #32]
   13e94:	str	r2, [sp, #52]	; 0x34
   13e98:	str	r3, [sp, #60]	; 0x3c
   13e9c:	b	127ac <__assert_fail@plt+0x1818>
   13ea0:	bl	10dd8 <__stack_chk_fail@plt>
   13ea4:	mov	r5, r3
   13ea8:	mov	r6, #0
   13eac:	b	12ca0 <__assert_fail@plt+0x1d0c>
   13eb0:	mov	r3, #0
   13eb4:	mov	r2, #1
   13eb8:	str	r3, [sp, #44]	; 0x2c
   13ebc:	str	r3, [sp, #72]	; 0x48
   13ec0:	str	r2, [sp, #40]	; 0x28
   13ec4:	b	12dbc <__assert_fail@plt+0x1e28>
   13ec8:	bl	10f88 <abort@plt>
   13ecc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ed0:	sub	sp, sp, #44	; 0x2c
   13ed4:	mov	r6, r0
   13ed8:	mov	r4, r3
   13edc:	mov	sl, r1
   13ee0:	mov	fp, r2
   13ee4:	bl	10ebc <__errno_location@plt>
   13ee8:	ldr	r7, [pc, #364]	; 1405c <__assert_fail@plt+0x30c8>
   13eec:	cmp	r6, #0
   13ef0:	ldr	r5, [r7]
   13ef4:	ldr	r3, [r0]
   13ef8:	str	r3, [sp, #24]
   13efc:	blt	14058 <__assert_fail@plt+0x30c4>
   13f00:	ldr	r3, [r7, #4]
   13f04:	mov	r8, r0
   13f08:	cmp	r3, r6
   13f0c:	bgt	13f58 <__assert_fail@plt+0x2fc4>
   13f10:	cmn	r6, #-268435454	; 0xf0000002
   13f14:	bgt	14054 <__assert_fail@plt+0x30c0>
   13f18:	add	r9, r6, #1
   13f1c:	add	r3, r7, #8
   13f20:	cmp	r5, r3
   13f24:	lsl	r1, r9, #3
   13f28:	beq	14034 <__assert_fail@plt+0x30a0>
   13f2c:	mov	r0, r5
   13f30:	bl	14cc0 <__assert_fail@plt+0x3d2c>
   13f34:	mov	r5, r0
   13f38:	str	r0, [r7]
   13f3c:	ldr	r0, [r7, #4]
   13f40:	mov	r1, #0
   13f44:	sub	r2, r9, r0
   13f48:	add	r0, r5, r0, lsl #3
   13f4c:	lsl	r2, r2, #3
   13f50:	bl	10ed4 <memset@plt>
   13f54:	str	r9, [r7, #4]
   13f58:	add	r3, r5, r6, lsl #3
   13f5c:	ldr	r1, [r4, #4]
   13f60:	ldr	r7, [r3, #4]
   13f64:	ldr	r9, [r5, r6, lsl #3]
   13f68:	ldr	r2, [r4, #40]	; 0x28
   13f6c:	ldr	ip, [r4, #44]	; 0x2c
   13f70:	str	r3, [sp, #28]
   13f74:	ldr	r3, [r4]
   13f78:	orr	r1, r1, #1
   13f7c:	add	lr, r4, #8
   13f80:	str	r1, [sp, #36]	; 0x24
   13f84:	str	r1, [sp, #4]
   13f88:	str	r2, [sp, #12]
   13f8c:	str	r3, [sp]
   13f90:	mov	r0, r7
   13f94:	mov	r1, r9
   13f98:	str	ip, [sp, #16]
   13f9c:	str	lr, [sp, #8]
   13fa0:	mov	r3, fp
   13fa4:	mov	r2, sl
   13fa8:	str	lr, [sp, #32]
   13fac:	bl	126b4 <__assert_fail@plt+0x1720>
   13fb0:	cmp	r9, r0
   13fb4:	bhi	14020 <__assert_fail@plt+0x308c>
   13fb8:	ldr	r3, [pc, #160]	; 14060 <__assert_fail@plt+0x30cc>
   13fbc:	add	r9, r0, #1
   13fc0:	cmp	r7, r3
   13fc4:	str	r9, [r5, r6, lsl #3]
   13fc8:	beq	13fd4 <__assert_fail@plt+0x3040>
   13fcc:	mov	r0, r7
   13fd0:	bl	10d78 <free@plt>
   13fd4:	mov	r0, r9
   13fd8:	bl	14c64 <__assert_fail@plt+0x3cd0>
   13fdc:	ldr	lr, [sp, #28]
   13fe0:	ldr	ip, [r4, #44]	; 0x2c
   13fe4:	ldr	r5, [r4, #40]	; 0x28
   13fe8:	mov	r3, fp
   13fec:	mov	r2, sl
   13ff0:	mov	r1, r9
   13ff4:	str	r0, [lr, #4]
   13ff8:	ldr	lr, [r4]
   13ffc:	ldr	r4, [sp, #32]
   14000:	str	ip, [sp, #16]
   14004:	str	r4, [sp, #8]
   14008:	ldr	r4, [sp, #36]	; 0x24
   1400c:	str	r5, [sp, #12]
   14010:	str	r4, [sp, #4]
   14014:	str	lr, [sp]
   14018:	mov	r7, r0
   1401c:	bl	126b4 <__assert_fail@plt+0x1720>
   14020:	ldr	r3, [sp, #24]
   14024:	mov	r0, r7
   14028:	str	r3, [r8]
   1402c:	add	sp, sp, #44	; 0x2c
   14030:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14034:	mov	r0, #0
   14038:	bl	14cc0 <__assert_fail@plt+0x3d2c>
   1403c:	ldr	r3, [pc, #32]	; 14064 <__assert_fail@plt+0x30d0>
   14040:	mov	r5, r0
   14044:	ldm	r3, {r0, r1}
   14048:	str	r5, [r7]
   1404c:	stm	r5, {r0, r1}
   14050:	b	13f3c <__assert_fail@plt+0x2fa8>
   14054:	bl	14eac <__assert_fail@plt+0x3f18>
   14058:	bl	10f88 <abort@plt>
   1405c:	strdeq	r7, [r2], -r4
   14060:	andeq	r7, r2, ip, ror #2
   14064:	strdeq	r7, [r2], -ip
   14068:	push	{r4, r5, r6, lr}
   1406c:	mov	r5, r0
   14070:	bl	10ebc <__errno_location@plt>
   14074:	cmp	r5, #0
   14078:	mov	r1, #48	; 0x30
   1407c:	mov	r4, r0
   14080:	ldr	r0, [pc, #16]	; 14098 <__assert_fail@plt+0x3104>
   14084:	ldr	r6, [r4]
   14088:	movne	r0, r5
   1408c:	bl	14e6c <__assert_fail@plt+0x3ed8>
   14090:	str	r6, [r4]
   14094:	pop	{r4, r5, r6, pc}
   14098:	andeq	r7, r2, ip, ror #4
   1409c:	ldr	r3, [pc, #12]	; 140b0 <__assert_fail@plt+0x311c>
   140a0:	cmp	r0, #0
   140a4:	moveq	r0, r3
   140a8:	ldr	r0, [r0]
   140ac:	bx	lr
   140b0:	andeq	r7, r2, ip, ror #4
   140b4:	ldr	r3, [pc, #12]	; 140c8 <__assert_fail@plt+0x3134>
   140b8:	cmp	r0, #0
   140bc:	moveq	r0, r3
   140c0:	str	r1, [r0]
   140c4:	bx	lr
   140c8:	andeq	r7, r2, ip, ror #4
   140cc:	ldr	r3, [pc, #52]	; 14108 <__assert_fail@plt+0x3174>
   140d0:	cmp	r0, #0
   140d4:	moveq	r0, r3
   140d8:	add	r3, r0, #8
   140dc:	push	{lr}		; (str lr, [sp, #-4]!)
   140e0:	lsr	lr, r1, #5
   140e4:	and	r1, r1, #31
   140e8:	ldr	ip, [r3, lr, lsl #2]
   140ec:	lsr	r0, ip, r1
   140f0:	eor	r2, r2, r0
   140f4:	and	r2, r2, #1
   140f8:	and	r0, r0, #1
   140fc:	eor	r1, ip, r2, lsl r1
   14100:	str	r1, [r3, lr, lsl #2]
   14104:	pop	{pc}		; (ldr pc, [sp], #4)
   14108:	andeq	r7, r2, ip, ror #4
   1410c:	ldr	r3, [pc, #16]	; 14124 <__assert_fail@plt+0x3190>
   14110:	cmp	r0, #0
   14114:	movne	r3, r0
   14118:	ldr	r0, [r3, #4]
   1411c:	str	r1, [r3, #4]
   14120:	bx	lr
   14124:	andeq	r7, r2, ip, ror #4
   14128:	ldr	r3, [pc, #44]	; 1415c <__assert_fail@plt+0x31c8>
   1412c:	cmp	r0, #0
   14130:	moveq	r0, r3
   14134:	mov	ip, #10
   14138:	cmp	r2, #0
   1413c:	cmpne	r1, #0
   14140:	str	ip, [r0]
   14144:	beq	14154 <__assert_fail@plt+0x31c0>
   14148:	str	r1, [r0, #40]	; 0x28
   1414c:	str	r2, [r0, #44]	; 0x2c
   14150:	bx	lr
   14154:	push	{r4, lr}
   14158:	bl	10f88 <abort@plt>
   1415c:	andeq	r7, r2, ip, ror #4
   14160:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14164:	sub	sp, sp, #24
   14168:	ldr	ip, [pc, #108]	; 141dc <__assert_fail@plt+0x3248>
   1416c:	ldr	r4, [sp, #56]	; 0x38
   14170:	mov	r9, r2
   14174:	cmp	r4, #0
   14178:	moveq	r4, ip
   1417c:	mov	sl, r3
   14180:	mov	r7, r0
   14184:	mov	r8, r1
   14188:	bl	10ebc <__errno_location@plt>
   1418c:	ldr	r3, [r4, #44]	; 0x2c
   14190:	mov	r1, r8
   14194:	ldr	r6, [r0]
   14198:	str	r3, [sp, #16]
   1419c:	ldr	r2, [r4, #40]	; 0x28
   141a0:	add	r3, r4, #8
   141a4:	str	r3, [sp, #8]
   141a8:	str	r2, [sp, #12]
   141ac:	ldr	r2, [r4, #4]
   141b0:	mov	r5, r0
   141b4:	str	r2, [sp, #4]
   141b8:	ldr	ip, [r4]
   141bc:	mov	r3, sl
   141c0:	mov	r2, r9
   141c4:	mov	r0, r7
   141c8:	str	ip, [sp]
   141cc:	bl	126b4 <__assert_fail@plt+0x1720>
   141d0:	str	r6, [r5]
   141d4:	add	sp, sp, #24
   141d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   141dc:	andeq	r7, r2, ip, ror #4
   141e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   141e4:	cmp	r3, #0
   141e8:	sub	sp, sp, #44	; 0x2c
   141ec:	ldr	r4, [pc, #192]	; 142b4 <__assert_fail@plt+0x3320>
   141f0:	mov	r6, r2
   141f4:	movne	r4, r3
   141f8:	mov	r9, r1
   141fc:	mov	r8, r0
   14200:	bl	10ebc <__errno_location@plt>
   14204:	ldr	r3, [r4, #44]	; 0x2c
   14208:	ldr	r5, [r4, #4]
   1420c:	add	sl, r4, #8
   14210:	cmp	r6, #0
   14214:	orreq	r5, r5, #1
   14218:	mov	r1, #0
   1421c:	ldr	r2, [r0]
   14220:	str	r3, [sp, #16]
   14224:	ldr	r3, [r4, #40]	; 0x28
   14228:	stmib	sp, {r5, sl}
   1422c:	str	r3, [sp, #12]
   14230:	ldr	r3, [r4]
   14234:	mov	r7, r0
   14238:	str	r2, [sp, #28]
   1423c:	str	r3, [sp]
   14240:	mov	r2, r8
   14244:	mov	r3, r9
   14248:	mov	r0, r1
   1424c:	bl	126b4 <__assert_fail@plt+0x1720>
   14250:	add	r1, r0, #1
   14254:	mov	fp, r0
   14258:	mov	r0, r1
   1425c:	str	r1, [sp, #36]	; 0x24
   14260:	bl	14c64 <__assert_fail@plt+0x3cd0>
   14264:	ldr	r3, [r4, #44]	; 0x2c
   14268:	mov	r2, r8
   1426c:	str	r3, [sp, #16]
   14270:	ldr	r3, [r4, #40]	; 0x28
   14274:	str	r5, [sp, #4]
   14278:	str	r3, [sp, #12]
   1427c:	str	sl, [sp, #8]
   14280:	ldr	ip, [r4]
   14284:	ldr	r1, [sp, #36]	; 0x24
   14288:	mov	r3, r9
   1428c:	str	ip, [sp]
   14290:	str	r0, [sp, #32]
   14294:	bl	126b4 <__assert_fail@plt+0x1720>
   14298:	ldr	r2, [sp, #28]
   1429c:	cmp	r6, #0
   142a0:	str	r2, [r7]
   142a4:	ldr	r0, [sp, #32]
   142a8:	strne	fp, [r6]
   142ac:	add	sp, sp, #44	; 0x2c
   142b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   142b4:	andeq	r7, r2, ip, ror #4
   142b8:	mov	r3, r2
   142bc:	mov	r2, #0
   142c0:	b	141e0 <__assert_fail@plt+0x324c>
   142c4:	push	{r4, r5, r6, r7, r8, lr}
   142c8:	ldr	r6, [pc, #112]	; 14340 <__assert_fail@plt+0x33ac>
   142cc:	ldr	r3, [r6, #4]
   142d0:	ldr	r7, [r6]
   142d4:	cmp	r3, #1
   142d8:	ble	142fc <__assert_fail@plt+0x3368>
   142dc:	sub	r5, r7, #8
   142e0:	add	r5, r5, r3, lsl #3
   142e4:	mov	r4, r7
   142e8:	ldr	r0, [r4, #12]
   142ec:	add	r4, r4, #8
   142f0:	bl	10d78 <free@plt>
   142f4:	cmp	r4, r5
   142f8:	bne	142e8 <__assert_fail@plt+0x3354>
   142fc:	ldr	r0, [r7, #4]
   14300:	ldr	r4, [pc, #60]	; 14344 <__assert_fail@plt+0x33b0>
   14304:	cmp	r0, r4
   14308:	beq	1431c <__assert_fail@plt+0x3388>
   1430c:	bl	10d78 <free@plt>
   14310:	mov	r3, #256	; 0x100
   14314:	str	r4, [r6, #12]
   14318:	str	r3, [r6, #8]
   1431c:	ldr	r4, [pc, #36]	; 14348 <__assert_fail@plt+0x33b4>
   14320:	cmp	r7, r4
   14324:	beq	14334 <__assert_fail@plt+0x33a0>
   14328:	mov	r0, r7
   1432c:	bl	10d78 <free@plt>
   14330:	str	r4, [r6]
   14334:	mov	r3, #1
   14338:	str	r3, [r6, #4]
   1433c:	pop	{r4, r5, r6, r7, r8, pc}
   14340:	strdeq	r7, [r2], -r4
   14344:	andeq	r7, r2, ip, ror #2
   14348:	strdeq	r7, [r2], -ip
   1434c:	ldr	r3, [pc, #4]	; 14358 <__assert_fail@plt+0x33c4>
   14350:	mvn	r2, #0
   14354:	b	13ecc <__assert_fail@plt+0x2f38>
   14358:	andeq	r7, r2, ip, ror #4
   1435c:	ldr	r3, [pc]	; 14364 <__assert_fail@plt+0x33d0>
   14360:	b	13ecc <__assert_fail@plt+0x2f38>
   14364:	andeq	r7, r2, ip, ror #4
   14368:	mov	r1, r0
   1436c:	ldr	r3, [pc, #8]	; 1437c <__assert_fail@plt+0x33e8>
   14370:	mvn	r2, #0
   14374:	mov	r0, #0
   14378:	b	13ecc <__assert_fail@plt+0x2f38>
   1437c:	andeq	r7, r2, ip, ror #4
   14380:	mov	r2, r1
   14384:	ldr	r3, [pc, #8]	; 14394 <__assert_fail@plt+0x3400>
   14388:	mov	r1, r0
   1438c:	mov	r0, #0
   14390:	b	13ecc <__assert_fail@plt+0x2f38>
   14394:	andeq	r7, r2, ip, ror #4
   14398:	push	{r4, r5, r6, lr}
   1439c:	sub	sp, sp, #56	; 0x38
   143a0:	ldr	r4, [pc, #68]	; 143ec <__assert_fail@plt+0x3458>
   143a4:	mov	r6, r2
   143a8:	mov	r5, r0
   143ac:	ldr	r3, [r4]
   143b0:	add	r0, sp, #4
   143b4:	str	r3, [sp, #52]	; 0x34
   143b8:	bl	12544 <__assert_fail@plt+0x15b0>
   143bc:	add	r3, sp, #4
   143c0:	mvn	r2, #0
   143c4:	mov	r1, r6
   143c8:	mov	r0, r5
   143cc:	bl	13ecc <__assert_fail@plt+0x2f38>
   143d0:	ldr	r2, [sp, #52]	; 0x34
   143d4:	ldr	r3, [r4]
   143d8:	cmp	r2, r3
   143dc:	bne	143e8 <__assert_fail@plt+0x3454>
   143e0:	add	sp, sp, #56	; 0x38
   143e4:	pop	{r4, r5, r6, pc}
   143e8:	bl	10dd8 <__stack_chk_fail@plt>
   143ec:	andeq	r6, r2, r8, lsl #30
   143f0:	push	{r4, r5, r6, r7, lr}
   143f4:	sub	sp, sp, #60	; 0x3c
   143f8:	ldr	r4, [pc, #72]	; 14448 <__assert_fail@plt+0x34b4>
   143fc:	mov	r6, r2
   14400:	mov	r7, r3
   14404:	ldr	ip, [r4]
   14408:	mov	r5, r0
   1440c:	add	r0, sp, #4
   14410:	str	ip, [sp, #52]	; 0x34
   14414:	bl	12544 <__assert_fail@plt+0x15b0>
   14418:	add	r3, sp, #4
   1441c:	mov	r2, r7
   14420:	mov	r1, r6
   14424:	mov	r0, r5
   14428:	bl	13ecc <__assert_fail@plt+0x2f38>
   1442c:	ldr	r2, [sp, #52]	; 0x34
   14430:	ldr	r3, [r4]
   14434:	cmp	r2, r3
   14438:	bne	14444 <__assert_fail@plt+0x34b0>
   1443c:	add	sp, sp, #60	; 0x3c
   14440:	pop	{r4, r5, r6, r7, pc}
   14444:	bl	10dd8 <__stack_chk_fail@plt>
   14448:	andeq	r6, r2, r8, lsl #30
   1444c:	mov	r2, r1
   14450:	mov	r1, r0
   14454:	mov	r0, #0
   14458:	b	14398 <__assert_fail@plt+0x3404>
   1445c:	mov	r3, r2
   14460:	mov	r2, r1
   14464:	mov	r1, r0
   14468:	mov	r0, #0
   1446c:	b	143f0 <__assert_fail@plt+0x345c>
   14470:	push	{r4, r5, r6, r7, r8, r9, lr}
   14474:	mov	r4, r2
   14478:	ldr	lr, [pc, #128]	; 14500 <__assert_fail@plt+0x356c>
   1447c:	mov	r8, r0
   14480:	mov	r9, r1
   14484:	ldm	lr!, {r0, r1, r2, r3}
   14488:	sub	sp, sp, #60	; 0x3c
   1448c:	add	ip, sp, #4
   14490:	lsr	r6, r4, #5
   14494:	stmia	ip!, {r0, r1, r2, r3}
   14498:	add	r7, sp, #12
   1449c:	ldm	lr!, {r0, r1, r2, r3}
   144a0:	and	r4, r4, #31
   144a4:	ldr	r5, [pc, #88]	; 14504 <__assert_fail@plt+0x3570>
   144a8:	stmia	ip!, {r0, r1, r2, r3}
   144ac:	ldm	lr, {r0, r1, r2, r3}
   144b0:	stm	ip, {r0, r1, r2, r3}
   144b4:	mov	r2, r9
   144b8:	ldr	r3, [r7, r6, lsl #2]
   144bc:	ldr	ip, [r5]
   144c0:	mov	r1, r8
   144c4:	mvn	r0, r3, lsr r4
   144c8:	and	r0, r0, #1
   144cc:	str	ip, [sp, #52]	; 0x34
   144d0:	eor	r4, r3, r0, lsl r4
   144d4:	add	r3, sp, #4
   144d8:	mov	r0, #0
   144dc:	str	r4, [r7, r6, lsl #2]
   144e0:	bl	13ecc <__assert_fail@plt+0x2f38>
   144e4:	ldr	r2, [sp, #52]	; 0x34
   144e8:	ldr	r3, [r5]
   144ec:	cmp	r2, r3
   144f0:	bne	144fc <__assert_fail@plt+0x3568>
   144f4:	add	sp, sp, #60	; 0x3c
   144f8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   144fc:	bl	10dd8 <__stack_chk_fail@plt>
   14500:	andeq	r7, r2, ip, ror #4
   14504:	andeq	r6, r2, r8, lsl #30
   14508:	mov	r2, r1
   1450c:	mvn	r1, #0
   14510:	b	14470 <__assert_fail@plt+0x34dc>
   14514:	mov	r2, #58	; 0x3a
   14518:	mvn	r1, #0
   1451c:	b	14470 <__assert_fail@plt+0x34dc>
   14520:	mov	r2, #58	; 0x3a
   14524:	b	14470 <__assert_fail@plt+0x34dc>
   14528:	push	{r4, r5, r6, r7, r8, lr}
   1452c:	sub	sp, sp, #104	; 0x68
   14530:	ldr	r5, [pc, #120]	; 145b0 <__assert_fail@plt+0x361c>
   14534:	mov	r6, r0
   14538:	mov	r0, sp
   1453c:	ldr	r3, [r5]
   14540:	mov	r7, r2
   14544:	str	r3, [sp, #100]	; 0x64
   14548:	bl	12544 <__assert_fail@plt+0x15b0>
   1454c:	mov	ip, sp
   14550:	add	lr, sp, #52	; 0x34
   14554:	ldm	ip!, {r0, r1, r2, r3}
   14558:	stmia	lr!, {r0, r1, r2, r3}
   1455c:	ldm	ip!, {r0, r1, r2, r3}
   14560:	ldr	r8, [sp, #64]	; 0x40
   14564:	stmia	lr!, {r0, r1, r2, r3}
   14568:	mvn	r4, r8
   1456c:	ldm	ip, {r0, r1, r2, r3}
   14570:	and	ip, r4, #67108864	; 0x4000000
   14574:	eor	ip, ip, r8
   14578:	str	ip, [sp, #64]	; 0x40
   1457c:	stm	lr, {r0, r1, r2, r3}
   14580:	add	r3, sp, #52	; 0x34
   14584:	mvn	r2, #0
   14588:	mov	r1, r7
   1458c:	mov	r0, r6
   14590:	bl	13ecc <__assert_fail@plt+0x2f38>
   14594:	ldr	r2, [sp, #100]	; 0x64
   14598:	ldr	r3, [r5]
   1459c:	cmp	r2, r3
   145a0:	bne	145ac <__assert_fail@plt+0x3618>
   145a4:	add	sp, sp, #104	; 0x68
   145a8:	pop	{r4, r5, r6, r7, r8, pc}
   145ac:	bl	10dd8 <__stack_chk_fail@plt>
   145b0:	andeq	r6, r2, r8, lsl #30
   145b4:	push	{r4, r5, r6, r7, r8, r9, lr}
   145b8:	mov	r6, r1
   145bc:	ldr	lr, [pc, #132]	; 14648 <__assert_fail@plt+0x36b4>
   145c0:	mov	r5, r2
   145c4:	mov	r8, r0
   145c8:	mov	r9, r3
   145cc:	ldm	lr!, {r0, r1, r2, r3}
   145d0:	sub	sp, sp, #60	; 0x3c
   145d4:	add	ip, sp, #4
   145d8:	ldr	r4, [pc, #108]	; 1464c <__assert_fail@plt+0x36b8>
   145dc:	stmia	ip!, {r0, r1, r2, r3}
   145e0:	mov	r7, #10
   145e4:	ldm	lr!, {r0, r1, r2, r3}
   145e8:	cmp	r5, #0
   145ec:	cmpne	r6, #0
   145f0:	str	r7, [sp, #4]
   145f4:	stmia	ip!, {r0, r1, r2, r3}
   145f8:	ldm	lr, {r0, r1, r2, r3}
   145fc:	ldr	lr, [r4]
   14600:	stm	ip, {r0, r1, r2, r3}
   14604:	str	lr, [sp, #52]	; 0x34
   14608:	beq	14644 <__assert_fail@plt+0x36b0>
   1460c:	add	r3, sp, #4
   14610:	ldr	r2, [sp, #88]	; 0x58
   14614:	mov	r1, r9
   14618:	mov	r0, r8
   1461c:	str	r6, [sp, #44]	; 0x2c
   14620:	str	r5, [sp, #48]	; 0x30
   14624:	bl	13ecc <__assert_fail@plt+0x2f38>
   14628:	ldr	r2, [sp, #52]	; 0x34
   1462c:	ldr	r3, [r4]
   14630:	cmp	r2, r3
   14634:	bne	14640 <__assert_fail@plt+0x36ac>
   14638:	add	sp, sp, #60	; 0x3c
   1463c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14640:	bl	10dd8 <__stack_chk_fail@plt>
   14644:	bl	10f88 <abort@plt>
   14648:	andeq	r7, r2, ip, ror #4
   1464c:	andeq	r6, r2, r8, lsl #30
   14650:	push	{lr}		; (str lr, [sp, #-4]!)
   14654:	sub	sp, sp, #12
   14658:	mvn	ip, #0
   1465c:	str	ip, [sp]
   14660:	bl	145b4 <__assert_fail@plt+0x3620>
   14664:	add	sp, sp, #12
   14668:	pop	{pc}		; (ldr pc, [sp], #4)
   1466c:	push	{lr}		; (str lr, [sp, #-4]!)
   14670:	sub	sp, sp, #12
   14674:	mvn	ip, #0
   14678:	mov	r3, r2
   1467c:	str	ip, [sp]
   14680:	mov	r2, r1
   14684:	mov	r1, r0
   14688:	mov	r0, #0
   1468c:	bl	145b4 <__assert_fail@plt+0x3620>
   14690:	add	sp, sp, #12
   14694:	pop	{pc}		; (ldr pc, [sp], #4)
   14698:	push	{lr}		; (str lr, [sp, #-4]!)
   1469c:	sub	sp, sp, #12
   146a0:	str	r3, [sp]
   146a4:	mov	r3, r2
   146a8:	mov	r2, r1
   146ac:	mov	r1, r0
   146b0:	mov	r0, #0
   146b4:	bl	145b4 <__assert_fail@plt+0x3620>
   146b8:	add	sp, sp, #12
   146bc:	pop	{pc}		; (ldr pc, [sp], #4)
   146c0:	ldr	r3, [pc]	; 146c8 <__assert_fail@plt+0x3734>
   146c4:	b	13ecc <__assert_fail@plt+0x2f38>
   146c8:	andeq	r7, r2, r4, lsl #2
   146cc:	mov	r2, r1
   146d0:	ldr	r3, [pc, #8]	; 146e0 <__assert_fail@plt+0x374c>
   146d4:	mov	r1, r0
   146d8:	mov	r0, #0
   146dc:	b	13ecc <__assert_fail@plt+0x2f38>
   146e0:	andeq	r7, r2, r4, lsl #2
   146e4:	ldr	r3, [pc, #4]	; 146f0 <__assert_fail@plt+0x375c>
   146e8:	mvn	r2, #0
   146ec:	b	13ecc <__assert_fail@plt+0x2f38>
   146f0:	andeq	r7, r2, r4, lsl #2
   146f4:	mov	r1, r0
   146f8:	ldr	r3, [pc, #8]	; 14708 <__assert_fail@plt+0x3774>
   146fc:	mvn	r2, #0
   14700:	mov	r0, #0
   14704:	b	13ecc <__assert_fail@plt+0x2f38>
   14708:	andeq	r7, r2, r4, lsl #2
   1470c:	push	{r4, r5, r6, lr}
   14710:	sub	sp, sp, #32
   14714:	cmp	r1, #0
   14718:	mov	r5, r0
   1471c:	ldr	r4, [sp, #48]	; 0x30
   14720:	ldr	r6, [sp, #52]	; 0x34
   14724:	beq	147b4 <__assert_fail@plt+0x3820>
   14728:	strd	r2, [sp]
   1472c:	mov	r3, r1
   14730:	ldr	r2, [pc, #828]	; 14a74 <__assert_fail@plt+0x3ae0>
   14734:	mov	r1, #1
   14738:	bl	10ef8 <__fprintf_chk@plt>
   1473c:	mov	r2, #5
   14740:	ldr	r1, [pc, #816]	; 14a78 <__assert_fail@plt+0x3ae4>
   14744:	mov	r0, #0
   14748:	bl	10dcc <dcgettext@plt>
   1474c:	ldr	r3, [pc, #808]	; 14a7c <__assert_fail@plt+0x3ae8>
   14750:	ldr	r2, [pc, #808]	; 14a80 <__assert_fail@plt+0x3aec>
   14754:	str	r3, [sp]
   14758:	mov	r1, #1
   1475c:	mov	r3, r0
   14760:	mov	r0, r5
   14764:	bl	10ef8 <__fprintf_chk@plt>
   14768:	ldr	r1, [pc, #788]	; 14a84 <__assert_fail@plt+0x3af0>
   1476c:	mov	r2, #5
   14770:	mov	r0, #0
   14774:	bl	10dcc <dcgettext@plt>
   14778:	mov	r1, r5
   1477c:	bl	10d30 <fputs_unlocked@plt>
   14780:	cmp	r6, #9
   14784:	ldrls	pc, [pc, r6, lsl #2]
   14788:	b	14a64 <__assert_fail@plt+0x3ad0>
   1478c:	andeq	r4, r1, r0, ror sl
   14790:	andeq	r4, r1, r8, lsr r8
   14794:	andeq	r4, r1, r4, ror #16
   14798:	muleq	r1, r8, r8
   1479c:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   147a0:	andeq	r4, r1, r4, lsl r9
   147a4:	andeq	r4, r1, ip, asr r9
   147a8:	andeq	r4, r1, ip, lsr #19
   147ac:	andeq	r4, r1, r4, lsl #20
   147b0:	andeq	r4, r1, ip, asr #15
   147b4:	str	r3, [sp]
   147b8:	mov	r1, #1
   147bc:	mov	r3, r2
   147c0:	ldr	r2, [pc, #704]	; 14a88 <__assert_fail@plt+0x3af4>
   147c4:	bl	10ef8 <__fprintf_chk@plt>
   147c8:	b	1473c <__assert_fail@plt+0x37a8>
   147cc:	ldr	r1, [pc, #696]	; 14a8c <__assert_fail@plt+0x3af8>
   147d0:	mov	r2, #5
   147d4:	mov	r0, #0
   147d8:	bl	10dcc <dcgettext@plt>
   147dc:	ldr	r2, [r4, #32]
   147e0:	ldr	r3, [r4, #28]
   147e4:	ldr	r1, [r4, #24]
   147e8:	str	r2, [sp, #28]
   147ec:	ldr	r2, [r4, #20]
   147f0:	str	r3, [sp, #24]
   147f4:	ldr	r3, [r4, #16]
   147f8:	str	r1, [sp, #20]
   147fc:	ldr	r1, [r4, #12]
   14800:	str	r2, [sp, #16]
   14804:	ldr	r2, [r4, #8]
   14808:	str	r3, [sp, #12]
   1480c:	ldr	r3, [r4, #4]
   14810:	str	r1, [sp, #8]
   14814:	str	r2, [sp, #4]
   14818:	str	r3, [sp]
   1481c:	mov	r1, #1
   14820:	ldr	r3, [r4]
   14824:	mov	r2, r0
   14828:	mov	r0, r5
   1482c:	bl	10ef8 <__fprintf_chk@plt>
   14830:	add	sp, sp, #32
   14834:	pop	{r4, r5, r6, pc}
   14838:	mov	r2, #5
   1483c:	ldr	r1, [pc, #588]	; 14a90 <__assert_fail@plt+0x3afc>
   14840:	mov	r0, #0
   14844:	bl	10dcc <dcgettext@plt>
   14848:	ldr	r3, [r4]
   1484c:	mov	r1, #1
   14850:	mov	r2, r0
   14854:	mov	r0, r5
   14858:	add	sp, sp, #32
   1485c:	pop	{r4, r5, r6, lr}
   14860:	b	10ef8 <__fprintf_chk@plt>
   14864:	mov	r2, #5
   14868:	ldr	r1, [pc, #548]	; 14a94 <__assert_fail@plt+0x3b00>
   1486c:	mov	r0, #0
   14870:	bl	10dcc <dcgettext@plt>
   14874:	ldr	r2, [r4, #4]
   14878:	ldr	r3, [r4]
   1487c:	mov	r1, #1
   14880:	str	r2, [sp, #48]	; 0x30
   14884:	mov	r2, r0
   14888:	mov	r0, r5
   1488c:	add	sp, sp, #32
   14890:	pop	{r4, r5, r6, lr}
   14894:	b	10ef8 <__fprintf_chk@plt>
   14898:	mov	r2, #5
   1489c:	ldr	r1, [pc, #500]	; 14a98 <__assert_fail@plt+0x3b04>
   148a0:	mov	r0, #0
   148a4:	bl	10dcc <dcgettext@plt>
   148a8:	ldr	r2, [r4, #8]
   148ac:	ldr	r3, [r4, #4]
   148b0:	mov	r1, #1
   148b4:	str	r2, [sp, #52]	; 0x34
   148b8:	str	r3, [sp, #48]	; 0x30
   148bc:	ldr	r3, [r4]
   148c0:	mov	r2, r0
   148c4:	mov	r0, r5
   148c8:	add	sp, sp, #32
   148cc:	pop	{r4, r5, r6, lr}
   148d0:	b	10ef8 <__fprintf_chk@plt>
   148d4:	mov	r2, #5
   148d8:	ldr	r1, [pc, #444]	; 14a9c <__assert_fail@plt+0x3b08>
   148dc:	mov	r0, #0
   148e0:	bl	10dcc <dcgettext@plt>
   148e4:	ldr	r1, [r4, #12]
   148e8:	ldr	r2, [r4, #8]
   148ec:	ldr	r3, [r4, #4]
   148f0:	str	r1, [sp, #8]
   148f4:	str	r2, [sp, #4]
   148f8:	str	r3, [sp]
   148fc:	mov	r1, #1
   14900:	ldr	r3, [r4]
   14904:	mov	r2, r0
   14908:	mov	r0, r5
   1490c:	bl	10ef8 <__fprintf_chk@plt>
   14910:	b	14830 <__assert_fail@plt+0x389c>
   14914:	mov	r2, #5
   14918:	ldr	r1, [pc, #384]	; 14aa0 <__assert_fail@plt+0x3b0c>
   1491c:	mov	r0, #0
   14920:	bl	10dcc <dcgettext@plt>
   14924:	ldr	r3, [r4, #16]
   14928:	ldr	r1, [r4, #12]
   1492c:	ldr	r2, [r4, #8]
   14930:	str	r3, [sp, #12]
   14934:	ldr	r3, [r4, #4]
   14938:	str	r1, [sp, #8]
   1493c:	str	r2, [sp, #4]
   14940:	str	r3, [sp]
   14944:	mov	r1, #1
   14948:	ldr	r3, [r4]
   1494c:	mov	r2, r0
   14950:	mov	r0, r5
   14954:	bl	10ef8 <__fprintf_chk@plt>
   14958:	b	14830 <__assert_fail@plt+0x389c>
   1495c:	mov	r2, #5
   14960:	ldr	r1, [pc, #316]	; 14aa4 <__assert_fail@plt+0x3b10>
   14964:	mov	r0, #0
   14968:	bl	10dcc <dcgettext@plt>
   1496c:	ldr	r2, [r4, #20]
   14970:	ldr	r3, [r4, #16]
   14974:	ldr	r1, [r4, #12]
   14978:	str	r2, [sp, #16]
   1497c:	ldr	r2, [r4, #8]
   14980:	str	r3, [sp, #12]
   14984:	ldr	r3, [r4, #4]
   14988:	str	r1, [sp, #8]
   1498c:	str	r2, [sp, #4]
   14990:	str	r3, [sp]
   14994:	mov	r1, #1
   14998:	ldr	r3, [r4]
   1499c:	mov	r2, r0
   149a0:	mov	r0, r5
   149a4:	bl	10ef8 <__fprintf_chk@plt>
   149a8:	b	14830 <__assert_fail@plt+0x389c>
   149ac:	mov	r2, #5
   149b0:	ldr	r1, [pc, #240]	; 14aa8 <__assert_fail@plt+0x3b14>
   149b4:	mov	r0, #0
   149b8:	bl	10dcc <dcgettext@plt>
   149bc:	ldr	r1, [r4, #24]
   149c0:	ldr	r2, [r4, #20]
   149c4:	ldr	r3, [r4, #16]
   149c8:	str	r1, [sp, #20]
   149cc:	ldr	r1, [r4, #12]
   149d0:	str	r2, [sp, #16]
   149d4:	ldr	r2, [r4, #8]
   149d8:	str	r3, [sp, #12]
   149dc:	ldr	r3, [r4, #4]
   149e0:	str	r1, [sp, #8]
   149e4:	str	r2, [sp, #4]
   149e8:	str	r3, [sp]
   149ec:	mov	r1, #1
   149f0:	ldr	r3, [r4]
   149f4:	mov	r2, r0
   149f8:	mov	r0, r5
   149fc:	bl	10ef8 <__fprintf_chk@plt>
   14a00:	b	14830 <__assert_fail@plt+0x389c>
   14a04:	mov	r2, #5
   14a08:	ldr	r1, [pc, #156]	; 14aac <__assert_fail@plt+0x3b18>
   14a0c:	mov	r0, #0
   14a10:	bl	10dcc <dcgettext@plt>
   14a14:	ldr	r3, [r4, #28]
   14a18:	ldr	r1, [r4, #24]
   14a1c:	ldr	r2, [r4, #20]
   14a20:	str	r3, [sp, #24]
   14a24:	ldr	r3, [r4, #16]
   14a28:	str	r1, [sp, #20]
   14a2c:	ldr	r1, [r4, #12]
   14a30:	str	r2, [sp, #16]
   14a34:	ldr	r2, [r4, #8]
   14a38:	str	r3, [sp, #12]
   14a3c:	ldr	r3, [r4, #4]
   14a40:	str	r1, [sp, #8]
   14a44:	str	r2, [sp, #4]
   14a48:	str	r3, [sp]
   14a4c:	mov	r1, #1
   14a50:	ldr	r3, [r4]
   14a54:	mov	r2, r0
   14a58:	mov	r0, r5
   14a5c:	bl	10ef8 <__fprintf_chk@plt>
   14a60:	b	14830 <__assert_fail@plt+0x389c>
   14a64:	mov	r2, #5
   14a68:	ldr	r1, [pc, #64]	; 14ab0 <__assert_fail@plt+0x3b1c>
   14a6c:	b	147d4 <__assert_fail@plt+0x3840>
   14a70:	bl	10f88 <abort@plt>
   14a74:	andeq	r6, r1, ip, lsl #17
   14a78:	andeq	r6, r1, r0, lsr #17
   14a7c:	andeq	r0, r0, r2, ror #15
   14a80:	andeq	r6, r1, r4, ror fp
   14a84:	andeq	r6, r1, r4, lsr #17
   14a88:	muleq	r1, r8, r8
   14a8c:	andeq	r6, r1, ip, ror sl
   14a90:	andeq	r6, r1, r0, ror r9
   14a94:	andeq	r6, r1, r0, lsl #19
   14a98:	muleq	r1, r8, r9
   14a9c:			; <UNDEFINED> instruction: 0x000169b4
   14aa0:	ldrdeq	r6, [r1], -r4
   14aa4:	strdeq	r6, [r1], -r8
   14aa8:	andeq	r6, r1, r0, lsr #20
   14aac:	andeq	r6, r1, ip, asr #20
   14ab0:			; <UNDEFINED> instruction: 0x00016ab0
   14ab4:	push	{r4, r5, lr}
   14ab8:	sub	sp, sp, #12
   14abc:	ldr	r5, [sp, #24]
   14ac0:	ldr	ip, [r5]
   14ac4:	cmp	ip, #0
   14ac8:	beq	14ae4 <__assert_fail@plt+0x3b50>
   14acc:	mov	lr, r5
   14ad0:	mov	ip, #0
   14ad4:	ldr	r4, [lr, #4]!
   14ad8:	add	ip, ip, #1
   14adc:	cmp	r4, #0
   14ae0:	bne	14ad4 <__assert_fail@plt+0x3b40>
   14ae4:	stm	sp, {r5, ip}
   14ae8:	bl	1470c <__assert_fail@plt+0x3778>
   14aec:	add	sp, sp, #12
   14af0:	pop	{r4, r5, pc}
   14af4:	push	{r4, r5, r6, lr}
   14af8:	sub	sp, sp, #56	; 0x38
   14afc:	ldr	r6, [pc, #88]	; 14b5c <__assert_fail@plt+0x3bc8>
   14b00:	ldr	r5, [sp, #72]	; 0x48
   14b04:	add	r4, sp, #8
   14b08:	ldr	ip, [r6]
   14b0c:	str	ip, [sp, #52]	; 0x34
   14b10:	mov	ip, #0
   14b14:	ldr	lr, [r5], #4
   14b18:	cmp	lr, #0
   14b1c:	str	lr, [r4, #4]!
   14b20:	beq	14b30 <__assert_fail@plt+0x3b9c>
   14b24:	add	ip, ip, #1
   14b28:	cmp	ip, #10
   14b2c:	bne	14b14 <__assert_fail@plt+0x3b80>
   14b30:	add	lr, sp, #12
   14b34:	str	ip, [sp, #4]
   14b38:	str	lr, [sp]
   14b3c:	bl	1470c <__assert_fail@plt+0x3778>
   14b40:	ldr	r2, [sp, #52]	; 0x34
   14b44:	ldr	r3, [r6]
   14b48:	cmp	r2, r3
   14b4c:	bne	14b58 <__assert_fail@plt+0x3bc4>
   14b50:	add	sp, sp, #56	; 0x38
   14b54:	pop	{r4, r5, r6, pc}
   14b58:	bl	10dd8 <__stack_chk_fail@plt>
   14b5c:	andeq	r6, r2, r8, lsl #30
   14b60:	push	{r3}		; (str r3, [sp, #-4]!)
   14b64:	mov	ip, #0
   14b68:	push	{r4, r5, r6, lr}
   14b6c:	sub	sp, sp, #60	; 0x3c
   14b70:	ldr	r6, [pc, #100]	; 14bdc <__assert_fail@plt+0x3c48>
   14b74:	add	r5, sp, #8
   14b78:	add	r4, sp, #80	; 0x50
   14b7c:	ldr	r3, [r6]
   14b80:	str	r4, [sp, #8]
   14b84:	str	r3, [sp, #52]	; 0x34
   14b88:	ldr	r3, [sp, #76]	; 0x4c
   14b8c:	ldr	lr, [r4], #4
   14b90:	cmp	lr, #0
   14b94:	str	lr, [r5, #4]!
   14b98:	beq	14ba8 <__assert_fail@plt+0x3c14>
   14b9c:	add	ip, ip, #1
   14ba0:	cmp	ip, #10
   14ba4:	bne	14b8c <__assert_fail@plt+0x3bf8>
   14ba8:	add	lr, sp, #12
   14bac:	str	ip, [sp, #4]
   14bb0:	str	lr, [sp]
   14bb4:	bl	1470c <__assert_fail@plt+0x3778>
   14bb8:	ldr	r2, [sp, #52]	; 0x34
   14bbc:	ldr	r3, [r6]
   14bc0:	cmp	r2, r3
   14bc4:	bne	14bd8 <__assert_fail@plt+0x3c44>
   14bc8:	add	sp, sp, #60	; 0x3c
   14bcc:	pop	{r4, r5, r6, lr}
   14bd0:	add	sp, sp, #4
   14bd4:	bx	lr
   14bd8:	bl	10dd8 <__stack_chk_fail@plt>
   14bdc:	andeq	r6, r2, r8, lsl #30
   14be0:	push	{r4, lr}
   14be4:	mov	r2, #5
   14be8:	ldr	r1, [pc, #88]	; 14c48 <__assert_fail@plt+0x3cb4>
   14bec:	mov	r0, #0
   14bf0:	bl	10dcc <dcgettext@plt>
   14bf4:	ldr	r2, [pc, #80]	; 14c4c <__assert_fail@plt+0x3cb8>
   14bf8:	mov	r1, r0
   14bfc:	mov	r0, #1
   14c00:	bl	10ee0 <__printf_chk@plt>
   14c04:	mov	r2, #5
   14c08:	ldr	r1, [pc, #64]	; 14c50 <__assert_fail@plt+0x3cbc>
   14c0c:	mov	r0, #0
   14c10:	bl	10dcc <dcgettext@plt>
   14c14:	ldr	r3, [pc, #56]	; 14c54 <__assert_fail@plt+0x3cc0>
   14c18:	ldr	r2, [pc, #56]	; 14c58 <__assert_fail@plt+0x3cc4>
   14c1c:	mov	r1, r0
   14c20:	mov	r0, #1
   14c24:	bl	10ee0 <__printf_chk@plt>
   14c28:	ldr	r1, [pc, #44]	; 14c5c <__assert_fail@plt+0x3cc8>
   14c2c:	mov	r2, #5
   14c30:	mov	r0, #0
   14c34:	bl	10dcc <dcgettext@plt>
   14c38:	ldr	r3, [pc, #32]	; 14c60 <__assert_fail@plt+0x3ccc>
   14c3c:	pop	{r4, lr}
   14c40:	ldr	r1, [r3]
   14c44:	b	10d30 <fputs_unlocked@plt>
   14c48:	andeq	r6, r1, ip, ror #21
   14c4c:	andeq	r6, r1, r4, lsl #22
   14c50:	andeq	r6, r1, ip, lsl fp
   14c54:	andeq	r6, r1, ip, asr r4
   14c58:	andeq	r6, r1, r4, lsl #9
   14c5c:	andeq	r6, r1, r0, lsr fp
   14c60:	andeq	r7, r2, r4, asr r1
   14c64:	push	{r4, lr}
   14c68:	mov	r4, r0
   14c6c:	bl	10e50 <malloc@plt>
   14c70:	adds	r4, r4, #0
   14c74:	movne	r4, #1
   14c78:	cmp	r0, #0
   14c7c:	movne	r4, #0
   14c80:	cmp	r4, #0
   14c84:	popeq	{r4, pc}
   14c88:	bl	14eac <__assert_fail@plt+0x3f18>
   14c8c:	push	{r4, r5, r6, lr}
   14c90:	umull	r4, r5, r0, r1
   14c94:	adds	r3, r5, #0
   14c98:	movne	r3, #1
   14c9c:	cmp	r4, #0
   14ca0:	blt	14cb8 <__assert_fail@plt+0x3d24>
   14ca4:	cmp	r3, #0
   14ca8:	bne	14cb8 <__assert_fail@plt+0x3d24>
   14cac:	mul	r0, r1, r0
   14cb0:	pop	{r4, r5, r6, lr}
   14cb4:	b	14c64 <__assert_fail@plt+0x3cd0>
   14cb8:	bl	14eac <__assert_fail@plt+0x3f18>
   14cbc:	b	14c64 <__assert_fail@plt+0x3cd0>
   14cc0:	adds	r3, r0, #0
   14cc4:	movne	r3, #1
   14cc8:	cmp	r1, #0
   14ccc:	movne	r3, #0
   14cd0:	cmp	r3, #0
   14cd4:	push	{r4, lr}
   14cd8:	bne	14d00 <__assert_fail@plt+0x3d6c>
   14cdc:	mov	r4, r1
   14ce0:	bl	10de4 <realloc@plt>
   14ce4:	adds	r4, r4, #0
   14ce8:	movne	r4, #1
   14cec:	cmp	r0, #0
   14cf0:	movne	r4, #0
   14cf4:	cmp	r4, #0
   14cf8:	popeq	{r4, pc}
   14cfc:	bl	14eac <__assert_fail@plt+0x3f18>
   14d00:	bl	10d78 <free@plt>
   14d04:	mov	r0, #0
   14d08:	pop	{r4, pc}
   14d0c:	push	{r4, r5, r6, lr}
   14d10:	umull	r4, r5, r1, r2
   14d14:	adds	r3, r5, #0
   14d18:	movne	r3, #1
   14d1c:	cmp	r4, #0
   14d20:	blt	14d38 <__assert_fail@plt+0x3da4>
   14d24:	cmp	r3, #0
   14d28:	bne	14d38 <__assert_fail@plt+0x3da4>
   14d2c:	mul	r1, r2, r1
   14d30:	pop	{r4, r5, r6, lr}
   14d34:	b	14cc0 <__assert_fail@plt+0x3d2c>
   14d38:	bl	14eac <__assert_fail@plt+0x3f18>
   14d3c:	push	{r4, r5, r6, r7, r8, lr}
   14d40:	subs	r7, r0, #0
   14d44:	mov	r6, r1
   14d48:	mov	r5, r2
   14d4c:	ldr	r4, [r1]
   14d50:	beq	14d84 <__assert_fail@plt+0x3df0>
   14d54:	mov	r1, r2
   14d58:	ldr	r0, [pc, #104]	; 14dc8 <__assert_fail@plt+0x3e34>
   14d5c:	bl	15d60 <__assert_fail@plt+0x4dcc>
   14d60:	cmp	r0, r4
   14d64:	bls	14da8 <__assert_fail@plt+0x3e14>
   14d68:	add	r3, r4, #1
   14d6c:	add	r4, r3, r4, lsr #1
   14d70:	str	r4, [r6]
   14d74:	mul	r1, r5, r4
   14d78:	mov	r0, r7
   14d7c:	pop	{r4, r5, r6, r7, r8, lr}
   14d80:	b	14cc0 <__assert_fail@plt+0x3d2c>
   14d84:	cmp	r4, #0
   14d88:	beq	14dac <__assert_fail@plt+0x3e18>
   14d8c:	umull	r0, r1, r4, r5
   14d90:	adds	r3, r1, #0
   14d94:	movne	r3, #1
   14d98:	cmp	r0, #0
   14d9c:	blt	14da8 <__assert_fail@plt+0x3e14>
   14da0:	cmp	r3, #0
   14da4:	beq	14d70 <__assert_fail@plt+0x3ddc>
   14da8:	bl	14eac <__assert_fail@plt+0x3f18>
   14dac:	mov	r1, r2
   14db0:	mov	r0, #64	; 0x40
   14db4:	bl	15d60 <__assert_fail@plt+0x4dcc>
   14db8:	cmp	r5, #64	; 0x40
   14dbc:	movls	r4, r0
   14dc0:	addhi	r4, r0, #1
   14dc4:	b	14d8c <__assert_fail@plt+0x3df8>
   14dc8:	ldrbpl	r5, [r5, #-1364]	; 0xfffffaac
   14dcc:	cmp	r0, #0
   14dd0:	ldr	r3, [r1]
   14dd4:	beq	14df8 <__assert_fail@plt+0x3e64>
   14dd8:	ldr	r2, [pc, #60]	; 14e1c <__assert_fail@plt+0x3e88>
   14ddc:	cmp	r3, r2
   14de0:	bhi	14e14 <__assert_fail@plt+0x3e80>
   14de4:	add	r2, r3, #1
   14de8:	add	r3, r2, r3, lsr #1
   14dec:	str	r3, [r1]
   14df0:	mov	r1, r3
   14df4:	b	14cc0 <__assert_fail@plt+0x3d2c>
   14df8:	cmp	r3, #0
   14dfc:	bne	14e10 <__assert_fail@plt+0x3e7c>
   14e00:	mov	r3, #64	; 0x40
   14e04:	str	r3, [r1]
   14e08:	mov	r1, r3
   14e0c:	b	14cc0 <__assert_fail@plt+0x3d2c>
   14e10:	bge	14dec <__assert_fail@plt+0x3e58>
   14e14:	push	{r4, lr}
   14e18:	bl	14eac <__assert_fail@plt+0x3f18>
   14e1c:	ldrbpl	r5, [r5, #-1363]	; 0xfffffaad
   14e20:	push	{r4, lr}
   14e24:	mov	r4, r0
   14e28:	bl	14c64 <__assert_fail@plt+0x3cd0>
   14e2c:	mov	r2, r4
   14e30:	mov	r1, #0
   14e34:	pop	{r4, lr}
   14e38:	b	10ed4 <memset@plt>
   14e3c:	push	{r4, r5, r6, lr}
   14e40:	umull	r4, r5, r0, r1
   14e44:	adds	r3, r5, #0
   14e48:	movne	r3, #1
   14e4c:	cmp	r4, #0
   14e50:	blt	14e68 <__assert_fail@plt+0x3ed4>
   14e54:	cmp	r3, #0
   14e58:	bne	14e68 <__assert_fail@plt+0x3ed4>
   14e5c:	bl	10d24 <calloc@plt>
   14e60:	cmp	r0, #0
   14e64:	popne	{r4, r5, r6, pc}
   14e68:	bl	14eac <__assert_fail@plt+0x3f18>
   14e6c:	push	{r4, r5, r6, lr}
   14e70:	mov	r4, r1
   14e74:	mov	r5, r0
   14e78:	mov	r0, r1
   14e7c:	bl	14c64 <__assert_fail@plt+0x3cd0>
   14e80:	mov	r2, r4
   14e84:	mov	r1, r5
   14e88:	pop	{r4, r5, r6, lr}
   14e8c:	b	10d90 <memcpy@plt>
   14e90:	push	{r4, lr}
   14e94:	mov	r4, r0
   14e98:	bl	10ea4 <strlen@plt>
   14e9c:	add	r1, r0, #1
   14ea0:	mov	r0, r4
   14ea4:	pop	{r4, lr}
   14ea8:	b	14e6c <__assert_fail@plt+0x3ed8>
   14eac:	ldr	r3, [pc, #44]	; 14ee0 <__assert_fail@plt+0x3f4c>
   14eb0:	push	{r4, lr}
   14eb4:	mov	r2, #5
   14eb8:	ldr	r1, [pc, #36]	; 14ee4 <__assert_fail@plt+0x3f50>
   14ebc:	mov	r0, #0
   14ec0:	ldr	r4, [r3]
   14ec4:	bl	10dcc <dcgettext@plt>
   14ec8:	ldr	r2, [pc, #24]	; 14ee8 <__assert_fail@plt+0x3f54>
   14ecc:	mov	r1, #0
   14ed0:	mov	r3, r0
   14ed4:	mov	r0, r4
   14ed8:	bl	10e44 <error@plt>
   14edc:	bl	10f88 <abort@plt>
   14ee0:	strdeq	r7, [r2], -r0
   14ee4:	andeq	r6, r1, r4, lsr #23
   14ee8:	andeq	r6, r1, r0, ror r7
   14eec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14ef0:	sub	sp, sp, #36	; 0x24
   14ef4:	ldr	r6, [pc, #312]	; 15034 <__assert_fail@plt+0x40a0>
   14ef8:	ldr	lr, [sp, #80]	; 0x50
   14efc:	mov	r8, r2
   14f00:	ldr	ip, [r6]
   14f04:	mov	r2, r1
   14f08:	mov	r9, r3
   14f0c:	str	lr, [sp]
   14f10:	add	r3, sp, #16
   14f14:	mov	r1, #0
   14f18:	str	ip, [sp, #28]
   14f1c:	mov	r7, r0
   14f20:	ldr	sl, [sp, #84]	; 0x54
   14f24:	ldr	r5, [sp, #88]	; 0x58
   14f28:	bl	15044 <__assert_fail@plt+0x40b0>
   14f2c:	subs	fp, r0, #0
   14f30:	bne	14ff0 <__assert_fail@plt+0x405c>
   14f34:	ldrd	r2, [sp, #16]
   14f38:	cmp	r3, r9
   14f3c:	cmpeq	r2, r8
   14f40:	ldrd	r8, [sp, #72]	; 0x48
   14f44:	movcc	r1, #1
   14f48:	movcs	r1, #0
   14f4c:	cmp	r3, r9
   14f50:	cmpeq	r2, r8
   14f54:	orrhi	r1, r1, #1
   14f58:	cmp	r1, #0
   14f5c:	beq	14fb4 <__assert_fail@plt+0x4020>
   14f60:	strd	r2, [sp, #8]
   14f64:	bl	10ebc <__errno_location@plt>
   14f68:	ldrd	r2, [sp, #8]
   14f6c:	mov	r9, #0
   14f70:	mvn	r8, #-1073741824	; 0xc0000000
   14f74:	cmp	r3, r9
   14f78:	cmpeq	r2, r8
   14f7c:	bls	1501c <__assert_fail@plt+0x4088>
   14f80:	mov	r4, #75	; 0x4b
   14f84:	cmp	r5, #0
   14f88:	str	r4, [r0]
   14f8c:	beq	14fe8 <__assert_fail@plt+0x4054>
   14f90:	mov	r0, r7
   14f94:	bl	146f4 <__assert_fail@plt+0x3760>
   14f98:	mov	r3, sl
   14f9c:	ldr	r2, [pc, #148]	; 15038 <__assert_fail@plt+0x40a4>
   14fa0:	mov	r1, r4
   14fa4:	str	r0, [sp]
   14fa8:	mov	r0, r5
   14fac:	bl	10e44 <error@plt>
   14fb0:	ldrd	r2, [sp, #16]
   14fb4:	ldr	lr, [sp, #28]
   14fb8:	ldr	ip, [r6]
   14fbc:	mov	r0, r2
   14fc0:	cmp	lr, ip
   14fc4:	mov	r1, r3
   14fc8:	bne	15030 <__assert_fail@plt+0x409c>
   14fcc:	add	sp, sp, #36	; 0x24
   14fd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14fd4:	mov	r4, #0
   14fd8:	cmp	r5, #0
   14fdc:	str	r4, [r0]
   14fe0:	bne	14f90 <__assert_fail@plt+0x3ffc>
   14fe4:	mov	r4, r5
   14fe8:	mov	r5, #1
   14fec:	b	14f90 <__assert_fail@plt+0x3ffc>
   14ff0:	bl	10ebc <__errno_location@plt>
   14ff4:	cmp	fp, #1
   14ff8:	beq	14f80 <__assert_fail@plt+0x3fec>
   14ffc:	cmp	fp, #3
   15000:	beq	14fd4 <__assert_fail@plt+0x4040>
   15004:	ldr	r4, [r0]
   15008:	cmp	r5, #0
   1500c:	moveq	r5, #1
   15010:	cmp	r4, #22
   15014:	moveq	r4, #0
   15018:	b	14f90 <__assert_fail@plt+0x3ffc>
   1501c:	mov	r4, #34	; 0x22
   15020:	cmp	r5, #0
   15024:	str	r4, [r0]
   15028:	bne	14f90 <__assert_fail@plt+0x3ffc>
   1502c:	b	14fe8 <__assert_fail@plt+0x4054>
   15030:	bl	10dd8 <__stack_chk_fail@plt>
   15034:	andeq	r6, r2, r8, lsl #30
   15038:	andeq	r6, r1, ip, ror #14
   1503c:	mov	r1, #10
   15040:	b	14eec <__assert_fail@plt+0x3f58>
   15044:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15048:	sub	sp, sp, #36	; 0x24
   1504c:	ldr	r5, [pc, #2536]	; 15a3c <__assert_fail@plt+0x4aa8>
   15050:	mov	r9, r2
   15054:	cmp	r2, #36	; 0x24
   15058:	str	r3, [sp, #12]
   1505c:	ldr	r2, [r5]
   15060:	ldr	r3, [sp, #72]	; 0x48
   15064:	str	r2, [sp, #28]
   15068:	str	r3, [sp]
   1506c:	bhi	15a28 <__assert_fail@plt+0x4a94>
   15070:	cmp	r1, #0
   15074:	mov	r4, r1
   15078:	mov	r6, r0
   1507c:	addeq	r4, sp, #24
   15080:	bl	10ebc <__errno_location@plt>
   15084:	mov	r3, #0
   15088:	str	r3, [r0]
   1508c:	mov	r7, r0
   15090:	bl	10e8c <__ctype_b_loc@plt>
   15094:	ldrb	r3, [r6]
   15098:	mov	r1, r6
   1509c:	ldr	r0, [r0]
   150a0:	b	150a8 <__assert_fail@plt+0x4114>
   150a4:	ldrb	r3, [r1, #1]!
   150a8:	lsl	r2, r3, #1
   150ac:	ldrh	r8, [r0, r2]
   150b0:	ands	r8, r8, #8192	; 0x2000
   150b4:	bne	150a4 <__assert_fail@plt+0x4110>
   150b8:	cmp	r3, #45	; 0x2d
   150bc:	beq	15158 <__assert_fail@plt+0x41c4>
   150c0:	mov	r2, r9
   150c4:	mov	r3, r8
   150c8:	mov	r1, r4
   150cc:	mov	r0, r6
   150d0:	bl	10d9c <__strtoull_internal@plt>
   150d4:	ldr	r9, [r4]
   150d8:	cmp	r9, r6
   150dc:	mov	sl, r0
   150e0:	mov	fp, r1
   150e4:	beq	15140 <__assert_fail@plt+0x41ac>
   150e8:	ldr	r8, [r7]
   150ec:	cmp	r8, #0
   150f0:	bne	15130 <__assert_fail@plt+0x419c>
   150f4:	ldr	r3, [sp]
   150f8:	cmp	r3, #0
   150fc:	beq	1510c <__assert_fail@plt+0x4178>
   15100:	ldrb	r6, [r9]
   15104:	cmp	r6, #0
   15108:	bne	154e0 <__assert_fail@plt+0x454c>
   1510c:	ldr	r3, [sp, #12]
   15110:	strd	sl, [r3]
   15114:	ldr	r2, [sp, #28]
   15118:	ldr	r3, [r5]
   1511c:	mov	r0, r8
   15120:	cmp	r2, r3
   15124:	bne	15a24 <__assert_fail@plt+0x4a90>
   15128:	add	sp, sp, #36	; 0x24
   1512c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15130:	cmp	r8, #34	; 0x22
   15134:	bne	15158 <__assert_fail@plt+0x41c4>
   15138:	mov	r8, #1
   1513c:	b	150f4 <__assert_fail@plt+0x4160>
   15140:	ldr	r0, [sp]
   15144:	cmp	r0, #0
   15148:	beq	15158 <__assert_fail@plt+0x41c4>
   1514c:	ldrb	r6, [r6]
   15150:	cmp	r6, #0
   15154:	bne	15160 <__assert_fail@plt+0x41cc>
   15158:	mov	r8, #4
   1515c:	b	15114 <__assert_fail@plt+0x4180>
   15160:	mov	r1, r6
   15164:	bl	10eb0 <strchr@plt>
   15168:	cmp	r0, #0
   1516c:	movne	sl, #1
   15170:	movne	fp, #0
   15174:	beq	15158 <__assert_fail@plt+0x41c4>
   15178:	sub	r7, r6, #69	; 0x45
   1517c:	cmp	r7, #47	; 0x2f
   15180:	ldrls	pc, [pc, r7, lsl #2]
   15184:	b	15344 <__assert_fail@plt+0x43b0>
   15188:	andeq	r5, r1, r8, asr #4
   1518c:	andeq	r5, r1, r4, asr #6
   15190:	andeq	r5, r1, r8, asr #4
   15194:	andeq	r5, r1, r4, asr #6
   15198:	andeq	r5, r1, r4, asr #6
   1519c:	andeq	r5, r1, r4, asr #6
   151a0:	andeq	r5, r1, r8, asr #4
   151a4:	andeq	r5, r1, r4, asr #6
   151a8:	andeq	r5, r1, r8, asr #4
   151ac:	andeq	r5, r1, r4, asr #6
   151b0:	andeq	r5, r1, r4, asr #6
   151b4:	andeq	r5, r1, r8, asr #4
   151b8:	andeq	r5, r1, r4, asr #6
   151bc:	andeq	r5, r1, r4, asr #6
   151c0:	andeq	r5, r1, r4, asr #6
   151c4:	andeq	r5, r1, r8, asr #4
   151c8:	andeq	r5, r1, r4, asr #6
   151cc:	andeq	r5, r1, r4, asr #6
   151d0:	andeq	r5, r1, r4, asr #6
   151d4:	andeq	r5, r1, r4, asr #6
   151d8:	andeq	r5, r1, r8, asr #4
   151dc:	andeq	r5, r1, r8, asr #4
   151e0:	andeq	r5, r1, r4, asr #6
   151e4:	andeq	r5, r1, r4, asr #6
   151e8:	andeq	r5, r1, r4, asr #6
   151ec:	andeq	r5, r1, r4, asr #6
   151f0:	andeq	r5, r1, r4, asr #6
   151f4:	andeq	r5, r1, r4, asr #6
   151f8:	andeq	r5, r1, r4, asr #6
   151fc:	andeq	r5, r1, r4, asr #6
   15200:	andeq	r5, r1, r4, asr #6
   15204:	andeq	r5, r1, r4, asr #6
   15208:	andeq	r5, r1, r4, asr #6
   1520c:	andeq	r5, r1, r4, asr #6
   15210:	andeq	r5, r1, r8, asr #4
   15214:	andeq	r5, r1, r4, asr #6
   15218:	andeq	r5, r1, r4, asr #6
   1521c:	andeq	r5, r1, r4, asr #6
   15220:	andeq	r5, r1, r8, asr #4
   15224:	andeq	r5, r1, r4, asr #6
   15228:	andeq	r5, r1, r8, asr #4
   1522c:	andeq	r5, r1, r4, asr #6
   15230:	andeq	r5, r1, r4, asr #6
   15234:	andeq	r5, r1, r4, asr #6
   15238:	andeq	r5, r1, r4, asr #6
   1523c:	andeq	r5, r1, r4, asr #6
   15240:	andeq	r5, r1, r4, asr #6
   15244:	andeq	r5, r1, r8, asr #4
   15248:	ldr	r0, [sp]
   1524c:	mov	r1, #48	; 0x30
   15250:	bl	10eb0 <strchr@plt>
   15254:	cmp	r0, #0
   15258:	beq	15344 <__assert_fail@plt+0x43b0>
   1525c:	ldrb	r3, [r9, #1]
   15260:	cmp	r3, #68	; 0x44
   15264:	beq	15924 <__assert_fail@plt+0x4990>
   15268:	cmp	r3, #105	; 0x69
   1526c:	beq	15504 <__assert_fail@plt+0x4570>
   15270:	cmp	r3, #66	; 0x42
   15274:	beq	15924 <__assert_fail@plt+0x4990>
   15278:	cmp	r7, #47	; 0x2f
   1527c:	ldrls	pc, [pc, r7, lsl #2]
   15280:	b	154f4 <__assert_fail@plt+0x4560>
   15284:	andeq	r5, r1, r8, lsl #18
   15288:	strdeq	r5, [r1], -r4
   1528c:	strdeq	r5, [r1], -r8
   15290:	strdeq	r5, [r1], -r4
   15294:	strdeq	r5, [r1], -r4
   15298:	strdeq	r5, [r1], -r4
   1529c:	andeq	r5, r1, r8, ror #17
   152a0:	strdeq	r5, [r1], -r4
   152a4:	ldrdeq	r5, [r1], -r8
   152a8:	strdeq	r5, [r1], -r4
   152ac:	strdeq	r5, [r1], -r4
   152b0:	andeq	r5, r1, r8, asr #17
   152b4:	strdeq	r5, [r1], -r4
   152b8:	strdeq	r5, [r1], -r4
   152bc:	strdeq	r5, [r1], -r4
   152c0:			; <UNDEFINED> instruction: 0x000158b8
   152c4:	strdeq	r5, [r1], -r4
   152c8:	strdeq	r5, [r1], -r4
   152cc:	strdeq	r5, [r1], -r4
   152d0:	strdeq	r5, [r1], -r4
   152d4:	andeq	r5, r1, r8, lsr #17
   152d8:	muleq	r1, r8, r8
   152dc:	strdeq	r5, [r1], -r4
   152e0:	strdeq	r5, [r1], -r4
   152e4:	strdeq	r5, [r1], -r4
   152e8:	strdeq	r5, [r1], -r4
   152ec:	strdeq	r5, [r1], -r4
   152f0:	strdeq	r5, [r1], -r4
   152f4:	strdeq	r5, [r1], -r4
   152f8:	andeq	r5, r1, r0, asr #10
   152fc:	muleq	r1, r0, r8
   15300:	strdeq	r5, [r1], -r4
   15304:	strdeq	r5, [r1], -r4
   15308:	strdeq	r5, [r1], -r4
   1530c:	strdeq	r5, [r1], -r8
   15310:	strdeq	r5, [r1], -r4
   15314:	strdeq	r5, [r1], -r4
   15318:	strdeq	r5, [r1], -r4
   1531c:	andeq	r5, r1, r8, ror #17
   15320:	strdeq	r5, [r1], -r4
   15324:	ldrdeq	r5, [r1], -r8
   15328:	strdeq	r5, [r1], -r4
   1532c:	strdeq	r5, [r1], -r4
   15330:	strdeq	r5, [r1], -r4
   15334:	strdeq	r5, [r1], -r4
   15338:	strdeq	r5, [r1], -r4
   1533c:	strdeq	r5, [r1], -r4
   15340:			; <UNDEFINED> instruction: 0x000158b8
   15344:	mov	lr, #1
   15348:	mov	r0, #1024	; 0x400
   1534c:	sub	r6, r6, #66	; 0x42
   15350:	cmp	r6, #53	; 0x35
   15354:	ldrls	pc, [pc, r6, lsl #2]
   15358:	b	154f4 <__assert_fail@plt+0x4560>
   1535c:	andeq	r5, r1, r8, ror #10
   15360:	strdeq	r5, [r1], -r4
   15364:	strdeq	r5, [r1], -r4
   15368:	andeq	r5, r1, ip, lsl #11
   1536c:	strdeq	r5, [r1], -r4
   15370:	andeq	r5, r1, r4, lsr r4
   15374:	strdeq	r5, [r1], -r4
   15378:	strdeq	r5, [r1], -r4
   1537c:	strdeq	r5, [r1], -r4
   15380:	andeq	r5, r1, r4, lsl #13
   15384:	strdeq	r5, [r1], -r4
   15388:	andeq	r5, r1, r8, lsr #16
   1538c:	strdeq	r5, [r1], -r4
   15390:	strdeq	r5, [r1], -r4
   15394:	andeq	r5, r1, ip, lsr #15
   15398:	strdeq	r5, [r1], -r4
   1539c:	strdeq	r5, [r1], -r4
   153a0:	strdeq	r5, [r1], -r4
   153a4:	andeq	r5, r1, r0, lsr r7
   153a8:	strdeq	r5, [r1], -r4
   153ac:	strdeq	r5, [r1], -r4
   153b0:	strdeq	r5, [r1], -r4
   153b4:	strdeq	r5, [r1], -r4
   153b8:			; <UNDEFINED> instruction: 0x000156b4
   153bc:	andeq	r5, r1, r8, lsl #12
   153c0:	strdeq	r5, [r1], -r4
   153c4:	strdeq	r5, [r1], -r4
   153c8:	strdeq	r5, [r1], -r4
   153cc:	strdeq	r5, [r1], -r4
   153d0:	strdeq	r5, [r1], -r4
   153d4:	strdeq	r5, [r1], -r4
   153d8:	strdeq	r5, [r1], -r4
   153dc:	andeq	r5, r1, r4, asr #10
   153e0:	andeq	r5, r1, r8, asr #9
   153e4:	strdeq	r5, [r1], -r4
   153e8:	strdeq	r5, [r1], -r4
   153ec:	strdeq	r5, [r1], -r4
   153f0:	andeq	r5, r1, r4, lsr r4
   153f4:	strdeq	r5, [r1], -r4
   153f8:	strdeq	r5, [r1], -r4
   153fc:	strdeq	r5, [r1], -r4
   15400:	andeq	r5, r1, r4, lsl #13
   15404:	strdeq	r5, [r1], -r4
   15408:	andeq	r5, r1, r8, lsr #16
   1540c:	strdeq	r5, [r1], -r4
   15410:	strdeq	r5, [r1], -r4
   15414:	strdeq	r5, [r1], -r4
   15418:	strdeq	r5, [r1], -r4
   1541c:	strdeq	r5, [r1], -r4
   15420:	strdeq	r5, [r1], -r4
   15424:	andeq	r5, r1, r0, lsr r7
   15428:	strdeq	r5, [r1], -r4
   1542c:	strdeq	r5, [r1], -r4
   15430:	andeq	r5, r1, ip, lsl r5
   15434:	asr	r1, r0, #31
   15438:	mov	r2, #0
   1543c:	mov	r3, #0
   15440:	cmp	fp, #0
   15444:	strd	r2, [sp]
   15448:	bne	15968 <__assert_fail@plt+0x49d4>
   1544c:	ldrd	r2, [sp]
   15450:	orrs	r3, r2, r3
   15454:	bne	15958 <__assert_fail@plt+0x49c4>
   15458:	mul	r3, sl, r1
   1545c:	umull	r6, r7, sl, r0
   15460:	mla	r3, r0, fp, r3
   15464:	ldrd	sl, [sp]
   15468:	add	ip, r3, r7
   1546c:	cmp	ip, #0
   15470:	mov	r7, ip
   15474:	bne	159fc <__assert_fail@plt+0x4a68>
   15478:	orrs	r3, sl, fp
   1547c:	bne	15958 <__assert_fail@plt+0x49c4>
   15480:	umull	r2, r3, r6, r0
   15484:	mul	ip, r6, r1
   15488:	strd	r2, [sp]
   1548c:	mla	r3, r0, r7, ip
   15490:	ldr	r2, [sp, #4]
   15494:	add	ip, r3, r2
   15498:	cmp	ip, #0
   1549c:	str	ip, [sp, #4]
   154a0:	bne	159d8 <__assert_fail@plt+0x4a44>
   154a4:	orrs	r3, sl, fp
   154a8:	bne	15958 <__assert_fail@plt+0x49c4>
   154ac:	ldrd	r6, [sp]
   154b0:	mov	r3, #0
   154b4:	mul	r2, r6, r1
   154b8:	umull	sl, fp, r6, r0
   154bc:	mla	r2, r0, r7, r2
   154c0:	add	fp, r2, fp
   154c4:	orr	r8, r8, r3
   154c8:	add	r3, r9, lr
   154cc:	str	r3, [r4]
   154d0:	ldrb	r3, [r9, lr]
   154d4:	cmp	r3, #0
   154d8:	orrne	r8, r8, #2
   154dc:	b	1510c <__assert_fail@plt+0x4178>
   154e0:	mov	r1, r6
   154e4:	ldr	r0, [sp]
   154e8:	bl	10eb0 <strchr@plt>
   154ec:	cmp	r0, #0
   154f0:	bne	15178 <__assert_fail@plt+0x41e4>
   154f4:	ldr	r3, [sp, #12]
   154f8:	orr	r8, r8, #2
   154fc:	strd	sl, [r3]
   15500:	b	15114 <__assert_fail@plt+0x4180>
   15504:	ldrb	r3, [r9, #2]
   15508:	mov	r0, #1024	; 0x400
   1550c:	cmp	r3, #66	; 0x42
   15510:	movne	lr, #1
   15514:	moveq	lr, #3
   15518:	b	1534c <__assert_fail@plt+0x43b8>
   1551c:	lsr	r3, fp, #31
   15520:	adds	sl, sl, sl
   15524:	adc	fp, fp, fp
   15528:	cmp	r3, #0
   1552c:	beq	154c8 <__assert_fail@plt+0x4534>
   15530:	mov	r8, #1
   15534:	mvn	sl, #0
   15538:	mvn	fp, #0
   1553c:	b	154c8 <__assert_fail@plt+0x4534>
   15540:	mov	lr, #1
   15544:	lsr	r3, fp, #23
   15548:	cmp	r3, #0
   1554c:	bne	15530 <__assert_fail@plt+0x459c>
   15550:	lsl	r3, fp, #9
   15554:	orr	r3, r3, sl, lsr #23
   15558:	lsl	r2, sl, #9
   1555c:	mov	sl, r2
   15560:	mov	fp, r3
   15564:	b	154c8 <__assert_fail@plt+0x4534>
   15568:	lsr	r3, fp, #22
   1556c:	cmp	r3, #0
   15570:	bne	15530 <__assert_fail@plt+0x459c>
   15574:	lsl	r3, fp, #10
   15578:	orr	r3, r3, sl, lsr #22
   1557c:	lsl	r2, sl, #10
   15580:	mov	sl, r2
   15584:	mov	fp, r3
   15588:	b	154c8 <__assert_fail@plt+0x4534>
   1558c:	mov	r6, r0
   15590:	asr	r7, r0, #31
   15594:	mov	r3, #0
   15598:	mov	ip, #6
   1559c:	str	r3, [sp]
   155a0:	strd	r4, [sp, #16]
   155a4:	b	155d4 <__assert_fail@plt+0x4640>
   155a8:	orrs	r3, r2, r3
   155ac:	movne	r3, #1
   155b0:	muleq	r3, sl, r7
   155b4:	strne	r3, [sp]
   155b8:	mlaeq	r3, r6, fp, r3
   155bc:	umulleq	sl, fp, sl, r6
   155c0:	mvnne	sl, #0
   155c4:	addeq	fp, r3, fp
   155c8:	mvnne	fp, #0
   155cc:	subs	ip, ip, #1
   155d0:	beq	15918 <__assert_fail@plt+0x4984>
   155d4:	cmp	fp, #0
   155d8:	mov	r2, #0
   155dc:	mov	r3, #0
   155e0:	beq	155a8 <__assert_fail@plt+0x4614>
   155e4:	umull	r0, r1, sl, r6
   155e8:	mov	r5, #0
   155ec:	mov	r0, r1
   155f0:	mov	r1, r5
   155f4:	umlal	r0, r1, fp, r6
   155f8:	cmp	r1, r5
   155fc:	movne	r2, #1
   15600:	movne	r3, #0
   15604:	b	155a8 <__assert_fail@plt+0x4614>
   15608:	mov	r6, r0
   1560c:	asr	r7, r0, #31
   15610:	mov	r3, #0
   15614:	mov	ip, #7
   15618:	str	r3, [sp]
   1561c:	strd	r4, [sp, #16]
   15620:	b	15650 <__assert_fail@plt+0x46bc>
   15624:	orrs	r3, r2, r3
   15628:	movne	r3, #1
   1562c:	muleq	r3, sl, r7
   15630:	strne	r3, [sp]
   15634:	mlaeq	r3, r6, fp, r3
   15638:	umulleq	sl, fp, sl, r6
   1563c:	mvnne	sl, #0
   15640:	addeq	fp, r3, fp
   15644:	mvnne	fp, #0
   15648:	subs	ip, ip, #1
   1564c:	beq	15918 <__assert_fail@plt+0x4984>
   15650:	cmp	fp, #0
   15654:	mov	r2, #0
   15658:	mov	r3, #0
   1565c:	beq	15624 <__assert_fail@plt+0x4690>
   15660:	umull	r0, r1, sl, r6
   15664:	mov	r5, #0
   15668:	mov	r0, r1
   1566c:	mov	r1, r5
   15670:	umlal	r0, r1, fp, r6
   15674:	cmp	r1, r5
   15678:	movne	r2, #1
   1567c:	movne	r3, #0
   15680:	b	15624 <__assert_fail@plt+0x4690>
   15684:	asr	r1, r0, #31
   15688:	cmp	fp, #0
   1568c:	mov	r6, #0
   15690:	mov	r7, #0
   15694:	bne	15930 <__assert_fail@plt+0x499c>
   15698:	orrs	r3, r6, r7
   1569c:	bne	15530 <__assert_fail@plt+0x459c>
   156a0:	mul	r3, sl, r1
   156a4:	mla	r3, r0, fp, r3
   156a8:	umull	sl, fp, sl, r0
   156ac:	add	fp, r3, fp
   156b0:	b	154c8 <__assert_fail@plt+0x4534>
   156b4:	mov	r6, r0
   156b8:	asr	r7, r0, #31
   156bc:	mov	r3, #0
   156c0:	mov	ip, #8
   156c4:	str	r3, [sp]
   156c8:	strd	r4, [sp, #16]
   156cc:	b	156fc <__assert_fail@plt+0x4768>
   156d0:	orrs	r3, r2, r3
   156d4:	movne	r3, #1
   156d8:	muleq	r3, sl, r7
   156dc:	strne	r3, [sp]
   156e0:	mlaeq	r3, r6, fp, r3
   156e4:	umulleq	sl, fp, sl, r6
   156e8:	mvnne	sl, #0
   156ec:	addeq	fp, r3, fp
   156f0:	mvnne	fp, #0
   156f4:	subs	ip, ip, #1
   156f8:	beq	15918 <__assert_fail@plt+0x4984>
   156fc:	cmp	fp, #0
   15700:	mov	r2, #0
   15704:	mov	r3, #0
   15708:	beq	156d0 <__assert_fail@plt+0x473c>
   1570c:	umull	r0, r1, sl, r6
   15710:	mov	r5, #0
   15714:	mov	r0, r1
   15718:	mov	r1, r5
   1571c:	umlal	r0, r1, fp, r6
   15720:	cmp	r1, r5
   15724:	movne	r2, #1
   15728:	movne	r3, #0
   1572c:	b	156d0 <__assert_fail@plt+0x473c>
   15730:	mov	r6, r0
   15734:	asr	r7, r0, #31
   15738:	mov	r3, #0
   1573c:	mov	ip, #4
   15740:	str	r3, [sp]
   15744:	strd	r4, [sp, #16]
   15748:	b	15778 <__assert_fail@plt+0x47e4>
   1574c:	orrs	r3, r2, r3
   15750:	movne	r3, #1
   15754:	muleq	r3, sl, r7
   15758:	strne	r3, [sp]
   1575c:	mlaeq	r3, r6, fp, r3
   15760:	umulleq	sl, fp, sl, r6
   15764:	mvnne	sl, #0
   15768:	addeq	fp, r3, fp
   1576c:	mvnne	fp, #0
   15770:	subs	ip, ip, #1
   15774:	beq	15918 <__assert_fail@plt+0x4984>
   15778:	cmp	fp, #0
   1577c:	mov	r2, #0
   15780:	mov	r3, #0
   15784:	beq	1574c <__assert_fail@plt+0x47b8>
   15788:	umull	r0, r1, sl, r6
   1578c:	mov	r5, #0
   15790:	mov	r0, r1
   15794:	mov	r1, r5
   15798:	umlal	r0, r1, fp, r6
   1579c:	cmp	r1, r5
   157a0:	movne	r2, #1
   157a4:	movne	r3, #0
   157a8:	b	1574c <__assert_fail@plt+0x47b8>
   157ac:	mov	r6, r0
   157b0:	asr	r7, r0, #31
   157b4:	mov	r3, #0
   157b8:	mov	ip, #5
   157bc:	str	r3, [sp]
   157c0:	strd	r4, [sp, #16]
   157c4:	b	157f4 <__assert_fail@plt+0x4860>
   157c8:	orrs	r3, r2, r3
   157cc:	movne	r3, #1
   157d0:	muleq	r3, sl, r7
   157d4:	strne	r3, [sp]
   157d8:	mlaeq	r3, r6, fp, r3
   157dc:	umulleq	sl, fp, sl, r6
   157e0:	mvnne	sl, #0
   157e4:	addeq	fp, r3, fp
   157e8:	mvnne	fp, #0
   157ec:	subs	ip, ip, #1
   157f0:	beq	15918 <__assert_fail@plt+0x4984>
   157f4:	cmp	fp, #0
   157f8:	mov	r2, #0
   157fc:	mov	r3, #0
   15800:	beq	157c8 <__assert_fail@plt+0x4834>
   15804:	umull	r0, r1, sl, r6
   15808:	mov	r5, #0
   1580c:	mov	r0, r1
   15810:	mov	r1, r5
   15814:	umlal	r0, r1, fp, r6
   15818:	cmp	r1, r5
   1581c:	movne	r2, #1
   15820:	movne	r3, #0
   15824:	b	157c8 <__assert_fail@plt+0x4834>
   15828:	asr	r1, r0, #31
   1582c:	cmp	fp, #0
   15830:	mov	r6, #0
   15834:	mov	r7, #0
   15838:	bne	1598c <__assert_fail@plt+0x49f8>
   1583c:	orrs	r3, r6, r7
   15840:	bne	15530 <__assert_fail@plt+0x459c>
   15844:	umull	r2, r3, sl, r0
   15848:	mul	ip, sl, r1
   1584c:	strd	r2, [sp]
   15850:	mla	r3, r0, fp, ip
   15854:	ldr	r2, [sp, #4]
   15858:	mov	sl, r6
   1585c:	add	ip, r3, r2
   15860:	cmp	ip, #0
   15864:	mov	fp, r7
   15868:	str	ip, [sp, #4]
   1586c:	bne	159b4 <__assert_fail@plt+0x4a20>
   15870:	orrs	r3, sl, fp
   15874:	bne	15530 <__assert_fail@plt+0x459c>
   15878:	ldrd	r6, [sp]
   1587c:	mul	r3, r6, r1
   15880:	umull	sl, fp, r6, r0
   15884:	mla	r0, r0, r7, r3
   15888:	add	fp, r0, fp
   1588c:	b	154c8 <__assert_fail@plt+0x4534>
   15890:	mov	lr, #1
   15894:	b	154c8 <__assert_fail@plt+0x4534>
   15898:	mov	lr, #1
   1589c:	mov	r6, #1024	; 0x400
   158a0:	mov	r7, #0
   158a4:	b	15610 <__assert_fail@plt+0x467c>
   158a8:	mov	lr, #1
   158ac:	mov	r6, #1024	; 0x400
   158b0:	mov	r7, #0
   158b4:	b	156bc <__assert_fail@plt+0x4728>
   158b8:	mov	lr, #1
   158bc:	mov	r6, #1024	; 0x400
   158c0:	mov	r7, #0
   158c4:	b	15738 <__assert_fail@plt+0x47a4>
   158c8:	mov	lr, #1
   158cc:	mov	r6, #1024	; 0x400
   158d0:	mov	r7, #0
   158d4:	b	157b4 <__assert_fail@plt+0x4820>
   158d8:	mov	lr, #1
   158dc:	mov	r0, #1024	; 0x400
   158e0:	mov	r1, #0
   158e4:	b	1582c <__assert_fail@plt+0x4898>
   158e8:	mov	lr, #1
   158ec:	mov	r0, #1024	; 0x400
   158f0:	mov	r1, #0
   158f4:	b	15688 <__assert_fail@plt+0x46f4>
   158f8:	mov	lr, #1
   158fc:	mov	r0, #1024	; 0x400
   15900:	mov	r1, #0
   15904:	b	15438 <__assert_fail@plt+0x44a4>
   15908:	mov	lr, #1
   1590c:	mov	r6, #1024	; 0x400
   15910:	mov	r7, #0
   15914:	b	15594 <__assert_fail@plt+0x4600>
   15918:	ldrd	r4, [sp, #16]
   1591c:	ldr	r3, [sp]
   15920:	b	154c4 <__assert_fail@plt+0x4530>
   15924:	mov	lr, #2
   15928:	mov	r0, #1000	; 0x3e8
   1592c:	b	1534c <__assert_fail@plt+0x43b8>
   15930:	umull	r2, r3, sl, r0
   15934:	str	r3, [sp]
   15938:	mov	r3, #0
   1593c:	str	r3, [sp, #4]
   15940:	ldrd	r2, [sp]
   15944:	umlal	r2, r3, fp, r0
   15948:	cmp	r3, #0
   1594c:	movne	r6, #1
   15950:	movne	r7, #0
   15954:	b	15698 <__assert_fail@plt+0x4704>
   15958:	mov	r3, #1
   1595c:	mvn	sl, #0
   15960:	mvn	fp, #0
   15964:	b	154c4 <__assert_fail@plt+0x4530>
   15968:	umull	r2, r3, sl, r0
   1596c:	mov	r7, #0
   15970:	mov	r6, r3
   15974:	umlal	r6, r7, fp, r0
   15978:	cmp	r7, #0
   1597c:	movne	r2, #1
   15980:	movne	r3, #0
   15984:	strdne	r2, [sp]
   15988:	b	1544c <__assert_fail@plt+0x44b8>
   1598c:	umull	r2, r3, sl, r0
   15990:	str	r3, [sp]
   15994:	mov	r3, #0
   15998:	str	r3, [sp, #4]
   1599c:	ldrd	r2, [sp]
   159a0:	umlal	r2, r3, fp, r0
   159a4:	cmp	r3, #0
   159a8:	movne	r6, #1
   159ac:	movne	r7, #0
   159b0:	b	1583c <__assert_fail@plt+0x48a8>
   159b4:	ldr	r3, [sp]
   159b8:	mov	r7, #0
   159bc:	umull	r2, r3, r3, r0
   159c0:	mov	r6, r3
   159c4:	umlal	r6, r7, ip, r0
   159c8:	cmp	r7, #0
   159cc:	movne	sl, #1
   159d0:	movne	fp, #0
   159d4:	b	15870 <__assert_fail@plt+0x48dc>
   159d8:	ldr	r3, [sp]
   159dc:	mov	r7, #0
   159e0:	umull	r2, r3, r3, r0
   159e4:	mov	r6, r3
   159e8:	umlal	r6, r7, ip, r0
   159ec:	cmp	r7, #0
   159f0:	movne	sl, #1
   159f4:	movne	fp, #0
   159f8:	b	154a4 <__assert_fail@plt+0x4510>
   159fc:	umull	r2, r3, r6, r0
   15a00:	str	r3, [sp]
   15a04:	mov	r3, #0
   15a08:	str	r3, [sp, #4]
   15a0c:	ldrd	r2, [sp]
   15a10:	umlal	r2, r3, ip, r0
   15a14:	cmp	r3, #0
   15a18:	movne	sl, #1
   15a1c:	movne	fp, #0
   15a20:	b	15478 <__assert_fail@plt+0x44e4>
   15a24:	bl	10dd8 <__stack_chk_fail@plt>
   15a28:	ldr	r3, [pc, #16]	; 15a40 <__assert_fail@plt+0x4aac>
   15a2c:	mov	r2, #96	; 0x60
   15a30:	ldr	r1, [pc, #12]	; 15a44 <__assert_fail@plt+0x4ab0>
   15a34:	ldr	r0, [pc, #12]	; 15a48 <__assert_fail@plt+0x4ab4>
   15a38:	bl	10f94 <__assert_fail@plt>
   15a3c:	andeq	r6, r2, r8, lsl #30
   15a40:			; <UNDEFINED> instruction: 0x00016bb8
   15a44:	andeq	r6, r1, r4, asr #23
   15a48:	ldrdeq	r6, [r1], -r4
   15a4c:	push	{r4, r5, lr}
   15a50:	sub	sp, sp, #12
   15a54:	mov	r4, r0
   15a58:	bl	10eec <fileno@plt>
   15a5c:	cmp	r0, #0
   15a60:	mov	r0, r4
   15a64:	blt	15ae0 <__assert_fail@plt+0x4b4c>
   15a68:	bl	10e68 <__freading@plt>
   15a6c:	cmp	r0, #0
   15a70:	bne	15aac <__assert_fail@plt+0x4b18>
   15a74:	mov	r0, r4
   15a78:	bl	15aec <__assert_fail@plt+0x4b58>
   15a7c:	cmp	r0, #0
   15a80:	beq	15adc <__assert_fail@plt+0x4b48>
   15a84:	bl	10ebc <__errno_location@plt>
   15a88:	mov	r5, r0
   15a8c:	mov	r0, r4
   15a90:	ldr	r4, [r5]
   15a94:	bl	10f10 <fclose@plt>
   15a98:	cmp	r4, #0
   15a9c:	mvnne	r0, #0
   15aa0:	strne	r4, [r5]
   15aa4:	add	sp, sp, #12
   15aa8:	pop	{r4, r5, pc}
   15aac:	mov	r0, r4
   15ab0:	bl	10eec <fileno@plt>
   15ab4:	mov	r3, #1
   15ab8:	str	r3, [sp]
   15abc:	mov	r2, #0
   15ac0:	mov	r3, #0
   15ac4:	bl	10e14 <lseek64@plt>
   15ac8:	mvn	r3, #0
   15acc:	mvn	r2, #0
   15ad0:	cmp	r1, r3
   15ad4:	cmpeq	r0, r2
   15ad8:	bne	15a74 <__assert_fail@plt+0x4ae0>
   15adc:	mov	r0, r4
   15ae0:	add	sp, sp, #12
   15ae4:	pop	{r4, r5, lr}
   15ae8:	b	10f10 <fclose@plt>
   15aec:	push	{r4, lr}
   15af0:	subs	r4, r0, #0
   15af4:	sub	sp, sp, #8
   15af8:	beq	15b14 <__assert_fail@plt+0x4b80>
   15afc:	bl	10e68 <__freading@plt>
   15b00:	cmp	r0, #0
   15b04:	beq	15b14 <__assert_fail@plt+0x4b80>
   15b08:	ldr	r3, [r4]
   15b0c:	tst	r3, #256	; 0x100
   15b10:	bne	15b24 <__assert_fail@plt+0x4b90>
   15b14:	mov	r0, r4
   15b18:	add	sp, sp, #8
   15b1c:	pop	{r4, lr}
   15b20:	b	10d60 <fflush@plt>
   15b24:	mov	r3, #1
   15b28:	str	r3, [sp]
   15b2c:	mov	r2, #0
   15b30:	mov	r3, #0
   15b34:	mov	r0, r4
   15b38:	bl	15b4c <__assert_fail@plt+0x4bb8>
   15b3c:	mov	r0, r4
   15b40:	add	sp, sp, #8
   15b44:	pop	{r4, lr}
   15b48:	b	10d60 <fflush@plt>
   15b4c:	push	{r4, r5, r6, r7, r8, lr}
   15b50:	sub	sp, sp, #8
   15b54:	ldmib	r0, {ip, lr}
   15b58:	mov	r4, r0
   15b5c:	ldr	r5, [sp, #32]
   15b60:	cmp	lr, ip
   15b64:	beq	15b7c <__assert_fail@plt+0x4be8>
   15b68:	str	r5, [sp, #32]
   15b6c:	mov	r0, r4
   15b70:	add	sp, sp, #8
   15b74:	pop	{r4, r5, r6, r7, r8, lr}
   15b78:	b	10f1c <fseeko64@plt>
   15b7c:	ldr	lr, [r0, #20]
   15b80:	ldr	ip, [r0, #16]
   15b84:	cmp	lr, ip
   15b88:	bne	15b68 <__assert_fail@plt+0x4bd4>
   15b8c:	ldr	r8, [r0, #36]	; 0x24
   15b90:	cmp	r8, #0
   15b94:	bne	15b68 <__assert_fail@plt+0x4bd4>
   15b98:	mov	r6, r2
   15b9c:	mov	r7, r3
   15ba0:	bl	10eec <fileno@plt>
   15ba4:	mov	r2, r6
   15ba8:	mov	r3, r7
   15bac:	str	r5, [sp]
   15bb0:	bl	10e14 <lseek64@plt>
   15bb4:	mvn	r3, #0
   15bb8:	mvn	r2, #0
   15bbc:	cmp	r1, r3
   15bc0:	cmpeq	r0, r2
   15bc4:	beq	15be4 <__assert_fail@plt+0x4c50>
   15bc8:	ldr	r3, [r4]
   15bcc:	strd	r0, [r4, #80]	; 0x50
   15bd0:	mov	r0, r8
   15bd4:	bic	r3, r3, #16
   15bd8:	str	r3, [r4]
   15bdc:	add	sp, sp, #8
   15be0:	pop	{r4, r5, r6, r7, r8, pc}
   15be4:	mvn	r0, #0
   15be8:	b	15bdc <__assert_fail@plt+0x4c48>
   15bec:	push	{r4, r5, r6, r7, r8, lr}
   15bf0:	subs	r7, r0, #0
   15bf4:	ldr	r5, [pc, #108]	; 15c68 <__assert_fail@plt+0x4cd4>
   15bf8:	sub	sp, sp, #8
   15bfc:	mov	r8, r1
   15c00:	ldr	r1, [r5]
   15c04:	moveq	r7, sp
   15c08:	str	r1, [sp, #4]
   15c0c:	mov	r0, r7
   15c10:	mov	r1, r8
   15c14:	mov	r6, r2
   15c18:	bl	10e38 <mbrtowc@plt>
   15c1c:	cmp	r6, #0
   15c20:	cmnne	r0, #3
   15c24:	mov	r4, r0
   15c28:	bhi	15c48 <__assert_fail@plt+0x4cb4>
   15c2c:	ldr	r2, [sp, #4]
   15c30:	ldr	r3, [r5]
   15c34:	mov	r0, r4
   15c38:	cmp	r2, r3
   15c3c:	bne	15c64 <__assert_fail@plt+0x4cd0>
   15c40:	add	sp, sp, #8
   15c44:	pop	{r4, r5, r6, r7, r8, pc}
   15c48:	mov	r0, #0
   15c4c:	bl	15ce0 <__assert_fail@plt+0x4d4c>
   15c50:	cmp	r0, #0
   15c54:	moveq	r4, #1
   15c58:	ldrbeq	r3, [r8]
   15c5c:	streq	r3, [r7]
   15c60:	b	15c2c <__assert_fail@plt+0x4c98>
   15c64:	bl	10dd8 <__stack_chk_fail@plt>
   15c68:	andeq	r6, r2, r8, lsl #30
   15c6c:	push	{r4, r5, r6, lr}
   15c70:	mov	r4, r0
   15c74:	bl	10e2c <__fpending@plt>
   15c78:	ldr	r5, [r4]
   15c7c:	and	r5, r5, #32
   15c80:	mov	r6, r0
   15c84:	mov	r0, r4
   15c88:	bl	15a4c <__assert_fail@plt+0x4ab8>
   15c8c:	cmp	r5, #0
   15c90:	mov	r4, r0
   15c94:	bne	15cc0 <__assert_fail@plt+0x4d2c>
   15c98:	cmp	r0, #0
   15c9c:	beq	15cb8 <__assert_fail@plt+0x4d24>
   15ca0:	cmp	r6, #0
   15ca4:	bne	15cd8 <__assert_fail@plt+0x4d44>
   15ca8:	bl	10ebc <__errno_location@plt>
   15cac:	ldr	r4, [r0]
   15cb0:	subs	r4, r4, #9
   15cb4:	mvnne	r4, #0
   15cb8:	mov	r0, r4
   15cbc:	pop	{r4, r5, r6, pc}
   15cc0:	cmp	r0, #0
   15cc4:	bne	15cd8 <__assert_fail@plt+0x4d44>
   15cc8:	bl	10ebc <__errno_location@plt>
   15ccc:	str	r4, [r0]
   15cd0:	mvn	r4, #0
   15cd4:	b	15cb8 <__assert_fail@plt+0x4d24>
   15cd8:	mvn	r4, #0
   15cdc:	b	15cb8 <__assert_fail@plt+0x4d24>
   15ce0:	push	{r4, lr}
   15ce4:	mov	r1, #0
   15ce8:	bl	10f34 <setlocale@plt>
   15cec:	subs	r4, r0, #0
   15cf0:	beq	15d1c <__assert_fail@plt+0x4d88>
   15cf4:	ldr	r1, [pc, #40]	; 15d24 <__assert_fail@plt+0x4d90>
   15cf8:	bl	10d48 <strcmp@plt>
   15cfc:	cmp	r0, #0
   15d00:	popeq	{r4, pc}
   15d04:	mov	r0, r4
   15d08:	ldr	r1, [pc, #24]	; 15d28 <__assert_fail@plt+0x4d94>
   15d0c:	bl	10d48 <strcmp@plt>
   15d10:	adds	r0, r0, #0
   15d14:	movne	r0, #1
   15d18:	pop	{r4, pc}
   15d1c:	mov	r0, #1
   15d20:	pop	{r4, pc}
   15d24:	strdeq	r6, [r1], -ip
   15d28:	andeq	r6, r1, r0, lsl #24
   15d2c:	push	{r4, lr}
   15d30:	mov	r0, #14
   15d34:	bl	10f4c <nl_langinfo@plt>
   15d38:	cmp	r0, #0
   15d3c:	beq	15d54 <__assert_fail@plt+0x4dc0>
   15d40:	ldrb	r2, [r0]
   15d44:	ldr	r3, [pc, #16]	; 15d5c <__assert_fail@plt+0x4dc8>
   15d48:	cmp	r2, #0
   15d4c:	moveq	r0, r3
   15d50:	pop	{r4, pc}
   15d54:	ldr	r0, [pc]	; 15d5c <__assert_fail@plt+0x4dc8>
   15d58:	pop	{r4, pc}
   15d5c:	andeq	r6, r1, r8, lsl #24
   15d60:	subs	r2, r1, #1
   15d64:	bxeq	lr
   15d68:	bcc	15f40 <__assert_fail@plt+0x4fac>
   15d6c:	cmp	r0, r1
   15d70:	bls	15f24 <__assert_fail@plt+0x4f90>
   15d74:	tst	r1, r2
   15d78:	beq	15f30 <__assert_fail@plt+0x4f9c>
   15d7c:	clz	r3, r0
   15d80:	clz	r2, r1
   15d84:	sub	r3, r2, r3
   15d88:	rsbs	r3, r3, #31
   15d8c:	addne	r3, r3, r3, lsl #1
   15d90:	mov	r2, #0
   15d94:	addne	pc, pc, r3, lsl #2
   15d98:	nop			; (mov r0, r0)
   15d9c:	cmp	r0, r1, lsl #31
   15da0:	adc	r2, r2, r2
   15da4:	subcs	r0, r0, r1, lsl #31
   15da8:	cmp	r0, r1, lsl #30
   15dac:	adc	r2, r2, r2
   15db0:	subcs	r0, r0, r1, lsl #30
   15db4:	cmp	r0, r1, lsl #29
   15db8:	adc	r2, r2, r2
   15dbc:	subcs	r0, r0, r1, lsl #29
   15dc0:	cmp	r0, r1, lsl #28
   15dc4:	adc	r2, r2, r2
   15dc8:	subcs	r0, r0, r1, lsl #28
   15dcc:	cmp	r0, r1, lsl #27
   15dd0:	adc	r2, r2, r2
   15dd4:	subcs	r0, r0, r1, lsl #27
   15dd8:	cmp	r0, r1, lsl #26
   15ddc:	adc	r2, r2, r2
   15de0:	subcs	r0, r0, r1, lsl #26
   15de4:	cmp	r0, r1, lsl #25
   15de8:	adc	r2, r2, r2
   15dec:	subcs	r0, r0, r1, lsl #25
   15df0:	cmp	r0, r1, lsl #24
   15df4:	adc	r2, r2, r2
   15df8:	subcs	r0, r0, r1, lsl #24
   15dfc:	cmp	r0, r1, lsl #23
   15e00:	adc	r2, r2, r2
   15e04:	subcs	r0, r0, r1, lsl #23
   15e08:	cmp	r0, r1, lsl #22
   15e0c:	adc	r2, r2, r2
   15e10:	subcs	r0, r0, r1, lsl #22
   15e14:	cmp	r0, r1, lsl #21
   15e18:	adc	r2, r2, r2
   15e1c:	subcs	r0, r0, r1, lsl #21
   15e20:	cmp	r0, r1, lsl #20
   15e24:	adc	r2, r2, r2
   15e28:	subcs	r0, r0, r1, lsl #20
   15e2c:	cmp	r0, r1, lsl #19
   15e30:	adc	r2, r2, r2
   15e34:	subcs	r0, r0, r1, lsl #19
   15e38:	cmp	r0, r1, lsl #18
   15e3c:	adc	r2, r2, r2
   15e40:	subcs	r0, r0, r1, lsl #18
   15e44:	cmp	r0, r1, lsl #17
   15e48:	adc	r2, r2, r2
   15e4c:	subcs	r0, r0, r1, lsl #17
   15e50:	cmp	r0, r1, lsl #16
   15e54:	adc	r2, r2, r2
   15e58:	subcs	r0, r0, r1, lsl #16
   15e5c:	cmp	r0, r1, lsl #15
   15e60:	adc	r2, r2, r2
   15e64:	subcs	r0, r0, r1, lsl #15
   15e68:	cmp	r0, r1, lsl #14
   15e6c:	adc	r2, r2, r2
   15e70:	subcs	r0, r0, r1, lsl #14
   15e74:	cmp	r0, r1, lsl #13
   15e78:	adc	r2, r2, r2
   15e7c:	subcs	r0, r0, r1, lsl #13
   15e80:	cmp	r0, r1, lsl #12
   15e84:	adc	r2, r2, r2
   15e88:	subcs	r0, r0, r1, lsl #12
   15e8c:	cmp	r0, r1, lsl #11
   15e90:	adc	r2, r2, r2
   15e94:	subcs	r0, r0, r1, lsl #11
   15e98:	cmp	r0, r1, lsl #10
   15e9c:	adc	r2, r2, r2
   15ea0:	subcs	r0, r0, r1, lsl #10
   15ea4:	cmp	r0, r1, lsl #9
   15ea8:	adc	r2, r2, r2
   15eac:	subcs	r0, r0, r1, lsl #9
   15eb0:	cmp	r0, r1, lsl #8
   15eb4:	adc	r2, r2, r2
   15eb8:	subcs	r0, r0, r1, lsl #8
   15ebc:	cmp	r0, r1, lsl #7
   15ec0:	adc	r2, r2, r2
   15ec4:	subcs	r0, r0, r1, lsl #7
   15ec8:	cmp	r0, r1, lsl #6
   15ecc:	adc	r2, r2, r2
   15ed0:	subcs	r0, r0, r1, lsl #6
   15ed4:	cmp	r0, r1, lsl #5
   15ed8:	adc	r2, r2, r2
   15edc:	subcs	r0, r0, r1, lsl #5
   15ee0:	cmp	r0, r1, lsl #4
   15ee4:	adc	r2, r2, r2
   15ee8:	subcs	r0, r0, r1, lsl #4
   15eec:	cmp	r0, r1, lsl #3
   15ef0:	adc	r2, r2, r2
   15ef4:	subcs	r0, r0, r1, lsl #3
   15ef8:	cmp	r0, r1, lsl #2
   15efc:	adc	r2, r2, r2
   15f00:	subcs	r0, r0, r1, lsl #2
   15f04:	cmp	r0, r1, lsl #1
   15f08:	adc	r2, r2, r2
   15f0c:	subcs	r0, r0, r1, lsl #1
   15f10:	cmp	r0, r1
   15f14:	adc	r2, r2, r2
   15f18:	subcs	r0, r0, r1
   15f1c:	mov	r0, r2
   15f20:	bx	lr
   15f24:	moveq	r0, #1
   15f28:	movne	r0, #0
   15f2c:	bx	lr
   15f30:	clz	r2, r1
   15f34:	rsb	r2, r2, #31
   15f38:	lsr	r0, r0, r2
   15f3c:	bx	lr
   15f40:	cmp	r0, #0
   15f44:	mvnne	r0, #0
   15f48:	b	15f6c <__assert_fail@plt+0x4fd8>
   15f4c:	cmp	r1, #0
   15f50:	beq	15f40 <__assert_fail@plt+0x4fac>
   15f54:	push	{r0, r1, lr}
   15f58:	bl	15d60 <__assert_fail@plt+0x4dcc>
   15f5c:	pop	{r1, r2, lr}
   15f60:	mul	r3, r2, r0
   15f64:	sub	r1, r1, r3
   15f68:	bx	lr
   15f6c:	push	{r1, lr}
   15f70:	mov	r0, #8
   15f74:	bl	10d3c <raise@plt>
   15f78:	pop	{r1, pc}
   15f7c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15f80:	mov	r7, r0
   15f84:	ldr	r6, [pc, #72]	; 15fd4 <__assert_fail@plt+0x5040>
   15f88:	ldr	r5, [pc, #72]	; 15fd8 <__assert_fail@plt+0x5044>
   15f8c:	add	r6, pc, r6
   15f90:	add	r5, pc, r5
   15f94:	sub	r6, r6, r5
   15f98:	mov	r8, r1
   15f9c:	mov	r9, r2
   15fa0:	bl	10d04 <calloc@plt-0x20>
   15fa4:	asrs	r6, r6, #2
   15fa8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15fac:	mov	r4, #0
   15fb0:	add	r4, r4, #1
   15fb4:	ldr	r3, [r5], #4
   15fb8:	mov	r2, r9
   15fbc:	mov	r1, r8
   15fc0:	mov	r0, r7
   15fc4:	blx	r3
   15fc8:	cmp	r6, r4
   15fcc:	bne	15fb0 <__assert_fail@plt+0x501c>
   15fd0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15fd4:	andeq	r0, r1, r0, ror pc
   15fd8:	andeq	r0, r1, r8, ror #30
   15fdc:	bx	lr
   15fe0:	ldr	r3, [pc, #12]	; 15ff4 <__assert_fail@plt+0x5060>
   15fe4:	mov	r1, #0
   15fe8:	add	r3, pc, r3
   15fec:	ldr	r2, [r3]
   15ff0:	b	10ec8 <__cxa_atexit@plt>
   15ff4:	strdeq	r1, [r1], -r8

Disassembly of section .fini:

00015ff8 <.fini>:
   15ff8:	push	{r3, lr}
   15ffc:	pop	{r3, pc}
