# ğŸŒ **Day 2 â€” Sky130 NMOS Device Characterization: Idâ€“Vds & Idâ€“Vgs Analysis**

---

## ğŸ§  **Introduction / Background**

This module focuses on characterizing an **NMOS transistor** using the **Sky130 1.8â€¯V PDK models**, analyzing both **Idâ€“Vds** and **Idâ€“Vgs** behavior.

At short channel lengths, electric fields in the channel can become significant, affecting carrier velocity and current saturation. Understanding these effects is critical for:

* Drain current characteristics (**Idâ€“Vds** and **Idâ€“Vgs** curves)
* Threshold voltage estimation (**Vth**)
* Switching speed and transistor-level timing
* Impacts on CMOS logic behavior and STA analysis

### **Key Concepts Covered**

* NMOS Idâ€“Vds & Idâ€“Vgs characteristics
* Threshold voltage extraction from transfer curves
* Identification of linear vs. saturation regions
* Device behavior impact on timing and inverter switching

---

## ğŸ§ª **Part A â€” Idâ€“Vds Characteristics**

### **A1. SPICE Netlist â€” Idâ€“Vds Sweep**

```spice
*******************************************************
* ğŸ“ File: nfet_idvds.spice
* ğŸ“— Purpose: NMOS Idâ€“Vds characteristics
* ğŸ“š PDK: Sky130_fd_pr (1.8 V)
*******************************************************

* === Device Parameters ===
.param temp = 27

* === Include Sky130 model ===
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

* === Circuit Setup ===
XM1 vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=0.39 l=0.15
R1 n1 in 55
Vdd vdd 0 1.8V
Vin in 0 1.8V

* === Simulation Commands ===
.op
.dc Vdd 0 1.8 0.1 Vin 0 1.8 0.2

.control
run
display
setplot dc1
.endc

.end
```

### **A2. Idâ€“Vds Plot**

<img width="1920" height="1080" alt="day2_nfet_idvds_L015_W039 spice" src="https://github.com/user-attachments/assets/1fdca394-a7c6-43a2-9d66-11d8c6621c10" />
<img width="1681" height="995" alt="day2_nfet_idvds_output" src="https://github.com/user-attachments/assets/fa15968b-11e0-4b1e-aab8-92b82cff9c05" />

* **Observation:**

  * For small **Vds**, Id rises linearly â†’ *Linear Region*
  * For Vds â‰ˆ Vgs âˆ’ Vth, Id saturates â†’ *Saturation Region*

---

## ğŸ§ª **Part B â€” Idâ€“Vgs Characteristics & Vth Extraction**

### **B1. SPICE Netlist â€” Idâ€“Vgs Sweep**

```spice
*******************************************************
* ğŸ“ File: nfet_idvgs.spice
* ğŸ“— Purpose: NMOS Idâ€“Vgs characteristics
* ğŸ“š PDK: Sky130_fd_pr (1.8 V)
*******************************************************

* === Device Parameters ===
.param temp = 27

* === Include Sky130 model ===
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

* === Circuit Setup ===
XM1 vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=0.39 l=0.15
R1 n1 in 55
Vdd vdd 0 1.8V
Vin in 0 1.8V

* === Simulation Commands ===
.op
.dc Vin 0 1.8 0.1

.control
run
display
setplot dc1
.endc

.end
```

### **B2. Idâ€“Vgs Plot**

<img width="1920" height="1080" alt="day2_nfet_idvgs_L015_W039 spice" src="https://github.com/user-attachments/assets/7622cc24-ecdf-47d6-b2e5-3cdec80eb6ec" />
<img width="1681" height="995" alt="day2_nfet_idvgs_output" src="https://github.com/user-attachments/assets/b8937eb3-33e5-473b-8092-1a9119ab7ef5" />

* **Observation:**

  * Threshold voltage (**Vth**) = **0.41â€¯V**
  * Short-channel device deviates from quadratic Idâ€“Vgs behavior due to velocity saturation

---

## ğŸ“ **Tabulated Results**

| âš™ï¸ Parameter | ğŸ§© Description                   | ğŸ“ Value                 |
| ------------ | -------------------------------- | ------------------------ |
| **Vth**      | Threshold voltage (from Idâ€“Vgs)  | 0.41 V                   |
| **Id_sat**   | Saturation current (Vgs = 1.8 V) | Saturated Earlier / plot |
| **Vds(sat)** | Saturation onset (â‰ˆ Vgs âˆ’ Vth)   | 1.39 V                   |

---

## ğŸ” **Observations / Analysis**

âœ… Small **Vds** â†’ Linear Region (Id âˆ Vds)
âœ… Vds â‰ˆ Vgs âˆ’ Vth â†’ Saturation Region begins
âœ… Increasing **Vgs** â†’ stronger channel â†’ higher Id
âœ… **Vth** determines onset of strong conduction
âœ… Linear and saturation behaviors directly affect **logic threshold** and **timing delay**

---

## ğŸ§© **Connection to STA Concepts**

ğŸ“ˆ In **Static Timing Analysis (STA)**:

* Variations in **Vth** â†’ delay uncertainty
* **Drive current (Id_sat)** â†’ signal transition time
* **Device geometry & supply voltage** â†’ affect switching speed & critical path delays

---

## ğŸ **Conclusions**

â­ NMOS transistor behavior under various biases is clearly demonstrated
â­ Idâ€“Vds curves reveal linear â†’ saturation transition
â­ Vth extraction provides critical device information
â­ Insights are foundational for analyzing **timing, power, and performance** in CMOS logic

---

## ğŸ“š **References**

* ğŸ“˜ *Sky130 PDK Documentation*
* âš™ï¸ *MOSFET Device Theory & SPICE Simulations*
* ğŸ’» *Sky130 Circuit Design Workshop*
* ğŸ§  *VLSI Design Fundamentals â€“ CMOS Theory Notes*

---

