// lvds_tx.v

// Generated using ACDS version 20.1 720

`timescale 1 ps / 1 ps
module lvds_tx (
		input  wire        inclock,      //      inclock.export
		input  wire        pll_areset,   //   pll_areset.export
		output wire        pll_locked,   //   pll_locked.export
		output wire        tx_coreclock, // tx_coreclock.export
		input  wire [23:0] tx_in,        //        tx_in.export
		output wire [2:0]  tx_out,       //       tx_out.export
		output wire        tx_outclock   //  tx_outclock.export
	);

	lvds_tx_altera_lvds_201_lmac2na lvds_0 (
		.tx_in        (tx_in),        //        tx_in.export
		.tx_out       (tx_out),       //       tx_out.export
		.tx_outclock  (tx_outclock),  //  tx_outclock.export
		.tx_coreclock (tx_coreclock), // tx_coreclock.export
		.inclock      (inclock),      //      inclock.export
		.pll_areset   (pll_areset),   //   pll_areset.export
		.pll_locked   (pll_locked)    //   pll_locked.export
	);

endmodule
