

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Thu Jan  2 20:49:05 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab6_1
* Solution:       solution1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     4.854|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         3|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|    60|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    51|    -|
|Register         |        -|      -|     74|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|     74|   111|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|   ~0  |     1|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |add_ln9_1_fu_81_p2  |     +    |      0|  0|  39|          32|          32|
    |i_fu_61_p2          |     +    |      0|  0|  12|           3|           1|
    |icmp_ln8_fu_55_p2   |   icmp   |      0|  0|   9|           3|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  60|          38|          37|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  27|          5|    1|          5|
    |d_address0  |  15|          3|    3|          9|
    |i_0_reg_43  |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  51|         10|    7|         20|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |acc             |  32|   0|   32|          0|
    |ap_CS_fsm       |   4|   0|    4|          0|
    |d_load_reg_106  |  32|   0|   32|          0|
    |i_0_reg_43      |   3|   0|    3|          0|
    |i_reg_96        |   3|   0|    3|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  74|   0|   74|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      foo     | return value |
|d_address0  | out |    3|  ap_memory |       d      |     array    |
|d_ce0       | out |    1|  ap_memory |       d      |     array    |
|d_we0       | out |    1|  ap_memory |       d      |     array    |
|d_d0        | out |   32|  ap_memory |       d      |     array    |
|d_q0        |  in |   32|  ap_memory |       d      |     array    |
+------------+-----+-----+------------+--------------+--------------+

