read_verilog 8input_33.v
flatten
splitnets -ports
hierarchy -auto-top
proc
techmap
opt
abc -g NOR
opt
hierarchy -auto-top
opt_clean -purge
show -format pdf -prefix ./33/8input_33_yosys
write_edif ./33/8input_33.edif
write_json ./33/8input_33.json
