
---------- Begin Simulation Statistics ----------
host_inst_rate                                 127875                       # Simulator instruction rate (inst/s)
host_mem_usage                                 333800                       # Number of bytes of host memory used
host_seconds                                   156.40                       # Real time elapsed on the host
host_tick_rate                              717094794                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.112156                       # Number of seconds simulated
sim_ticks                                112155638000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5609746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 37650.223881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34430.987475                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2084441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   132728522500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628425                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 121233951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521071                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 74827.826043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 72376.822008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     586724984                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2970                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    352547500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4871                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         8000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 63974.516364                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672647                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             550                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         8000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     35185984                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5903047                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 37732.730967                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 34483.408689                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2369901                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    133315247484                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598529                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3533146                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7204                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 121586499000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597309                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.637397                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            652.694241                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5903047                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 37732.730967                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 34483.408689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2369901                       # number of overall hits
system.cpu.dcache.overall_miss_latency   133315247484                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598529                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3533146                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7204                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 121586499000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597309                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524239                       # number of replacements
system.cpu.dcache.sampled_refs                3525089                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                652.694241                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2371141                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4506                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13507182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 37508.969016                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 33594.500387                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13501663                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      207012000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000409                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5519                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               354                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    173482000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5164                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        30500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2614.068345                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        30500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13507182                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 37508.969016                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 33594.500387                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13501663                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       207012000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000409                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5519                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                354                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    173482000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5164                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.371430                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            190.172257                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13507182                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 37508.969016                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 33594.500387                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13501663                       # number of overall hits
system.cpu.icache.overall_miss_latency      207012000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000409                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5519                       # number of overall misses
system.cpu.icache.overall_mshr_hits               354                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    173482000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5164                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5165                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                190.172257                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13501663                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 74452.268157                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    199857509526                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               2684371                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70834.012739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 55305.073942                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                           94                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            278023500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.976611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       3925                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       216906500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.975865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3922                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526236                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       66264.671437                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  65909.238141                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2269338                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            83287933000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.356442                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1256898                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    371773                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       58337848500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.251011                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  885124                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     942                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    66756.900212                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 51373.142251                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            62885000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       942                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       48393500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  942                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4506                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4506                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.636592                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530255                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        66278.896007                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   65862.458186                       # average overall mshr miss latency
system.l2.demand_hits                         2269432                       # number of demand (read+write) hits
system.l2.demand_miss_latency             83565956500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.357148                       # miss rate for demand accesses
system.l2.demand_misses                       1260823                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     371776                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        58554755000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.251836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   889046                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.269751                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000460                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4419.601787                       # Average occupied blocks per context
system.l2.occ_blocks::1                      7.536926                       # Average occupied blocks per context
system.l2.overall_accesses                    3530255                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       66278.896007                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  72315.171872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2269432                       # number of overall hits
system.l2.overall_miss_latency            83565956500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.357148                       # miss rate for overall accesses
system.l2.overall_misses                      1260823                       # number of overall misses
system.l2.overall_mshr_hits                    371776                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      258412264526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.012226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3573417                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.845264                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       2269002                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          421                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      2773989                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          2687498                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        86065                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3565839                       # number of replacements
system.l2.sampled_refs                        3570344                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4427.138713                       # Cycle average of tags in use
system.l2.total_refs                          2272852                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 97332816                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4596649                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4782962                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20670                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5241916                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5387400                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53984                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        75234                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     47032890                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.219288                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.706046                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     40655914     86.44%     86.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      3958145      8.42%     94.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      1906392      4.05%     98.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       138160      0.29%     99.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91540      0.19%     99.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       116023      0.25%     99.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        60182      0.13%     99.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31300      0.07%     99.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        75234      0.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     47032890                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20328                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21861130                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                    12.697846                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total              12.697846                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     32214853                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          348                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        89102                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33949664                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7701730                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6462668                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2936175                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1435                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       653638                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3997916                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3406550                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591366                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3829580                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3238862                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590718                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        168336                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            167688                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             648                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5387400                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3233390                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10640445                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35333584                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        315822                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.042428                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3233390                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4650633                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.278264                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     49969065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.707109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.909833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       42562070     85.18%     85.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         936216      1.87%     87.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74711      0.15%     87.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          62770      0.13%     87.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4059364      8.12%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          56363      0.11%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          82244      0.16%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35715      0.07%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2099612      4.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     49969065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              77009394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2328628                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              364012                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.112429                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4004304                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           168336                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12062008                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13662280                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.654316                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7892364                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.107595                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14254517                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        23209                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      21998553                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8758106                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        20548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       185566                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32627519                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3835968                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        19152                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14276117                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       446667                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          881                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2936175                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1125078                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         5666                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        33019                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          263                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          580                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6247173                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        41470                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          580                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        16008                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.078754                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.078754                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10277911     71.90%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4234      0.03%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3840639     26.87%     98.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       170081      1.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14295269                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8953                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000626                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           67      0.75%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         5017     56.04%     56.79% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3869     43.21%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     49969065                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.286082                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.675439                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     39817353     79.68%     79.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7622912     15.26%     94.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1304298      2.61%     97.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       956103      1.91%     99.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       166613      0.33%     99.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86552      0.17%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        10622      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4388      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          224      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     49969065                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.112580                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32263506                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14295269                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22243929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          540                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31591585                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3233451                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3233390                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              61                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        67497                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2659                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8758106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       185566                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles              126978459                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     28203948                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4190856                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8285423                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        25512                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          919                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53275217                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33069451                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27519393                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6559269                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2936175                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      3984238                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19263449                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7595781                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled               1483939                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
