
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d234  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001178  0800d3c8  0800d3c8  0001d3c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e540  0800e540  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800e540  0800e540  0001e540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e548  0800e548  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e548  0800e548  0001e548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e54c  0800e54c  0001e54c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800e550  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201ec  2**0
                  CONTENTS
 10 .bss          00005008  200001ec  200001ec  000201ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200051f4  200051f4  000201ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c8d0  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003acc  00000000  00000000  0003caec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001958  00000000  00000000  000405b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001808  00000000  00000000  00041f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000538b  00000000  00000000  00043718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e395  00000000  00000000  00048aa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9e1d  00000000  00000000  00066e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00140c55  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000080b8  00000000  00000000  00140ca8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ec 	.word	0x200001ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d3ac 	.word	0x0800d3ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f0 	.word	0x200001f0
 80001cc:	0800d3ac 	.word	0x0800d3ac

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b974 	b.w	8000ec8 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	468e      	mov	lr, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14d      	bne.n	8000ca2 <__udivmoddi4+0xaa>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4694      	mov	ip, r2
 8000c0a:	d969      	bls.n	8000ce0 <__udivmoddi4+0xe8>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b152      	cbz	r2, 8000c28 <__udivmoddi4+0x30>
 8000c12:	fa01 f302 	lsl.w	r3, r1, r2
 8000c16:	f1c2 0120 	rsb	r1, r2, #32
 8000c1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c22:	ea41 0e03 	orr.w	lr, r1, r3
 8000c26:	4094      	lsls	r4, r2
 8000c28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c2c:	0c21      	lsrs	r1, r4, #16
 8000c2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c32:	fa1f f78c 	uxth.w	r7, ip
 8000c36:	fb08 e316 	mls	r3, r8, r6, lr
 8000c3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c3e:	fb06 f107 	mul.w	r1, r6, r7
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d90a      	bls.n	8000c5c <__udivmoddi4+0x64>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c4e:	f080 811f 	bcs.w	8000e90 <__udivmoddi4+0x298>
 8000c52:	4299      	cmp	r1, r3
 8000c54:	f240 811c 	bls.w	8000e90 <__udivmoddi4+0x298>
 8000c58:	3e02      	subs	r6, #2
 8000c5a:	4463      	add	r3, ip
 8000c5c:	1a5b      	subs	r3, r3, r1
 8000c5e:	b2a4      	uxth	r4, r4
 8000c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c64:	fb08 3310 	mls	r3, r8, r0, r3
 8000c68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6c:	fb00 f707 	mul.w	r7, r0, r7
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x92>
 8000c74:	eb1c 0404 	adds.w	r4, ip, r4
 8000c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c7c:	f080 810a 	bcs.w	8000e94 <__udivmoddi4+0x29c>
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	f240 8107 	bls.w	8000e94 <__udivmoddi4+0x29c>
 8000c86:	4464      	add	r4, ip
 8000c88:	3802      	subs	r0, #2
 8000c8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c8e:	1be4      	subs	r4, r4, r7
 8000c90:	2600      	movs	r6, #0
 8000c92:	b11d      	cbz	r5, 8000c9c <__udivmoddi4+0xa4>
 8000c94:	40d4      	lsrs	r4, r2
 8000c96:	2300      	movs	r3, #0
 8000c98:	e9c5 4300 	strd	r4, r3, [r5]
 8000c9c:	4631      	mov	r1, r6
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0xc2>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	f000 80ef 	beq.w	8000e8a <__udivmoddi4+0x292>
 8000cac:	2600      	movs	r6, #0
 8000cae:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	4631      	mov	r1, r6
 8000cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cba:	fab3 f683 	clz	r6, r3
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d14a      	bne.n	8000d58 <__udivmoddi4+0x160>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0xd4>
 8000cc6:	4282      	cmp	r2, r0
 8000cc8:	f200 80f9 	bhi.w	8000ebe <__udivmoddi4+0x2c6>
 8000ccc:	1a84      	subs	r4, r0, r2
 8000cce:	eb61 0303 	sbc.w	r3, r1, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	469e      	mov	lr, r3
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d0e0      	beq.n	8000c9c <__udivmoddi4+0xa4>
 8000cda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cde:	e7dd      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000ce0:	b902      	cbnz	r2, 8000ce4 <__udivmoddi4+0xec>
 8000ce2:	deff      	udf	#255	; 0xff
 8000ce4:	fab2 f282 	clz	r2, r2
 8000ce8:	2a00      	cmp	r2, #0
 8000cea:	f040 8092 	bne.w	8000e12 <__udivmoddi4+0x21a>
 8000cee:	eba1 010c 	sub.w	r1, r1, ip
 8000cf2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cf6:	fa1f fe8c 	uxth.w	lr, ip
 8000cfa:	2601      	movs	r6, #1
 8000cfc:	0c20      	lsrs	r0, r4, #16
 8000cfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d02:	fb07 1113 	mls	r1, r7, r3, r1
 8000d06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d0a:	fb0e f003 	mul.w	r0, lr, r3
 8000d0e:	4288      	cmp	r0, r1
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x12c>
 8000d12:	eb1c 0101 	adds.w	r1, ip, r1
 8000d16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x12a>
 8000d1c:	4288      	cmp	r0, r1
 8000d1e:	f200 80cb 	bhi.w	8000eb8 <__udivmoddi4+0x2c0>
 8000d22:	4643      	mov	r3, r8
 8000d24:	1a09      	subs	r1, r1, r0
 8000d26:	b2a4      	uxth	r4, r4
 8000d28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d34:	fb0e fe00 	mul.w	lr, lr, r0
 8000d38:	45a6      	cmp	lr, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x156>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d44:	d202      	bcs.n	8000d4c <__udivmoddi4+0x154>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f200 80bb 	bhi.w	8000ec2 <__udivmoddi4+0x2ca>
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	eba4 040e 	sub.w	r4, r4, lr
 8000d52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d56:	e79c      	b.n	8000c92 <__udivmoddi4+0x9a>
 8000d58:	f1c6 0720 	rsb	r7, r6, #32
 8000d5c:	40b3      	lsls	r3, r6
 8000d5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d66:	fa20 f407 	lsr.w	r4, r0, r7
 8000d6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d6e:	431c      	orrs	r4, r3
 8000d70:	40f9      	lsrs	r1, r7
 8000d72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d76:	fa00 f306 	lsl.w	r3, r0, r6
 8000d7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d7e:	0c20      	lsrs	r0, r4, #16
 8000d80:	fa1f fe8c 	uxth.w	lr, ip
 8000d84:	fb09 1118 	mls	r1, r9, r8, r1
 8000d88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d90:	4288      	cmp	r0, r1
 8000d92:	fa02 f206 	lsl.w	r2, r2, r6
 8000d96:	d90b      	bls.n	8000db0 <__udivmoddi4+0x1b8>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da0:	f080 8088 	bcs.w	8000eb4 <__udivmoddi4+0x2bc>
 8000da4:	4288      	cmp	r0, r1
 8000da6:	f240 8085 	bls.w	8000eb4 <__udivmoddi4+0x2bc>
 8000daa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dae:	4461      	add	r1, ip
 8000db0:	1a09      	subs	r1, r1, r0
 8000db2:	b2a4      	uxth	r4, r4
 8000db4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000db8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dbc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dc0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dc4:	458e      	cmp	lr, r1
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x1e2>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dd0:	d26c      	bcs.n	8000eac <__udivmoddi4+0x2b4>
 8000dd2:	458e      	cmp	lr, r1
 8000dd4:	d96a      	bls.n	8000eac <__udivmoddi4+0x2b4>
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	4461      	add	r1, ip
 8000dda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dde:	fba0 9402 	umull	r9, r4, r0, r2
 8000de2:	eba1 010e 	sub.w	r1, r1, lr
 8000de6:	42a1      	cmp	r1, r4
 8000de8:	46c8      	mov	r8, r9
 8000dea:	46a6      	mov	lr, r4
 8000dec:	d356      	bcc.n	8000e9c <__udivmoddi4+0x2a4>
 8000dee:	d053      	beq.n	8000e98 <__udivmoddi4+0x2a0>
 8000df0:	b15d      	cbz	r5, 8000e0a <__udivmoddi4+0x212>
 8000df2:	ebb3 0208 	subs.w	r2, r3, r8
 8000df6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dfa:	fa01 f707 	lsl.w	r7, r1, r7
 8000dfe:	fa22 f306 	lsr.w	r3, r2, r6
 8000e02:	40f1      	lsrs	r1, r6
 8000e04:	431f      	orrs	r7, r3
 8000e06:	e9c5 7100 	strd	r7, r1, [r5]
 8000e0a:	2600      	movs	r6, #0
 8000e0c:	4631      	mov	r1, r6
 8000e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e12:	f1c2 0320 	rsb	r3, r2, #32
 8000e16:	40d8      	lsrs	r0, r3
 8000e18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e20:	4091      	lsls	r1, r2
 8000e22:	4301      	orrs	r1, r0
 8000e24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e28:	fa1f fe8c 	uxth.w	lr, ip
 8000e2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e30:	fb07 3610 	mls	r6, r7, r0, r3
 8000e34:	0c0b      	lsrs	r3, r1, #16
 8000e36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e3e:	429e      	cmp	r6, r3
 8000e40:	fa04 f402 	lsl.w	r4, r4, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x260>
 8000e46:	eb1c 0303 	adds.w	r3, ip, r3
 8000e4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4e:	d22f      	bcs.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e50:	429e      	cmp	r6, r3
 8000e52:	d92d      	bls.n	8000eb0 <__udivmoddi4+0x2b8>
 8000e54:	3802      	subs	r0, #2
 8000e56:	4463      	add	r3, ip
 8000e58:	1b9b      	subs	r3, r3, r6
 8000e5a:	b289      	uxth	r1, r1
 8000e5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e60:	fb07 3316 	mls	r3, r7, r6, r3
 8000e64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e68:	fb06 f30e 	mul.w	r3, r6, lr
 8000e6c:	428b      	cmp	r3, r1
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x28a>
 8000e70:	eb1c 0101 	adds.w	r1, ip, r1
 8000e74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e78:	d216      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d914      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e7e:	3e02      	subs	r6, #2
 8000e80:	4461      	add	r1, ip
 8000e82:	1ac9      	subs	r1, r1, r3
 8000e84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e88:	e738      	b.n	8000cfc <__udivmoddi4+0x104>
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e705      	b.n	8000c9c <__udivmoddi4+0xa4>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e3      	b.n	8000c5c <__udivmoddi4+0x64>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6f8      	b.n	8000c8a <__udivmoddi4+0x92>
 8000e98:	454b      	cmp	r3, r9
 8000e9a:	d2a9      	bcs.n	8000df0 <__udivmoddi4+0x1f8>
 8000e9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7a3      	b.n	8000df0 <__udivmoddi4+0x1f8>
 8000ea8:	4646      	mov	r6, r8
 8000eaa:	e7ea      	b.n	8000e82 <__udivmoddi4+0x28a>
 8000eac:	4620      	mov	r0, r4
 8000eae:	e794      	b.n	8000dda <__udivmoddi4+0x1e2>
 8000eb0:	4640      	mov	r0, r8
 8000eb2:	e7d1      	b.n	8000e58 <__udivmoddi4+0x260>
 8000eb4:	46d0      	mov	r8, sl
 8000eb6:	e77b      	b.n	8000db0 <__udivmoddi4+0x1b8>
 8000eb8:	3b02      	subs	r3, #2
 8000eba:	4461      	add	r1, ip
 8000ebc:	e732      	b.n	8000d24 <__udivmoddi4+0x12c>
 8000ebe:	4630      	mov	r0, r6
 8000ec0:	e709      	b.n	8000cd6 <__udivmoddi4+0xde>
 8000ec2:	4464      	add	r4, ip
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	e742      	b.n	8000d4e <__udivmoddi4+0x156>

08000ec8 <__aeabi_idiv0>:
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop

08000ecc <display>:
/* USER CODE BEGIN 0 */

QueueHandle_t commandQueue;


void display(uint8_t* str, int buf_no){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	6039      	str	r1, [r7, #0]
	// display_thread just looks at display_buf.
	// buf_no is to put it in line1 or line2
	if (buf_no == 1){
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d105      	bne.n	8000ee8 <display+0x1c>
		strncpy(display_buf, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000edc:	2214      	movs	r2, #20
 8000ede:	6879      	ldr	r1, [r7, #4]
 8000ee0:	480c      	ldr	r0, [pc, #48]	; (8000f14 <display+0x48>)
 8000ee2:	f009 fb5e 	bl	800a5a2 <strncpy>
		strncpy(display_buf2, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
	}
	else if (buf_no == 3){
		strncpy(display_buf3, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
	}
	return;
 8000ee6:	e011      	b.n	8000f0c <display+0x40>
	else if (buf_no == 2){
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d105      	bne.n	8000efa <display+0x2e>
		strncpy(display_buf2, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000eee:	2214      	movs	r2, #20
 8000ef0:	6879      	ldr	r1, [r7, #4]
 8000ef2:	4809      	ldr	r0, [pc, #36]	; (8000f18 <display+0x4c>)
 8000ef4:	f009 fb55 	bl	800a5a2 <strncpy>
	return;
 8000ef8:	e008      	b.n	8000f0c <display+0x40>
	else if (buf_no == 3){
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	2b03      	cmp	r3, #3
 8000efe:	d105      	bne.n	8000f0c <display+0x40>
		strncpy(display_buf3, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f00:	2214      	movs	r2, #20
 8000f02:	6879      	ldr	r1, [r7, #4]
 8000f04:	4805      	ldr	r0, [pc, #20]	; (8000f1c <display+0x50>)
 8000f06:	f009 fb4c 	bl	800a5a2 <strncpy>
	return;
 8000f0a:	bf00      	nop
 8000f0c:	bf00      	nop
}
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20000444 	.word	0x20000444
 8000f18:	20000458 	.word	0x20000458
 8000f1c:	2000046c 	.word	0x2000046c

08000f20 <send>:

void send(uint8_t* str){
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *) str, sizeof(str), 0xFFFF);
 8000f28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f2c:	2204      	movs	r2, #4
 8000f2e:	6879      	ldr	r1, [r7, #4]
 8000f30:	4803      	ldr	r0, [pc, #12]	; (8000f40 <send+0x20>)
 8000f32:	f005 f810 	bl	8005f56 <HAL_UART_Transmit>
}
 8000f36:	bf00      	nop
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	200003c4 	.word	0x200003c4

08000f44 <display_thread>:

void display_thread(void* args){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b092      	sub	sp, #72	; 0x48
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	uint8_t buf[20];
	uint8_t buf2[20];
	uint8_t buf3[20];

	for (;;){
		strncpy(buf, (const char*)display_buf, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f4c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f50:	2214      	movs	r2, #20
 8000f52:	4917      	ldr	r1, [pc, #92]	; (8000fb0 <display_thread+0x6c>)
 8000f54:	4618      	mov	r0, r3
 8000f56:	f009 fb24 	bl	800a5a2 <strncpy>
		//sprintf(buf, "testing %s\0", display_buf);
		OLED_Clear();
 8000f5a:	f001 fcad 	bl	80028b8 <OLED_Clear>
		OLED_ShowString(10, 10, buf);
 8000f5e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f62:	461a      	mov	r2, r3
 8000f64:	210a      	movs	r1, #10
 8000f66:	200a      	movs	r0, #10
 8000f68:	f001 fd98 	bl	8002a9c <OLED_ShowString>

		strncpy(buf2, (const char*)display_buf2, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f6c:	f107 0320 	add.w	r3, r7, #32
 8000f70:	2214      	movs	r2, #20
 8000f72:	4910      	ldr	r1, [pc, #64]	; (8000fb4 <display_thread+0x70>)
 8000f74:	4618      	mov	r0, r3
 8000f76:	f009 fb14 	bl	800a5a2 <strncpy>
		OLED_ShowString(10, 20, buf2);
 8000f7a:	f107 0320 	add.w	r3, r7, #32
 8000f7e:	461a      	mov	r2, r3
 8000f80:	2114      	movs	r1, #20
 8000f82:	200a      	movs	r0, #10
 8000f84:	f001 fd8a 	bl	8002a9c <OLED_ShowString>

		strncpy(buf3, (const char*)display_buf3, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000f88:	f107 030c 	add.w	r3, r7, #12
 8000f8c:	2214      	movs	r2, #20
 8000f8e:	490a      	ldr	r1, [pc, #40]	; (8000fb8 <display_thread+0x74>)
 8000f90:	4618      	mov	r0, r3
 8000f92:	f009 fb06 	bl	800a5a2 <strncpy>
		OLED_ShowString(10, 30, buf3);
 8000f96:	f107 030c 	add.w	r3, r7, #12
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	211e      	movs	r1, #30
 8000f9e:	200a      	movs	r0, #10
 8000fa0:	f001 fd7c 	bl	8002a9c <OLED_ShowString>

		OLED_Refresh_Gram();
 8000fa4:	f001 fc02 	bl	80027ac <OLED_Refresh_Gram>
		osDelay(100);
 8000fa8:	2064      	movs	r0, #100	; 0x64
 8000faa:	f006 f90f 	bl	80071cc <osDelay>
		strncpy(buf, (const char*)display_buf, MAX_BUF_SIZE); //get rid of volatile compilation warning
 8000fae:	e7cd      	b.n	8000f4c <display_thread+0x8>
 8000fb0:	20000444 	.word	0x20000444
 8000fb4:	20000458 	.word	0x20000458
 8000fb8:	2000046c 	.word	0x2000046c

08000fbc <stop>:
	}
}

void stop(){
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0);
 8000fc0:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <stop+0x30>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_1, 0);
 8000fc8:	4b09      	ldr	r3, [pc, #36]	; (8000ff0 <stop+0x34>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, 0);
 8000fd0:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <stop+0x34>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, 0);
 8000fd8:	4b04      	ldr	r3, [pc, #16]	; (8000fec <stop+0x30>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2200      	movs	r2, #0
 8000fde:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET);

	HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_RESET);
	HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_RESET);
	*/
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	200002ec 	.word	0x200002ec
 8000ff0:	20000334 	.word	0x20000334

08000ff4 <move>:


void move(int direction){
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
	//int pwmVal = 7199;
	int pwmVal = 3000;
 8000ffc:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001000:	60fb      	str	r3, [r7, #12]
	if (direction == 1){
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d110      	bne.n	800102a <move+0x36>
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN1 to maximum PWM (7199) for '1'
 8001008:	4b14      	ldr	r3, [pc, #80]	; (800105c <move+0x68>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2200      	movs	r2, #0
 800100e:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, pwmVal); // PWM to Motor A (IN2)
 8001010:	4b12      	ldr	r3, [pc, #72]	; (800105c <move+0x68>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	68fa      	ldr	r2, [r7, #12]
 8001016:	63da      	str	r2, [r3, #60]	; 0x3c

		__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, 0);
 8001018:	4b11      	ldr	r3, [pc, #68]	; (8001060 <move+0x6c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2200      	movs	r2, #0
 800101e:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, pwmVal); // PWM to Motor B (IN2)
 8001020:	4b0f      	ldr	r3, [pc, #60]	; (8001060 <move+0x6c>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	68fa      	ldr	r2, [r7, #12]
 8001026:	635a      	str	r2, [r3, #52]	; 0x34

		HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_SET);
	}
	*/
}
 8001028:	e012      	b.n	8001050 <move+0x5c>
	else if (direction == 2){
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2b02      	cmp	r3, #2
 800102e:	d10f      	bne.n	8001050 <move+0x5c>
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3, 0);
 8001030:	4b0a      	ldr	r3, [pc, #40]	; (800105c <move+0x68>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2200      	movs	r2, #0
 8001036:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4, pwmVal); // PWM to Motor A (IN1)
 8001038:	4b08      	ldr	r3, [pc, #32]	; (800105c <move+0x68>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	68fa      	ldr	r2, [r7, #12]
 800103e:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SetCompare(&htim9,TIM_CHANNEL_2, pwmVal);
 8001040:	4b07      	ldr	r3, [pc, #28]	; (8001060 <move+0x6c>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, 0); // PWM to Motor B (IN2)
 8001048:	4b05      	ldr	r3, [pc, #20]	; (8001060 <move+0x6c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2200      	movs	r2, #0
 800104e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001050:	bf00      	nop
 8001052:	3714      	adds	r7, #20
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	200002ec 	.word	0x200002ec
 8001060:	20000334 	.word	0x20000334

08001064 <testMoveThread>:

void testMoveThread(void* arg){
 8001064:	b580      	push	{r7, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
	char command[20];
	for (;;){
		//sprintf(command, "IN MOVE %d ! %d", move_flag, delay_flag); //TESTING
		//display(command);
		//osDelay(1000);
		if (move_flag == 1){
 800106c:	4b13      	ldr	r3, [pc, #76]	; (80010bc <testMoveThread+0x58>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2b01      	cmp	r3, #1
 8001072:	d10a      	bne.n	800108a <testMoveThread+0x26>
			move(1);
 8001074:	2001      	movs	r0, #1
 8001076:	f7ff ffbd 	bl	8000ff4 <move>
			osDelay(delay_flag); //TODO change to distance instead of time
 800107a:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <testMoveThread+0x5c>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4618      	mov	r0, r3
 8001080:	f006 f8a4 	bl	80071cc <osDelay>
			move_flag = 0;
 8001084:	4b0d      	ldr	r3, [pc, #52]	; (80010bc <testMoveThread+0x58>)
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
		}
		if (move_flag == 2){
 800108a:	4b0c      	ldr	r3, [pc, #48]	; (80010bc <testMoveThread+0x58>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2b02      	cmp	r3, #2
 8001090:	d10a      	bne.n	80010a8 <testMoveThread+0x44>
			move(2);
 8001092:	2002      	movs	r0, #2
 8001094:	f7ff ffae 	bl	8000ff4 <move>
			osDelay(delay_flag);
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <testMoveThread+0x5c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4618      	mov	r0, r3
 800109e:	f006 f895 	bl	80071cc <osDelay>
			move_flag = 0;
 80010a2:	4b06      	ldr	r3, [pc, #24]	; (80010bc <testMoveThread+0x58>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
		}
		if (move_flag == 0){
 80010a8:	4b04      	ldr	r3, [pc, #16]	; (80010bc <testMoveThread+0x58>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d101      	bne.n	80010b4 <testMoveThread+0x50>
			stop();
 80010b0:	f7ff ff84 	bl	8000fbc <stop>
		}
		osDelay(1);
 80010b4:	2001      	movs	r0, #1
 80010b6:	f006 f889 	bl	80071cc <osDelay>
		if (move_flag == 1){
 80010ba:	e7d7      	b.n	800106c <testMoveThread+0x8>
 80010bc:	20000484 	.word	0x20000484
 80010c0:	20000004 	.word	0x20000004

080010c4 <testTurnThread>:
	}
}

void testTurnThread(void* arg){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b088      	sub	sp, #32
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
	char command[20];
	for (;;){
		if (turn_flag != -1){
 80010cc:	4b0e      	ldr	r3, [pc, #56]	; (8001108 <testTurnThread+0x44>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010d4:	d0fa      	beq.n	80010cc <testTurnThread+0x8>

			sprintf(command, "IN TURN %d !", turn_flag); //TESTING
 80010d6:	4b0c      	ldr	r3, [pc, #48]	; (8001108 <testTurnThread+0x44>)
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	f107 030c 	add.w	r3, r7, #12
 80010de:	490b      	ldr	r1, [pc, #44]	; (800110c <testTurnThread+0x48>)
 80010e0:	4618      	mov	r0, r3
 80010e2:	f009 f9cd 	bl	800a480 <siprintf>
			display(command, 1);
 80010e6:	f107 030c 	add.w	r3, r7, #12
 80010ea:	2101      	movs	r1, #1
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff feed 	bl	8000ecc <display>

			turn(turn_flag);
 80010f2:	4b05      	ldr	r3, [pc, #20]	; (8001108 <testTurnThread+0x44>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f000 f80a 	bl	8001110 <turn>
			turn_flag = -1;
 80010fc:	4b02      	ldr	r3, [pc, #8]	; (8001108 <testTurnThread+0x44>)
 80010fe:	f04f 32ff 	mov.w	r2, #4294967295
 8001102:	601a      	str	r2, [r3, #0]
		if (turn_flag != -1){
 8001104:	e7e2      	b.n	80010cc <testTurnThread+0x8>
 8001106:	bf00      	nop
 8001108:	20000008 	.word	0x20000008
 800110c:	0800d478 	.word	0x0800d478

08001110 <turn>:
		}
	}
}

void turn(int value){
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
	if (value < SERVO_LEFT_MAX || value > SERVO_RIGHT_MAX){
 8001118:	225f      	movs	r2, #95	; 0x5f
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4293      	cmp	r3, r2
 800111e:	db03      	blt.n	8001128 <turn+0x18>
 8001120:	22f9      	movs	r2, #249	; 0xf9
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4293      	cmp	r3, r2
 8001126:	dd04      	ble.n	8001132 <turn+0x22>
		display("value too extreme", 1);
 8001128:	2101      	movs	r1, #1
 800112a:	4805      	ldr	r0, [pc, #20]	; (8001140 <turn+0x30>)
 800112c:	f7ff fece 	bl	8000ecc <display>
		return;
 8001130:	e003      	b.n	800113a <turn+0x2a>
	}

	htim12.Instance->CCR1 = value; // straight
 8001132:	4b04      	ldr	r3, [pc, #16]	; (8001144 <turn+0x34>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	635a      	str	r2, [r3, #52]	; 0x34
}
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	0800d488 	.word	0x0800d488
 8001144:	2000037c 	.word	0x2000037c

08001148 <icm20948_init>:

void icm20948_init(void){
 8001148:	b580      	push	{r7, lr}
 800114a:	b086      	sub	sp, #24
 800114c:	af04      	add	r7, sp, #16
    uint8_t data;

    // Wake up
    data = 0x01;
 800114e:	2301      	movs	r3, #1
 8001150:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c2, ICM20948_I2C_ADDR, 0x06, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 8001152:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001156:	9302      	str	r3, [sp, #8]
 8001158:	2301      	movs	r3, #1
 800115a:	9301      	str	r3, [sp, #4]
 800115c:	1dfb      	adds	r3, r7, #7
 800115e:	9300      	str	r3, [sp, #0]
 8001160:	2301      	movs	r3, #1
 8001162:	2206      	movs	r2, #6
 8001164:	21d0      	movs	r1, #208	; 0xd0
 8001166:	4821      	ldr	r0, [pc, #132]	; (80011ec <icm20948_init+0xa4>)
 8001168:	f002 fdb0 	bl	8003ccc <HAL_I2C_Mem_Write>

    // Enable accel & gyro
    data = 0x00;
 800116c:	2300      	movs	r3, #0
 800116e:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c2, ICM20948_I2C_ADDR, 0x07, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 8001170:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001174:	9302      	str	r3, [sp, #8]
 8001176:	2301      	movs	r3, #1
 8001178:	9301      	str	r3, [sp, #4]
 800117a:	1dfb      	adds	r3, r7, #7
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2301      	movs	r3, #1
 8001180:	2207      	movs	r2, #7
 8001182:	21d0      	movs	r1, #208	; 0xd0
 8001184:	4819      	ldr	r0, [pc, #100]	; (80011ec <icm20948_init+0xa4>)
 8001186:	f002 fda1 	bl	8003ccc <HAL_I2C_Mem_Write>

    // Disable ICM internal I2C master (required for BYPASS)
	data = 0x00; // USER_CTRL (0x03)
 800118a:	2300      	movs	r3, #0
 800118c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, ICM20948_I2C_ADDR, 0x03, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 800118e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001192:	9302      	str	r3, [sp, #8]
 8001194:	2301      	movs	r3, #1
 8001196:	9301      	str	r3, [sp, #4]
 8001198:	1dfb      	adds	r3, r7, #7
 800119a:	9300      	str	r3, [sp, #0]
 800119c:	2301      	movs	r3, #1
 800119e:	2203      	movs	r2, #3
 80011a0:	21d0      	movs	r1, #208	; 0xd0
 80011a2:	4812      	ldr	r0, [pc, #72]	; (80011ec <icm20948_init+0xa4>)
 80011a4:	f002 fd92 	bl	8003ccc <HAL_I2C_Mem_Write>

	// Enable BYPASS so MCU can talk to AK09916 at 0x0C
	data = 0x02; // INT_PIN_CFG (0x0F): BYPASS_EN=1
 80011a8:	2302      	movs	r3, #2
 80011aa:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, 0x68<<1, 0x0F, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 80011ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011b0:	9302      	str	r3, [sp, #8]
 80011b2:	2301      	movs	r3, #1
 80011b4:	9301      	str	r3, [sp, #4]
 80011b6:	1dfb      	adds	r3, r7, #7
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	2301      	movs	r3, #1
 80011bc:	220f      	movs	r2, #15
 80011be:	21d0      	movs	r1, #208	; 0xd0
 80011c0:	480a      	ldr	r0, [pc, #40]	; (80011ec <icm20948_init+0xa4>)
 80011c2:	f002 fd83 	bl	8003ccc <HAL_I2C_Mem_Write>

	// Put AK09916 into continuous mode (e.g., 100 Hz)
	data = 0x08; // CNTL2 (0x31): 100 Hz
 80011c6:	2308      	movs	r3, #8
 80011c8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, 0x0C<<1, 0x31, I2C_MEMADD_SIZE_8BIT, &data, 1, 1000);
 80011ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ce:	9302      	str	r3, [sp, #8]
 80011d0:	2301      	movs	r3, #1
 80011d2:	9301      	str	r3, [sp, #4]
 80011d4:	1dfb      	adds	r3, r7, #7
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	2301      	movs	r3, #1
 80011da:	2231      	movs	r2, #49	; 0x31
 80011dc:	2118      	movs	r1, #24
 80011de:	4803      	ldr	r0, [pc, #12]	; (80011ec <icm20948_init+0xa4>)
 80011e0:	f002 fd74 	bl	8003ccc <HAL_I2C_Mem_Write>
}
 80011e4:	bf00      	nop
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000208 	.word	0x20000208

080011f0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]

	// prevent unused argument(s) compilation warning

	UNUSED(huart);

	if (command_len == MAX_BUF_SIZE - 1){ // for null terminator
 80011f8:	4b24      	ldr	r3, [pc, #144]	; (800128c <HAL_UART_RxCpltCallback+0x9c>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2b13      	cmp	r3, #19
 80011fe:	d109      	bne.n	8001214 <HAL_UART_RxCpltCallback+0x24>
		// TODO: transmit to the pi that command exceeds buffer.
		// Refresh the command buffer
		command_buf[0] = '\0';
 8001200:	4b23      	ldr	r3, [pc, #140]	; (8001290 <HAL_UART_RxCpltCallback+0xa0>)
 8001202:	2200      	movs	r2, #0
 8001204:	701a      	strb	r2, [r3, #0]
		command_len = 0;
 8001206:	4b21      	ldr	r3, [pc, #132]	; (800128c <HAL_UART_RxCpltCallback+0x9c>)
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
		display("out of spaaace", 1);
 800120c:	2101      	movs	r1, #1
 800120e:	4821      	ldr	r0, [pc, #132]	; (8001294 <HAL_UART_RxCpltCallback+0xa4>)
 8001210:	f7ff fe5c 	bl	8000ecc <display>
	}

	if (uart_input == ':') {
 8001214:	4b20      	ldr	r3, [pc, #128]	; (8001298 <HAL_UART_RxCpltCallback+0xa8>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	b2db      	uxtb	r3, r3
 800121a:	2b3a      	cmp	r3, #58	; 0x3a
 800121c:	d106      	bne.n	800122c <HAL_UART_RxCpltCallback+0x3c>
		command_len = 0;
 800121e:	4b1b      	ldr	r3, [pc, #108]	; (800128c <HAL_UART_RxCpltCallback+0x9c>)
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
		command_buf[0] = '\0';
 8001224:	4b1a      	ldr	r3, [pc, #104]	; (8001290 <HAL_UART_RxCpltCallback+0xa0>)
 8001226:	2200      	movs	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]
 800122a:	e01c      	b.n	8001266 <HAL_UART_RxCpltCallback+0x76>
	} else if (uart_input == ';'){
 800122c:	4b1a      	ldr	r3, [pc, #104]	; (8001298 <HAL_UART_RxCpltCallback+0xa8>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	b2db      	uxtb	r3, r3
 8001232:	2b3b      	cmp	r3, #59	; 0x3b
 8001234:	d10b      	bne.n	800124e <HAL_UART_RxCpltCallback+0x5e>
		command_buf[command_len] = '\0';
 8001236:	4b15      	ldr	r3, [pc, #84]	; (800128c <HAL_UART_RxCpltCallback+0x9c>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a15      	ldr	r2, [pc, #84]	; (8001290 <HAL_UART_RxCpltCallback+0xa0>)
 800123c:	2100      	movs	r1, #0
 800123e:	54d1      	strb	r1, [r2, r3]
		command_len = 0;
 8001240:	4b12      	ldr	r3, [pc, #72]	; (800128c <HAL_UART_RxCpltCallback+0x9c>)
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
		ready_parse = 1;
 8001246:	4b15      	ldr	r3, [pc, #84]	; (800129c <HAL_UART_RxCpltCallback+0xac>)
 8001248:	2201      	movs	r2, #1
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	e00b      	b.n	8001266 <HAL_UART_RxCpltCallback+0x76>
	} else {
		command_buf[command_len] = uart_input; // append only if not special character
 800124e:	4b0f      	ldr	r3, [pc, #60]	; (800128c <HAL_UART_RxCpltCallback+0x9c>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a11      	ldr	r2, [pc, #68]	; (8001298 <HAL_UART_RxCpltCallback+0xa8>)
 8001254:	7812      	ldrb	r2, [r2, #0]
 8001256:	b2d1      	uxtb	r1, r2
 8001258:	4a0d      	ldr	r2, [pc, #52]	; (8001290 <HAL_UART_RxCpltCallback+0xa0>)
 800125a:	54d1      	strb	r1, [r2, r3]
		command_len++;
 800125c:	4b0b      	ldr	r3, [pc, #44]	; (800128c <HAL_UART_RxCpltCallback+0x9c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	3301      	adds	r3, #1
 8001262:	4a0a      	ldr	r2, [pc, #40]	; (800128c <HAL_UART_RxCpltCallback+0x9c>)
 8001264:	6013      	str	r3, [r2, #0]
	}
	send("buf:");
 8001266:	480e      	ldr	r0, [pc, #56]	; (80012a0 <HAL_UART_RxCpltCallback+0xb0>)
 8001268:	f7ff fe5a 	bl	8000f20 <send>
	send(command_buf);
 800126c:	4808      	ldr	r0, [pc, #32]	; (8001290 <HAL_UART_RxCpltCallback+0xa0>)
 800126e:	f7ff fe57 	bl	8000f20 <send>
	send("     |");
 8001272:	480c      	ldr	r0, [pc, #48]	; (80012a4 <HAL_UART_RxCpltCallback+0xb4>)
 8001274:	f7ff fe54 	bl	8000f20 <send>
	// wait for another receive
	HAL_UART_Receive_IT(&huart3, &uart_input, 1);
 8001278:	2201      	movs	r2, #1
 800127a:	4907      	ldr	r1, [pc, #28]	; (8001298 <HAL_UART_RxCpltCallback+0xa8>)
 800127c:	480a      	ldr	r0, [pc, #40]	; (80012a8 <HAL_UART_RxCpltCallback+0xb8>)
 800127e:	f004 fefc 	bl	800607a <HAL_UART_Receive_IT>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000440 	.word	0x20000440
 8001290:	20000428 	.word	0x20000428
 8001294:	0800d49c 	.word	0x0800d49c
 8001298:	2000043c 	.word	0x2000043c
 800129c:	20000480 	.word	0x20000480
 80012a0:	0800d4ac 	.word	0x0800d4ac
 80012a4:	0800d4b4 	.word	0x0800d4b4
 80012a8:	200003c4 	.word	0x200003c4

080012ac <parse_command_thread>:

void parse_command_thread(void* args){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
	for(;;){
		if (ready_parse == 1){
 80012b4:	4b04      	ldr	r3, [pc, #16]	; (80012c8 <parse_command_thread+0x1c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d1fb      	bne.n	80012b4 <parse_command_thread+0x8>
			parse_command();
 80012bc:	f000 f806 	bl	80012cc <parse_command>
			osDelay(100);
 80012c0:	2064      	movs	r0, #100	; 0x64
 80012c2:	f005 ff83 	bl	80071cc <osDelay>
		if (ready_parse == 1){
 80012c6:	e7f5      	b.n	80012b4 <parse_command_thread+0x8>
 80012c8:	20000480 	.word	0x20000480

080012cc <parse_command>:
		}
	}
}

void parse_command(){
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
	if (ready_parse == 1){
 80012d2:	4b13      	ldr	r3, [pc, #76]	; (8001320 <parse_command+0x54>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d11d      	bne.n	8001316 <parse_command+0x4a>
		ready_parse = 0;
 80012da:	4b11      	ldr	r3, [pc, #68]	; (8001320 <parse_command+0x54>)
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
		char* token = strtok(command_buf, ";");
 80012e0:	4910      	ldr	r1, [pc, #64]	; (8001324 <parse_command+0x58>)
 80012e2:	4811      	ldr	r0, [pc, #68]	; (8001328 <parse_command+0x5c>)
 80012e4:	f009 f970 	bl	800a5c8 <strtok>
 80012e8:	6078      	str	r0, [r7, #4]

		while (token != NULL) {
 80012ea:	e00c      	b.n	8001306 <parse_command+0x3a>
			//xQueueSend(commandQueue, token, pdMS_TO_TICKS(100));
			xQueueSend(commandQueue, token, portMAX_DELAY);
 80012ec:	4b0f      	ldr	r3, [pc, #60]	; (800132c <parse_command+0x60>)
 80012ee:	6818      	ldr	r0, [r3, #0]
 80012f0:	2300      	movs	r3, #0
 80012f2:	f04f 32ff 	mov.w	r2, #4294967295
 80012f6:	6879      	ldr	r1, [r7, #4]
 80012f8:	f006 f9aa 	bl	8007650 <xQueueGenericSend>
			token = strtok(NULL, ";");
 80012fc:	4909      	ldr	r1, [pc, #36]	; (8001324 <parse_command+0x58>)
 80012fe:	2000      	movs	r0, #0
 8001300:	f009 f962 	bl	800a5c8 <strtok>
 8001304:	6078      	str	r0, [r7, #4]
		while (token != NULL) {
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d1ef      	bne.n	80012ec <parse_command+0x20>
		}

		memset(command_buf, 0, MAX_BUF_SIZE); //idk if i need this
 800130c:	2214      	movs	r2, #20
 800130e:	2100      	movs	r1, #0
 8001310:	4805      	ldr	r0, [pc, #20]	; (8001328 <parse_command+0x5c>)
 8001312:	f008 fc43 	bl	8009b9c <memset>
	}
}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000480 	.word	0x20000480
 8001324:	0800d4bc 	.word	0x0800d4bc
 8001328:	20000428 	.word	0x20000428
 800132c:	20000488 	.word	0x20000488

08001330 <execute_command_thread>:

void execute_command_thread(void* args){
 8001330:	b5b0      	push	{r4, r5, r7, lr}
 8001332:	b098      	sub	sp, #96	; 0x60
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	 */

	char tmp[20];
	char command[4]; // hard force command to only be 3 characters long
	int value;
	const char *commands[] = {"FWD\0", "BCK\0", "LFT\0", "RGT\0"
 8001338:	4b8e      	ldr	r3, [pc, #568]	; (8001574 <execute_command_thread+0x244>)
 800133a:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800133e:	461d      	mov	r5, r3
 8001340:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001342:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001344:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001348:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			, "FWL\0", "FWR\0", "BKL\0", "BKR\0"};

	Command cmd;

	for(;;){
		if(ready_execute == 1){
 800134c:	4b8a      	ldr	r3, [pc, #552]	; (8001578 <execute_command_thread+0x248>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d1fb      	bne.n	800134c <execute_command_thread+0x1c>
			if(xQueueReceive(commandQueue, &cmd, portMAX_DELAY) == pdPASS){
 8001354:	4b89      	ldr	r3, [pc, #548]	; (800157c <execute_command_thread+0x24c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f107 010c 	add.w	r1, r7, #12
 800135c:	f04f 32ff 	mov.w	r2, #4294967295
 8001360:	4618      	mov	r0, r3
 8001362:	f006 fb0f 	bl	8007984 <xQueueReceive>
 8001366:	4603      	mov	r3, r0
 8001368:	2b01      	cmp	r3, #1
 800136a:	d1ef      	bne.n	800134c <execute_command_thread+0x1c>
				ready_execute = 0;
 800136c:	4b82      	ldr	r3, [pc, #520]	; (8001578 <execute_command_thread+0x248>)
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
				//display(command_buf, 1);

				strcpy(tmp, "");
 8001372:	2300      	movs	r3, #0
 8001374:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
				value = 0;
 8001378:	2300      	movs	r3, #0
 800137a:	647b      	str	r3, [r7, #68]	; 0x44

				strncpy(tmp, (const char*)cmd.command, cmd.command_len); //get rid of volatile compilation warning
 800137c:	6a3a      	ldr	r2, [r7, #32]
 800137e:	f107 010c 	add.w	r1, r7, #12
 8001382:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001386:	4618      	mov	r0, r3
 8001388:	f009 f90b 	bl	800a5a2 <strncpy>
				tmp[cmd.command_len] = '\0';
 800138c:	6a3b      	ldr	r3, [r7, #32]
 800138e:	3360      	adds	r3, #96	; 0x60
 8001390:	443b      	add	r3, r7
 8001392:	2200      	movs	r2, #0
 8001394:	f803 2c14 	strb.w	r2, [r3, #-20]
				sscanf(tmp, "%s %d", command, &value);
 8001398:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800139c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80013a0:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 80013a4:	4976      	ldr	r1, [pc, #472]	; (8001580 <execute_command_thread+0x250>)
 80013a6:	f009 f88b 	bl	800a4c0 <siscanf>


				if (strcmp(command, commands[0]) == 0 ){ //FWD
 80013aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013ac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013b0:	4611      	mov	r1, r2
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7fe ff0c 	bl	80001d0 <strcmp>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d10c      	bne.n	80013d8 <execute_command_thread+0xa8>
					//sprintf(command, "MOVE FWD %d ms, %d", value, move_flag); //TESTING
					//display(command,1);
					move_flag = 1;
 80013be:	4b71      	ldr	r3, [pc, #452]	; (8001584 <execute_command_thread+0x254>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	601a      	str	r2, [r3, #0]
					delay_flag = value;
 80013c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013c6:	4a70      	ldr	r2, [pc, #448]	; (8001588 <execute_command_thread+0x258>)
 80013c8:	6013      	str	r3, [r2, #0]
					osDelay(value);
 80013ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013cc:	4618      	mov	r0, r3
 80013ce:	f005 fefd 	bl	80071cc <osDelay>
					send("OK!");
 80013d2:	486e      	ldr	r0, [pc, #440]	; (800158c <execute_command_thread+0x25c>)
 80013d4:	f7ff fda4 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[1]) == 0){ //BCK
 80013d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80013da:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013de:	4611      	mov	r1, r2
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7fe fef5 	bl	80001d0 <strcmp>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d10c      	bne.n	8001406 <execute_command_thread+0xd6>
					move_flag = 2;
 80013ec:	4b65      	ldr	r3, [pc, #404]	; (8001584 <execute_command_thread+0x254>)
 80013ee:	2202      	movs	r2, #2
 80013f0:	601a      	str	r2, [r3, #0]
					delay_flag = value;
 80013f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013f4:	4a64      	ldr	r2, [pc, #400]	; (8001588 <execute_command_thread+0x258>)
 80013f6:	6013      	str	r3, [r2, #0]
					osDelay(value);
 80013f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013fa:	4618      	mov	r0, r3
 80013fc:	f005 fee6 	bl	80071cc <osDelay>
					send("OK!");
 8001400:	4862      	ldr	r0, [pc, #392]	; (800158c <execute_command_thread+0x25c>)
 8001402:	f7ff fd8d 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[2]) == 0){ //LFT
 8001406:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001408:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800140c:	4611      	mov	r1, r2
 800140e:	4618      	mov	r0, r3
 8001410:	f7fe fede 	bl	80001d0 <strcmp>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d109      	bne.n	800142e <execute_command_thread+0xfe>
					turn_flag = value; //TODO: change to left
 800141a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800141c:	4a5c      	ldr	r2, [pc, #368]	; (8001590 <execute_command_thread+0x260>)
 800141e:	6013      	str	r3, [r2, #0]
					osDelay(1000);
 8001420:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001424:	f005 fed2 	bl	80071cc <osDelay>
					send("OK!");
 8001428:	4858      	ldr	r0, [pc, #352]	; (800158c <execute_command_thread+0x25c>)
 800142a:	f7ff fd79 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[3]) == 0){ //RGT
 800142e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001430:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001434:	4611      	mov	r1, r2
 8001436:	4618      	mov	r0, r3
 8001438:	f7fe feca 	bl	80001d0 <strcmp>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d109      	bne.n	8001456 <execute_command_thread+0x126>
					turn_flag = value; //TODO: change to right
 8001442:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001444:	4a52      	ldr	r2, [pc, #328]	; (8001590 <execute_command_thread+0x260>)
 8001446:	6013      	str	r3, [r2, #0]
					osDelay(1000);
 8001448:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800144c:	f005 febe 	bl	80071cc <osDelay>
					send("OK!");
 8001450:	484e      	ldr	r0, [pc, #312]	; (800158c <execute_command_thread+0x25c>)
 8001452:	f7ff fd65 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[4]) == 0){ //FL
 8001456:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001458:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800145c:	4611      	mov	r1, r2
 800145e:	4618      	mov	r0, r3
 8001460:	f7fe feb6 	bl	80001d0 <strcmp>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d117      	bne.n	800149a <execute_command_thread+0x16a>
					// hard coded for now, since i cant figure out the encoder pid shyttt
					turn_flag = SERVO_LEFT;
 800146a:	2278      	movs	r2, #120	; 0x78
 800146c:	4b48      	ldr	r3, [pc, #288]	; (8001590 <execute_command_thread+0x260>)
 800146e:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the wheel to turn
 8001470:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001474:	f005 feaa 	bl	80071cc <osDelay>
					move_flag = 1;
 8001478:	4b42      	ldr	r3, [pc, #264]	; (8001584 <execute_command_thread+0x254>)
 800147a:	2201      	movs	r2, #1
 800147c:	601a      	str	r2, [r3, #0]
					delay_flag = 1300;
 800147e:	4b42      	ldr	r3, [pc, #264]	; (8001588 <execute_command_thread+0x258>)
 8001480:	f240 5214 	movw	r2, #1300	; 0x514
 8001484:	601a      	str	r2, [r3, #0]
					osDelay(1300);
 8001486:	f240 5014 	movw	r0, #1300	; 0x514
 800148a:	f005 fe9f 	bl	80071cc <osDelay>
					turn_flag = SERVO_STRAIGHT;
 800148e:	22ac      	movs	r2, #172	; 0xac
 8001490:	4b3f      	ldr	r3, [pc, #252]	; (8001590 <execute_command_thread+0x260>)
 8001492:	601a      	str	r2, [r3, #0]
					send("OK!");
 8001494:	483d      	ldr	r0, [pc, #244]	; (800158c <execute_command_thread+0x25c>)
 8001496:	f7ff fd43 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[5]) == 0){ //FR
 800149a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800149c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014a0:	4611      	mov	r1, r2
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7fe fe94 	bl	80001d0 <strcmp>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d117      	bne.n	80014de <execute_command_thread+0x1ae>
					turn_flag = SERVO_RIGHT;
 80014ae:	22f0      	movs	r2, #240	; 0xf0
 80014b0:	4b37      	ldr	r3, [pc, #220]	; (8001590 <execute_command_thread+0x260>)
 80014b2:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the wheel to turn
 80014b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014b8:	f005 fe88 	bl	80071cc <osDelay>
					move_flag = 1;
 80014bc:	4b31      	ldr	r3, [pc, #196]	; (8001584 <execute_command_thread+0x254>)
 80014be:	2201      	movs	r2, #1
 80014c0:	601a      	str	r2, [r3, #0]
					delay_flag = 1500;
 80014c2:	4b31      	ldr	r3, [pc, #196]	; (8001588 <execute_command_thread+0x258>)
 80014c4:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80014c8:	601a      	str	r2, [r3, #0]
					osDelay(1500);
 80014ca:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80014ce:	f005 fe7d 	bl	80071cc <osDelay>
					turn_flag = SERVO_STRAIGHT;
 80014d2:	22ac      	movs	r2, #172	; 0xac
 80014d4:	4b2e      	ldr	r3, [pc, #184]	; (8001590 <execute_command_thread+0x260>)
 80014d6:	601a      	str	r2, [r3, #0]
					send("OK!");
 80014d8:	482c      	ldr	r0, [pc, #176]	; (800158c <execute_command_thread+0x25c>)
 80014da:	f7ff fd21 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[6]) == 0){ //BL
 80014de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80014e0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014e4:	4611      	mov	r1, r2
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7fe fe72 	bl	80001d0 <strcmp>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d117      	bne.n	8001522 <execute_command_thread+0x1f2>
					// hard coded for now, since i cant figure out the encoder pid shyttt
					turn_flag = SERVO_LEFT;
 80014f2:	2278      	movs	r2, #120	; 0x78
 80014f4:	4b26      	ldr	r3, [pc, #152]	; (8001590 <execute_command_thread+0x260>)
 80014f6:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the wheel to turn
 80014f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014fc:	f005 fe66 	bl	80071cc <osDelay>
					move_flag = 2;
 8001500:	4b20      	ldr	r3, [pc, #128]	; (8001584 <execute_command_thread+0x254>)
 8001502:	2202      	movs	r2, #2
 8001504:	601a      	str	r2, [r3, #0]
					delay_flag = 1200;
 8001506:	4b20      	ldr	r3, [pc, #128]	; (8001588 <execute_command_thread+0x258>)
 8001508:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800150c:	601a      	str	r2, [r3, #0]
					osDelay(1200);
 800150e:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8001512:	f005 fe5b 	bl	80071cc <osDelay>
					turn_flag = SERVO_STRAIGHT;
 8001516:	22ac      	movs	r2, #172	; 0xac
 8001518:	4b1d      	ldr	r3, [pc, #116]	; (8001590 <execute_command_thread+0x260>)
 800151a:	601a      	str	r2, [r3, #0]
					send("OK!");
 800151c:	481b      	ldr	r0, [pc, #108]	; (800158c <execute_command_thread+0x25c>)
 800151e:	f7ff fcff 	bl	8000f20 <send>
				}
				if (strcmp(command, commands[7]) == 0){ //BR
 8001522:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001524:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001528:	4611      	mov	r1, r2
 800152a:	4618      	mov	r0, r3
 800152c:	f7fe fe50 	bl	80001d0 <strcmp>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d117      	bne.n	8001566 <execute_command_thread+0x236>
					turn_flag = SERVO_RIGHT;
 8001536:	22f0      	movs	r2, #240	; 0xf0
 8001538:	4b15      	ldr	r3, [pc, #84]	; (8001590 <execute_command_thread+0x260>)
 800153a:	601a      	str	r2, [r3, #0]
					osDelay(500); // wait for the wheel to turn
 800153c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001540:	f005 fe44 	bl	80071cc <osDelay>
					move_flag = 2;
 8001544:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <execute_command_thread+0x254>)
 8001546:	2202      	movs	r2, #2
 8001548:	601a      	str	r2, [r3, #0]
					delay_flag = 1500;
 800154a:	4b0f      	ldr	r3, [pc, #60]	; (8001588 <execute_command_thread+0x258>)
 800154c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001550:	601a      	str	r2, [r3, #0]
					osDelay(1500);
 8001552:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001556:	f005 fe39 	bl	80071cc <osDelay>
					turn_flag = SERVO_STRAIGHT;
 800155a:	22ac      	movs	r2, #172	; 0xac
 800155c:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <execute_command_thread+0x260>)
 800155e:	601a      	str	r2, [r3, #0]
					send("OK!");
 8001560:	480a      	ldr	r0, [pc, #40]	; (800158c <execute_command_thread+0x25c>)
 8001562:	f7ff fcdd 	bl	8000f20 <send>
				//memset(command_buf, 0, MAX_BUF_SIZE);

				// wait 100ms after each command so the bot has time to stop...
				// idk if this is necessary, maybe can try to remove this in the future?
				// might have to change the motorthread, there is a race condition without this delay...
				osDelay(100);
 8001566:	2064      	movs	r0, #100	; 0x64
 8001568:	f005 fe30 	bl	80071cc <osDelay>
				ready_execute = 1;
 800156c:	4b02      	ldr	r3, [pc, #8]	; (8001578 <execute_command_thread+0x248>)
 800156e:	2201      	movs	r2, #1
 8001570:	601a      	str	r2, [r3, #0]
		if(ready_execute == 1){
 8001572:	e6eb      	b.n	800134c <execute_command_thread+0x1c>
 8001574:	0800d4cc 	.word	0x0800d4cc
 8001578:	20000000 	.word	0x20000000
 800157c:	20000488 	.word	0x20000488
 8001580:	0800d4c0 	.word	0x0800d4c0
 8001584:	20000484 	.word	0x20000484
 8001588:	20000004 	.word	0x20000004
 800158c:	0800d4c8 	.word	0x0800d4c8
 8001590:	20000008 	.word	0x20000008

08001594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001598:	f001 fb40 	bl	8002c1c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800159c:	f000 f8c2 	bl	8001724 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015a0:	f000 fb7c 	bl	8001c9c <MX_GPIO_Init>
  MX_TIM12_Init();
 80015a4:	f000 fae2 	bl	8001b6c <MX_TIM12_Init>
  MX_USART3_UART_Init();
 80015a8:	f000 fb4e 	bl	8001c48 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80015ac:	f000 f946 	bl	800183c <MX_TIM2_Init>
  MX_TIM3_Init();
 80015b0:	f000 f998 	bl	80018e4 <MX_TIM3_Init>
  MX_TIM4_Init();
 80015b4:	f000 f9ea 	bl	800198c <MX_TIM4_Init>
  MX_TIM9_Init();
 80015b8:	f000 fa6a 	bl	8001a90 <MX_TIM9_Init>
  MX_I2C2_Init();
 80015bc:	f000 f910 	bl	80017e0 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 80015c0:	f001 fa9e 	bl	8002b00 <OLED_Init>
  IR_Sensors_Init();
 80015c4:	f000 fd56 	bl	8002074 <IR_Sensors_Init>

  // SERVO
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 80015c8:	2100      	movs	r1, #0
 80015ca:	4836      	ldr	r0, [pc, #216]	; (80016a4 <main+0x110>)
 80015cc:	f003 fd64 	bl	8005098 <HAL_TIM_PWM_Start>

  // DC MOTORS
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80015d0:	2108      	movs	r1, #8
 80015d2:	4835      	ldr	r0, [pc, #212]	; (80016a8 <main+0x114>)
 80015d4:	f003 fd60 	bl	8005098 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80015d8:	210c      	movs	r1, #12
 80015da:	4833      	ldr	r0, [pc, #204]	; (80016a8 <main+0x114>)
 80015dc:	f003 fd5c 	bl	8005098 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 80015e0:	2100      	movs	r1, #0
 80015e2:	4832      	ldr	r0, [pc, #200]	; (80016ac <main+0x118>)
 80015e4:	f003 fd58 	bl	8005098 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 80015e8:	2104      	movs	r1, #4
 80015ea:	4830      	ldr	r0, [pc, #192]	; (80016ac <main+0x118>)
 80015ec:	f003 fd54 	bl	8005098 <HAL_TIM_PWM_Start>

  // encoders?
  HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_ALL);
 80015f0:	213c      	movs	r1, #60	; 0x3c
 80015f2:	482f      	ldr	r0, [pc, #188]	; (80016b0 <main+0x11c>)
 80015f4:	f003 febe 	bl	8005374 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 80015f8:	213c      	movs	r1, #60	; 0x3c
 80015fa:	482e      	ldr	r0, [pc, #184]	; (80016b4 <main+0x120>)
 80015fc:	f003 feba 	bl	8005374 <HAL_TIM_Encoder_Start>


  // wait for an input
  // reads 1 character at a time
  HAL_UART_Receive_IT(&huart3, (uint8_t *) &uart_input, 1);
 8001600:	2201      	movs	r2, #1
 8001602:	492d      	ldr	r1, [pc, #180]	; (80016b8 <main+0x124>)
 8001604:	482d      	ldr	r0, [pc, #180]	; (80016bc <main+0x128>)
 8001606:	f004 fd38 	bl	800607a <HAL_UART_Receive_IT>
  //HAL_UART_Transmit_IT(&huart3, (uint8_t *) &command_buf, command_len, 0xFFFF); // send instruction

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800160a:	f005 fd03 	bl	8007014 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  commandQueue = xQueueCreate(2, sizeof(Command));
 800160e:	2200      	movs	r2, #0
 8001610:	2118      	movs	r1, #24
 8001612:	2002      	movs	r0, #2
 8001614:	f005 ffbe 	bl	8007594 <xQueueGenericCreate>
 8001618:	4603      	mov	r3, r0
 800161a:	4a29      	ldr	r2, [pc, #164]	; (80016c0 <main+0x12c>)
 800161c:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800161e:	4a29      	ldr	r2, [pc, #164]	; (80016c4 <main+0x130>)
 8001620:	2100      	movs	r1, #0
 8001622:	4829      	ldr	r0, [pc, #164]	; (80016c8 <main+0x134>)
 8001624:	f005 fd40 	bl	80070a8 <osThreadNew>
 8001628:	4603      	mov	r3, r0
 800162a:	4a28      	ldr	r2, [pc, #160]	; (80016cc <main+0x138>)
 800162c:	6013      	str	r3, [r2, #0]

  /* creation of EncoderTask */
  EncoderTaskHandle = osThreadNew(encoder, NULL, &EncoderTask_attributes);
 800162e:	4a28      	ldr	r2, [pc, #160]	; (80016d0 <main+0x13c>)
 8001630:	2100      	movs	r1, #0
 8001632:	4828      	ldr	r0, [pc, #160]	; (80016d4 <main+0x140>)
 8001634:	f005 fd38 	bl	80070a8 <osThreadNew>
 8001638:	4603      	mov	r3, r0
 800163a:	4a27      	ldr	r2, [pc, #156]	; (80016d8 <main+0x144>)
 800163c:	6013      	str	r3, [r2, #0]

  /* creation of readICMTask */
  readICMTaskHandle = osThreadNew(readICM, NULL, &readICMTask_attributes);
 800163e:	4a27      	ldr	r2, [pc, #156]	; (80016dc <main+0x148>)
 8001640:	2100      	movs	r1, #0
 8001642:	4827      	ldr	r0, [pc, #156]	; (80016e0 <main+0x14c>)
 8001644:	f005 fd30 	bl	80070a8 <osThreadNew>
 8001648:	4603      	mov	r3, r0
 800164a:	4a26      	ldr	r2, [pc, #152]	; (80016e4 <main+0x150>)
 800164c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  oledTaskHandle = osThreadNew(display_thread, NULL, &oledTask_attributes);
 800164e:	4a26      	ldr	r2, [pc, #152]	; (80016e8 <main+0x154>)
 8001650:	2100      	movs	r1, #0
 8001652:	4826      	ldr	r0, [pc, #152]	; (80016ec <main+0x158>)
 8001654:	f005 fd28 	bl	80070a8 <osThreadNew>
 8001658:	4603      	mov	r3, r0
 800165a:	4a25      	ldr	r2, [pc, #148]	; (80016f0 <main+0x15c>)
 800165c:	6013      	str	r3, [r2, #0]
  moveTaskHandle = osThreadNew(testMoveThread, NULL, &moveTask_attributes);
 800165e:	4a25      	ldr	r2, [pc, #148]	; (80016f4 <main+0x160>)
 8001660:	2100      	movs	r1, #0
 8001662:	4825      	ldr	r0, [pc, #148]	; (80016f8 <main+0x164>)
 8001664:	f005 fd20 	bl	80070a8 <osThreadNew>
 8001668:	4603      	mov	r3, r0
 800166a:	4a24      	ldr	r2, [pc, #144]	; (80016fc <main+0x168>)
 800166c:	6013      	str	r3, [r2, #0]
  turnTaskHandle = osThreadNew(testTurnThread, NULL, &turnTask_attributes);
 800166e:	4a24      	ldr	r2, [pc, #144]	; (8001700 <main+0x16c>)
 8001670:	2100      	movs	r1, #0
 8001672:	4824      	ldr	r0, [pc, #144]	; (8001704 <main+0x170>)
 8001674:	f005 fd18 	bl	80070a8 <osThreadNew>
 8001678:	4603      	mov	r3, r0
 800167a:	4a23      	ldr	r2, [pc, #140]	; (8001708 <main+0x174>)
 800167c:	6013      	str	r3, [r2, #0]
  parseCommandTaskHandle = osThreadNew(parse_command_thread, NULL, &parseCommandTask_attributes);
 800167e:	4a23      	ldr	r2, [pc, #140]	; (800170c <main+0x178>)
 8001680:	2100      	movs	r1, #0
 8001682:	4823      	ldr	r0, [pc, #140]	; (8001710 <main+0x17c>)
 8001684:	f005 fd10 	bl	80070a8 <osThreadNew>
 8001688:	4603      	mov	r3, r0
 800168a:	4a22      	ldr	r2, [pc, #136]	; (8001714 <main+0x180>)
 800168c:	6013      	str	r3, [r2, #0]
  executeCommandTaskHandle = osThreadNew(execute_command_thread, NULL, &executeCommandTask_attributes);
 800168e:	4a22      	ldr	r2, [pc, #136]	; (8001718 <main+0x184>)
 8001690:	2100      	movs	r1, #0
 8001692:	4822      	ldr	r0, [pc, #136]	; (800171c <main+0x188>)
 8001694:	f005 fd08 	bl	80070a8 <osThreadNew>
 8001698:	4603      	mov	r3, r0
 800169a:	4a21      	ldr	r2, [pc, #132]	; (8001720 <main+0x18c>)
 800169c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800169e:	f005 fcdd 	bl	800705c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80016a2:	e7fe      	b.n	80016a2 <main+0x10e>
 80016a4:	2000037c 	.word	0x2000037c
 80016a8:	200002ec 	.word	0x200002ec
 80016ac:	20000334 	.word	0x20000334
 80016b0:	2000025c 	.word	0x2000025c
 80016b4:	200002a4 	.word	0x200002a4
 80016b8:	2000043c 	.word	0x2000043c
 80016bc:	200003c4 	.word	0x200003c4
 80016c0:	20000488 	.word	0x20000488
 80016c4:	0800d550 	.word	0x0800d550
 80016c8:	08001dc5 	.word	0x08001dc5
 80016cc:	20000408 	.word	0x20000408
 80016d0:	0800d574 	.word	0x0800d574
 80016d4:	08001ded 	.word	0x08001ded
 80016d8:	2000040c 	.word	0x2000040c
 80016dc:	0800d598 	.word	0x0800d598
 80016e0:	08001f01 	.word	0x08001f01
 80016e4:	20000410 	.word	0x20000410
 80016e8:	0800d5bc 	.word	0x0800d5bc
 80016ec:	08000f45 	.word	0x08000f45
 80016f0:	20000414 	.word	0x20000414
 80016f4:	0800d604 	.word	0x0800d604
 80016f8:	08001065 	.word	0x08001065
 80016fc:	2000041c 	.word	0x2000041c
 8001700:	0800d5e0 	.word	0x0800d5e0
 8001704:	080010c5 	.word	0x080010c5
 8001708:	20000418 	.word	0x20000418
 800170c:	0800d628 	.word	0x0800d628
 8001710:	080012ad 	.word	0x080012ad
 8001714:	20000420 	.word	0x20000420
 8001718:	0800d64c 	.word	0x0800d64c
 800171c:	08001331 	.word	0x08001331
 8001720:	20000424 	.word	0x20000424

08001724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b094      	sub	sp, #80	; 0x50
 8001728:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800172a:	f107 0320 	add.w	r3, r7, #32
 800172e:	2230      	movs	r2, #48	; 0x30
 8001730:	2100      	movs	r1, #0
 8001732:	4618      	mov	r0, r3
 8001734:	f008 fa32 	bl	8009b9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001738:	f107 030c 	add.w	r3, r7, #12
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	605a      	str	r2, [r3, #4]
 8001742:	609a      	str	r2, [r3, #8]
 8001744:	60da      	str	r2, [r3, #12]
 8001746:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001748:	2300      	movs	r3, #0
 800174a:	60bb      	str	r3, [r7, #8]
 800174c:	4b22      	ldr	r3, [pc, #136]	; (80017d8 <SystemClock_Config+0xb4>)
 800174e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001750:	4a21      	ldr	r2, [pc, #132]	; (80017d8 <SystemClock_Config+0xb4>)
 8001752:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001756:	6413      	str	r3, [r2, #64]	; 0x40
 8001758:	4b1f      	ldr	r3, [pc, #124]	; (80017d8 <SystemClock_Config+0xb4>)
 800175a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001764:	2300      	movs	r3, #0
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	4b1c      	ldr	r3, [pc, #112]	; (80017dc <SystemClock_Config+0xb8>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a1b      	ldr	r2, [pc, #108]	; (80017dc <SystemClock_Config+0xb8>)
 800176e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001772:	6013      	str	r3, [r2, #0]
 8001774:	4b19      	ldr	r3, [pc, #100]	; (80017dc <SystemClock_Config+0xb8>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800177c:	607b      	str	r3, [r7, #4]
 800177e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001780:	2302      	movs	r3, #2
 8001782:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001784:	2301      	movs	r3, #1
 8001786:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001788:	2310      	movs	r3, #16
 800178a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800178c:	2300      	movs	r3, #0
 800178e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001790:	f107 0320 	add.w	r3, r7, #32
 8001794:	4618      	mov	r0, r3
 8001796:	f002 ff7f 	bl	8004698 <HAL_RCC_OscConfig>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80017a0:	f000 fc62 	bl	8002068 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017a4:	230f      	movs	r3, #15
 80017a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80017a8:	2300      	movs	r3, #0
 80017aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017b0:	2300      	movs	r3, #0
 80017b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017b4:	2300      	movs	r3, #0
 80017b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80017b8:	f107 030c 	add.w	r3, r7, #12
 80017bc:	2100      	movs	r1, #0
 80017be:	4618      	mov	r0, r3
 80017c0:	f003 f9e2 	bl	8004b88 <HAL_RCC_ClockConfig>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80017ca:	f000 fc4d 	bl	8002068 <Error_Handler>
  }
}
 80017ce:	bf00      	nop
 80017d0:	3750      	adds	r7, #80	; 0x50
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40023800 	.word	0x40023800
 80017dc:	40007000 	.word	0x40007000

080017e0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80017e4:	4b12      	ldr	r3, [pc, #72]	; (8001830 <MX_I2C2_Init+0x50>)
 80017e6:	4a13      	ldr	r2, [pc, #76]	; (8001834 <MX_I2C2_Init+0x54>)
 80017e8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80017ea:	4b11      	ldr	r3, [pc, #68]	; (8001830 <MX_I2C2_Init+0x50>)
 80017ec:	4a12      	ldr	r2, [pc, #72]	; (8001838 <MX_I2C2_Init+0x58>)
 80017ee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017f0:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <MX_I2C2_Init+0x50>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80017f6:	4b0e      	ldr	r3, [pc, #56]	; (8001830 <MX_I2C2_Init+0x50>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017fc:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <MX_I2C2_Init+0x50>)
 80017fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001802:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001804:	4b0a      	ldr	r3, [pc, #40]	; (8001830 <MX_I2C2_Init+0x50>)
 8001806:	2200      	movs	r2, #0
 8001808:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800180a:	4b09      	ldr	r3, [pc, #36]	; (8001830 <MX_I2C2_Init+0x50>)
 800180c:	2200      	movs	r2, #0
 800180e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001810:	4b07      	ldr	r3, [pc, #28]	; (8001830 <MX_I2C2_Init+0x50>)
 8001812:	2200      	movs	r2, #0
 8001814:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001816:	4b06      	ldr	r3, [pc, #24]	; (8001830 <MX_I2C2_Init+0x50>)
 8001818:	2200      	movs	r2, #0
 800181a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800181c:	4804      	ldr	r0, [pc, #16]	; (8001830 <MX_I2C2_Init+0x50>)
 800181e:	f001 fded 	bl	80033fc <HAL_I2C_Init>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001828:	f000 fc1e 	bl	8002068 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800182c:	bf00      	nop
 800182e:	bd80      	pop	{r7, pc}
 8001830:	20000208 	.word	0x20000208
 8001834:	40005800 	.word	0x40005800
 8001838:	00061a80 	.word	0x00061a80

0800183c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08c      	sub	sp, #48	; 0x30
 8001840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001842:	f107 030c 	add.w	r3, r7, #12
 8001846:	2224      	movs	r2, #36	; 0x24
 8001848:	2100      	movs	r1, #0
 800184a:	4618      	mov	r0, r3
 800184c:	f008 f9a6 	bl	8009b9c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001858:	4b21      	ldr	r3, [pc, #132]	; (80018e0 <MX_TIM2_Init+0xa4>)
 800185a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800185e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001860:	4b1f      	ldr	r3, [pc, #124]	; (80018e0 <MX_TIM2_Init+0xa4>)
 8001862:	2200      	movs	r2, #0
 8001864:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001866:	4b1e      	ldr	r3, [pc, #120]	; (80018e0 <MX_TIM2_Init+0xa4>)
 8001868:	2200      	movs	r2, #0
 800186a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800186c:	4b1c      	ldr	r3, [pc, #112]	; (80018e0 <MX_TIM2_Init+0xa4>)
 800186e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001872:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001874:	4b1a      	ldr	r3, [pc, #104]	; (80018e0 <MX_TIM2_Init+0xa4>)
 8001876:	2200      	movs	r2, #0
 8001878:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800187a:	4b19      	ldr	r3, [pc, #100]	; (80018e0 <MX_TIM2_Init+0xa4>)
 800187c:	2200      	movs	r2, #0
 800187e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001880:	2303      	movs	r3, #3
 8001882:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001884:	2300      	movs	r3, #0
 8001886:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001888:	2301      	movs	r3, #1
 800188a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800188c:	2300      	movs	r3, #0
 800188e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001890:	230a      	movs	r3, #10
 8001892:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001894:	2300      	movs	r3, #0
 8001896:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001898:	2301      	movs	r3, #1
 800189a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800189c:	2300      	movs	r3, #0
 800189e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80018a0:	230a      	movs	r3, #10
 80018a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	4619      	mov	r1, r3
 80018aa:	480d      	ldr	r0, [pc, #52]	; (80018e0 <MX_TIM2_Init+0xa4>)
 80018ac:	f003 fcbc 	bl	8005228 <HAL_TIM_Encoder_Init>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80018b6:	f000 fbd7 	bl	8002068 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ba:	2300      	movs	r3, #0
 80018bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018be:	2300      	movs	r3, #0
 80018c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80018c2:	1d3b      	adds	r3, r7, #4
 80018c4:	4619      	mov	r1, r3
 80018c6:	4806      	ldr	r0, [pc, #24]	; (80018e0 <MX_TIM2_Init+0xa4>)
 80018c8:	f004 fa7c 	bl	8005dc4 <HAL_TIMEx_MasterConfigSynchronization>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80018d2:	f000 fbc9 	bl	8002068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018d6:	bf00      	nop
 80018d8:	3730      	adds	r7, #48	; 0x30
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	2000025c 	.word	0x2000025c

080018e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b08c      	sub	sp, #48	; 0x30
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018ea:	f107 030c 	add.w	r3, r7, #12
 80018ee:	2224      	movs	r2, #36	; 0x24
 80018f0:	2100      	movs	r1, #0
 80018f2:	4618      	mov	r0, r3
 80018f4:	f008 f952 	bl	8009b9c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f8:	1d3b      	adds	r3, r7, #4
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001900:	4b20      	ldr	r3, [pc, #128]	; (8001984 <MX_TIM3_Init+0xa0>)
 8001902:	4a21      	ldr	r2, [pc, #132]	; (8001988 <MX_TIM3_Init+0xa4>)
 8001904:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001906:	4b1f      	ldr	r3, [pc, #124]	; (8001984 <MX_TIM3_Init+0xa0>)
 8001908:	2200      	movs	r2, #0
 800190a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800190c:	4b1d      	ldr	r3, [pc, #116]	; (8001984 <MX_TIM3_Init+0xa0>)
 800190e:	2200      	movs	r2, #0
 8001910:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001912:	4b1c      	ldr	r3, [pc, #112]	; (8001984 <MX_TIM3_Init+0xa0>)
 8001914:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001918:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800191a:	4b1a      	ldr	r3, [pc, #104]	; (8001984 <MX_TIM3_Init+0xa0>)
 800191c:	2200      	movs	r2, #0
 800191e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001920:	4b18      	ldr	r3, [pc, #96]	; (8001984 <MX_TIM3_Init+0xa0>)
 8001922:	2200      	movs	r2, #0
 8001924:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001926:	2303      	movs	r3, #3
 8001928:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800192e:	2301      	movs	r3, #1
 8001930:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001932:	2300      	movs	r3, #0
 8001934:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001936:	230a      	movs	r3, #10
 8001938:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800193a:	2300      	movs	r3, #0
 800193c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800193e:	2301      	movs	r3, #1
 8001940:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001942:	2300      	movs	r3, #0
 8001944:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001946:	2300      	movs	r3, #0
 8001948:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800194a:	f107 030c 	add.w	r3, r7, #12
 800194e:	4619      	mov	r1, r3
 8001950:	480c      	ldr	r0, [pc, #48]	; (8001984 <MX_TIM3_Init+0xa0>)
 8001952:	f003 fc69 	bl	8005228 <HAL_TIM_Encoder_Init>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800195c:	f000 fb84 	bl	8002068 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001960:	2300      	movs	r3, #0
 8001962:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001964:	2300      	movs	r3, #0
 8001966:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001968:	1d3b      	adds	r3, r7, #4
 800196a:	4619      	mov	r1, r3
 800196c:	4805      	ldr	r0, [pc, #20]	; (8001984 <MX_TIM3_Init+0xa0>)
 800196e:	f004 fa29 	bl	8005dc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001978:	f000 fb76 	bl	8002068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800197c:	bf00      	nop
 800197e:	3730      	adds	r7, #48	; 0x30
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	200002a4 	.word	0x200002a4
 8001988:	40000400 	.word	0x40000400

0800198c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b08e      	sub	sp, #56	; 0x38
 8001990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001992:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001996:	2200      	movs	r2, #0
 8001998:	601a      	str	r2, [r3, #0]
 800199a:	605a      	str	r2, [r3, #4]
 800199c:	609a      	str	r2, [r3, #8]
 800199e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a0:	f107 0320 	add.w	r3, r7, #32
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019aa:	1d3b      	adds	r3, r7, #4
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]
 80019b8:	615a      	str	r2, [r3, #20]
 80019ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80019bc:	4b32      	ldr	r3, [pc, #200]	; (8001a88 <MX_TIM4_Init+0xfc>)
 80019be:	4a33      	ldr	r2, [pc, #204]	; (8001a8c <MX_TIM4_Init+0x100>)
 80019c0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80019c2:	4b31      	ldr	r3, [pc, #196]	; (8001a88 <MX_TIM4_Init+0xfc>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c8:	4b2f      	ldr	r3, [pc, #188]	; (8001a88 <MX_TIM4_Init+0xfc>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 80019ce:	4b2e      	ldr	r3, [pc, #184]	; (8001a88 <MX_TIM4_Init+0xfc>)
 80019d0:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80019d4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019d6:	4b2c      	ldr	r3, [pc, #176]	; (8001a88 <MX_TIM4_Init+0xfc>)
 80019d8:	2200      	movs	r2, #0
 80019da:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019dc:	4b2a      	ldr	r3, [pc, #168]	; (8001a88 <MX_TIM4_Init+0xfc>)
 80019de:	2200      	movs	r2, #0
 80019e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80019e2:	4829      	ldr	r0, [pc, #164]	; (8001a88 <MX_TIM4_Init+0xfc>)
 80019e4:	f003 fab0 	bl	8004f48 <HAL_TIM_Base_Init>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80019ee:	f000 fb3b 	bl	8002068 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019f6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80019f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019fc:	4619      	mov	r1, r3
 80019fe:	4822      	ldr	r0, [pc, #136]	; (8001a88 <MX_TIM4_Init+0xfc>)
 8001a00:	f003 fe08 	bl	8005614 <HAL_TIM_ConfigClockSource>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001a0a:	f000 fb2d 	bl	8002068 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001a0e:	481e      	ldr	r0, [pc, #120]	; (8001a88 <MX_TIM4_Init+0xfc>)
 8001a10:	f003 fae9 	bl	8004fe6 <HAL_TIM_PWM_Init>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001a1a:	f000 fb25 	bl	8002068 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a22:	2300      	movs	r3, #0
 8001a24:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a26:	f107 0320 	add.w	r3, r7, #32
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4816      	ldr	r0, [pc, #88]	; (8001a88 <MX_TIM4_Init+0xfc>)
 8001a2e:	f004 f9c9 	bl	8005dc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001a38:	f000 fb16 	bl	8002068 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a3c:	2360      	movs	r3, #96	; 0x60
 8001a3e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a40:	2300      	movs	r3, #0
 8001a42:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001a44:	2302      	movs	r3, #2
 8001a46:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a4c:	1d3b      	adds	r3, r7, #4
 8001a4e:	2208      	movs	r2, #8
 8001a50:	4619      	mov	r1, r3
 8001a52:	480d      	ldr	r0, [pc, #52]	; (8001a88 <MX_TIM4_Init+0xfc>)
 8001a54:	f003 fd1c 	bl	8005490 <HAL_TIM_PWM_ConfigChannel>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001a5e:	f000 fb03 	bl	8002068 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a62:	1d3b      	adds	r3, r7, #4
 8001a64:	220c      	movs	r2, #12
 8001a66:	4619      	mov	r1, r3
 8001a68:	4807      	ldr	r0, [pc, #28]	; (8001a88 <MX_TIM4_Init+0xfc>)
 8001a6a:	f003 fd11 	bl	8005490 <HAL_TIM_PWM_ConfigChannel>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001a74:	f000 faf8 	bl	8002068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001a78:	4803      	ldr	r0, [pc, #12]	; (8001a88 <MX_TIM4_Init+0xfc>)
 8001a7a:	f000 fc8d 	bl	8002398 <HAL_TIM_MspPostInit>

}
 8001a7e:	bf00      	nop
 8001a80:	3738      	adds	r7, #56	; 0x38
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	200002ec 	.word	0x200002ec
 8001a8c:	40000800 	.word	0x40000800

08001a90 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08c      	sub	sp, #48	; 0x30
 8001a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a96:	f107 0320 	add.w	r3, r7, #32
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	609a      	str	r2, [r3, #8]
 8001aa2:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aa4:	1d3b      	adds	r3, r7, #4
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	605a      	str	r2, [r3, #4]
 8001aac:	609a      	str	r2, [r3, #8]
 8001aae:	60da      	str	r2, [r3, #12]
 8001ab0:	611a      	str	r2, [r3, #16]
 8001ab2:	615a      	str	r2, [r3, #20]
 8001ab4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001ab6:	4b2b      	ldr	r3, [pc, #172]	; (8001b64 <MX_TIM9_Init+0xd4>)
 8001ab8:	4a2b      	ldr	r2, [pc, #172]	; (8001b68 <MX_TIM9_Init+0xd8>)
 8001aba:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8001abc:	4b29      	ldr	r3, [pc, #164]	; (8001b64 <MX_TIM9_Init+0xd4>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac2:	4b28      	ldr	r3, [pc, #160]	; (8001b64 <MX_TIM9_Init+0xd4>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 7199;
 8001ac8:	4b26      	ldr	r3, [pc, #152]	; (8001b64 <MX_TIM9_Init+0xd4>)
 8001aca:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001ace:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad0:	4b24      	ldr	r3, [pc, #144]	; (8001b64 <MX_TIM9_Init+0xd4>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad6:	4b23      	ldr	r3, [pc, #140]	; (8001b64 <MX_TIM9_Init+0xd4>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001adc:	4821      	ldr	r0, [pc, #132]	; (8001b64 <MX_TIM9_Init+0xd4>)
 8001ade:	f003 fa33 	bl	8004f48 <HAL_TIM_Base_Init>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001ae8:	f000 fabe 	bl	8002068 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001af0:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001af2:	f107 0320 	add.w	r3, r7, #32
 8001af6:	4619      	mov	r1, r3
 8001af8:	481a      	ldr	r0, [pc, #104]	; (8001b64 <MX_TIM9_Init+0xd4>)
 8001afa:	f003 fd8b 	bl	8005614 <HAL_TIM_ConfigClockSource>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001b04:	f000 fab0 	bl	8002068 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001b08:	4816      	ldr	r0, [pc, #88]	; (8001b64 <MX_TIM9_Init+0xd4>)
 8001b0a:	f003 fa6c 	bl	8004fe6 <HAL_TIM_PWM_Init>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001b14:	f000 faa8 	bl	8002068 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b18:	2360      	movs	r3, #96	; 0x60
 8001b1a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8001b20:	2302      	movs	r3, #2
 8001b22:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b28:	1d3b      	adds	r3, r7, #4
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	480d      	ldr	r0, [pc, #52]	; (8001b64 <MX_TIM9_Init+0xd4>)
 8001b30:	f003 fcae 	bl	8005490 <HAL_TIM_PWM_ConfigChannel>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001b3a:	f000 fa95 	bl	8002068 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b3e:	1d3b      	adds	r3, r7, #4
 8001b40:	2204      	movs	r2, #4
 8001b42:	4619      	mov	r1, r3
 8001b44:	4807      	ldr	r0, [pc, #28]	; (8001b64 <MX_TIM9_Init+0xd4>)
 8001b46:	f003 fca3 	bl	8005490 <HAL_TIM_PWM_ConfigChannel>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8001b50:	f000 fa8a 	bl	8002068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001b54:	4803      	ldr	r0, [pc, #12]	; (8001b64 <MX_TIM9_Init+0xd4>)
 8001b56:	f000 fc1f 	bl	8002398 <HAL_TIM_MspPostInit>

}
 8001b5a:	bf00      	nop
 8001b5c:	3730      	adds	r7, #48	; 0x30
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000334 	.word	0x20000334
 8001b68:	40014000 	.word	0x40014000

08001b6c <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b08c      	sub	sp, #48	; 0x30
 8001b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b72:	f107 0320 	add.w	r3, r7, #32
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
 8001b7a:	605a      	str	r2, [r3, #4]
 8001b7c:	609a      	str	r2, [r3, #8]
 8001b7e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b80:	1d3b      	adds	r3, r7, #4
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	605a      	str	r2, [r3, #4]
 8001b88:	609a      	str	r2, [r3, #8]
 8001b8a:	60da      	str	r2, [r3, #12]
 8001b8c:	611a      	str	r2, [r3, #16]
 8001b8e:	615a      	str	r2, [r3, #20]
 8001b90:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001b92:	4b2b      	ldr	r3, [pc, #172]	; (8001c40 <MX_TIM12_Init+0xd4>)
 8001b94:	4a2b      	ldr	r2, [pc, #172]	; (8001c44 <MX_TIM12_Init+0xd8>)
 8001b96:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 160;
 8001b98:	4b29      	ldr	r3, [pc, #164]	; (8001c40 <MX_TIM12_Init+0xd4>)
 8001b9a:	22a0      	movs	r2, #160	; 0xa0
 8001b9c:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b9e:	4b28      	ldr	r3, [pc, #160]	; (8001c40 <MX_TIM12_Init+0xd4>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000;
 8001ba4:	4b26      	ldr	r3, [pc, #152]	; (8001c40 <MX_TIM12_Init+0xd4>)
 8001ba6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001baa:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bac:	4b24      	ldr	r3, [pc, #144]	; (8001c40 <MX_TIM12_Init+0xd4>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb2:	4b23      	ldr	r3, [pc, #140]	; (8001c40 <MX_TIM12_Init+0xd4>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001bb8:	4821      	ldr	r0, [pc, #132]	; (8001c40 <MX_TIM12_Init+0xd4>)
 8001bba:	f003 f9c5 	bl	8004f48 <HAL_TIM_Base_Init>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001bc4:	f000 fa50 	bl	8002068 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bcc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001bce:	f107 0320 	add.w	r3, r7, #32
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	481a      	ldr	r0, [pc, #104]	; (8001c40 <MX_TIM12_Init+0xd4>)
 8001bd6:	f003 fd1d 	bl	8005614 <HAL_TIM_ConfigClockSource>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001be0:	f000 fa42 	bl	8002068 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001be4:	4816      	ldr	r0, [pc, #88]	; (8001c40 <MX_TIM12_Init+0xd4>)
 8001be6:	f003 f9fe 	bl	8004fe6 <HAL_TIM_PWM_Init>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001bf0:	f000 fa3a 	bl	8002068 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bf4:	2360      	movs	r3, #96	; 0x60
 8001bf6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c00:	2300      	movs	r3, #0
 8001c02:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c04:	1d3b      	adds	r3, r7, #4
 8001c06:	2200      	movs	r2, #0
 8001c08:	4619      	mov	r1, r3
 8001c0a:	480d      	ldr	r0, [pc, #52]	; (8001c40 <MX_TIM12_Init+0xd4>)
 8001c0c:	f003 fc40 	bl	8005490 <HAL_TIM_PWM_ConfigChannel>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8001c16:	f000 fa27 	bl	8002068 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	2204      	movs	r2, #4
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4807      	ldr	r0, [pc, #28]	; (8001c40 <MX_TIM12_Init+0xd4>)
 8001c22:	f003 fc35 	bl	8005490 <HAL_TIM_PWM_ConfigChannel>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8001c2c:	f000 fa1c 	bl	8002068 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001c30:	4803      	ldr	r0, [pc, #12]	; (8001c40 <MX_TIM12_Init+0xd4>)
 8001c32:	f000 fbb1 	bl	8002398 <HAL_TIM_MspPostInit>

}
 8001c36:	bf00      	nop
 8001c38:	3730      	adds	r7, #48	; 0x30
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	2000037c 	.word	0x2000037c
 8001c44:	40001800 	.word	0x40001800

08001c48 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c4c:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c4e:	4a12      	ldr	r2, [pc, #72]	; (8001c98 <MX_USART3_UART_Init+0x50>)
 8001c50:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001c52:	4b10      	ldr	r3, [pc, #64]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c58:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c5a:	4b0e      	ldr	r3, [pc, #56]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c60:	4b0c      	ldr	r3, [pc, #48]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c66:	4b0b      	ldr	r3, [pc, #44]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c6c:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c6e:	220c      	movs	r2, #12
 8001c70:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c72:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c78:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c7e:	4805      	ldr	r0, [pc, #20]	; (8001c94 <MX_USART3_UART_Init+0x4c>)
 8001c80:	f004 f91c 	bl	8005ebc <HAL_UART_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c8a:	f000 f9ed 	bl	8002068 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	200003c4 	.word	0x200003c4
 8001c98:	40004800 	.word	0x40004800

08001c9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b08a      	sub	sp, #40	; 0x28
 8001ca0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca2:	f107 0314 	add.w	r3, r7, #20
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	605a      	str	r2, [r3, #4]
 8001cac:	609a      	str	r2, [r3, #8]
 8001cae:	60da      	str	r2, [r3, #12]
 8001cb0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	613b      	str	r3, [r7, #16]
 8001cb6:	4b3f      	ldr	r3, [pc, #252]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	4a3e      	ldr	r2, [pc, #248]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001cbc:	f043 0310 	orr.w	r3, r3, #16
 8001cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc2:	4b3c      	ldr	r3, [pc, #240]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	f003 0310 	and.w	r3, r3, #16
 8001cca:	613b      	str	r3, [r7, #16]
 8001ccc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	60fb      	str	r3, [r7, #12]
 8001cd2:	4b38      	ldr	r3, [pc, #224]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	4a37      	ldr	r2, [pc, #220]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001cd8:	f043 0301 	orr.w	r3, r3, #1
 8001cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cde:	4b35      	ldr	r3, [pc, #212]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	60bb      	str	r3, [r7, #8]
 8001cee:	4b31      	ldr	r3, [pc, #196]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	4a30      	ldr	r2, [pc, #192]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001cf4:	f043 0302 	orr.w	r3, r3, #2
 8001cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfa:	4b2e      	ldr	r3, [pc, #184]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	60bb      	str	r3, [r7, #8]
 8001d04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	607b      	str	r3, [r7, #4]
 8001d0a:	4b2a      	ldr	r3, [pc, #168]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0e:	4a29      	ldr	r2, [pc, #164]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001d10:	f043 0308 	orr.w	r3, r3, #8
 8001d14:	6313      	str	r3, [r2, #48]	; 0x30
 8001d16:	4b27      	ldr	r3, [pc, #156]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	f003 0308 	and.w	r3, r3, #8
 8001d1e:	607b      	str	r3, [r7, #4]
 8001d20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	603b      	str	r3, [r7, #0]
 8001d26:	4b23      	ldr	r3, [pc, #140]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	4a22      	ldr	r2, [pc, #136]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001d2c:	f043 0304 	orr.w	r3, r3, #4
 8001d30:	6313      	str	r3, [r2, #48]	; 0x30
 8001d32:	4b20      	ldr	r3, [pc, #128]	; (8001db4 <MX_GPIO_Init+0x118>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	f003 0304 	and.w	r3, r3, #4
 8001d3a:	603b      	str	r3, [r7, #0]
 8001d3c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d44:	481c      	ldr	r0, [pc, #112]	; (8001db8 <MX_GPIO_Init+0x11c>)
 8001d46:	f001 fb3f 	bl	80033c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin_Pin|OLED_RES_Pin_Pin|OLED_SDA_Pin_Pin|OLED_SCL_Pin_Pin, GPIO_PIN_RESET);
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8001d50:	481a      	ldr	r0, [pc, #104]	; (8001dbc <MX_GPIO_Init+0x120>)
 8001d52:	f001 fb39 	bl	80033c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8001d56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d60:	2300      	movs	r3, #0
 8001d62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d64:	2300      	movs	r3, #0
 8001d66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001d68:	f107 0314 	add.w	r3, r7, #20
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4812      	ldr	r0, [pc, #72]	; (8001db8 <MX_GPIO_Init+0x11c>)
 8001d70:	f001 f98e 	bl	8003090 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin_Pin OLED_RES_Pin_Pin OLED_SDA_Pin_Pin OLED_SCL_Pin_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin_Pin|OLED_RES_Pin_Pin|OLED_SDA_Pin_Pin|OLED_SCL_Pin_Pin;
 8001d74:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8001d78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d82:	2300      	movs	r3, #0
 8001d84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d86:	f107 0314 	add.w	r3, r7, #20
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	480b      	ldr	r0, [pc, #44]	; (8001dbc <MX_GPIO_Init+0x120>)
 8001d8e:	f001 f97f 	bl	8003090 <HAL_GPIO_Init>

  /*Configure GPIO pins : Left_IR_Pin Right_IR_Pin */
  GPIO_InitStruct.Pin = Left_IR_Pin|Right_IR_Pin;
 8001d92:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001d96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001da0:	f107 0314 	add.w	r3, r7, #20
 8001da4:	4619      	mov	r1, r3
 8001da6:	4806      	ldr	r0, [pc, #24]	; (8001dc0 <MX_GPIO_Init+0x124>)
 8001da8:	f001 f972 	bl	8003090 <HAL_GPIO_Init>

}
 8001dac:	bf00      	nop
 8001dae:	3728      	adds	r7, #40	; 0x28
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40023800 	.word	0x40023800
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	40020c00 	.word	0x40020c00
 8001dc0:	40020800 	.word	0x40020800

08001dc4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* Infinite loop */


  for(;;)
  {
	  uint8_t ch = 'A';
 8001dcc:	2341      	movs	r3, #65	; 0x41
 8001dce:	73fb      	strb	r3, [r7, #15]
	  for(;;)
	  {
		//HAL_UART_Transmit(&huart3, (uint8_t *) &ch, 1, 0xFFFF); // send instruction
		if (ch<'Z'){
 8001dd0:	7bfb      	ldrb	r3, [r7, #15]
 8001dd2:	2b59      	cmp	r3, #89	; 0x59
 8001dd4:	d803      	bhi.n	8001dde <StartDefaultTask+0x1a>
			ch++;
 8001dd6:	7bfb      	ldrb	r3, [r7, #15]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	73fb      	strb	r3, [r7, #15]
 8001ddc:	e001      	b.n	8001de2 <StartDefaultTask+0x1e>
		}
		else{
			ch='A';
 8001dde:	2341      	movs	r3, #65	; 0x41
 8001de0:	73fb      	strb	r3, [r7, #15]
		}
		//sprintf(display_buf, "%c\0", ch);
		//HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
	    osDelay(1000);
 8001de2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001de6:	f005 f9f1 	bl	80071cc <osDelay>
		if (ch<'Z'){
 8001dea:	e7f1      	b.n	8001dd0 <StartDefaultTask+0xc>

08001dec <encoder>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder */
void encoder(void *argument)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08e      	sub	sp, #56	; 0x38
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder */
	uint16_t CA, CB, prevCA, prevCB;
	int16_t Adiff, Bdiff;
	int16_t Adiffraw;

	float Adist = 0; //temp vars
 8001df4:	f04f 0300 	mov.w	r3, #0
 8001df8:	62fb      	str	r3, [r7, #44]	; 0x2c
	float Bdist = 0;
 8001dfa:	f04f 0300 	mov.w	r3, #0
 8001dfe:	62bb      	str	r3, [r7, #40]	; 0x28

	char buf[20] = "TESTING!";
 8001e00:	4a39      	ldr	r2, [pc, #228]	; (8001ee8 <encoder+0xfc>)
 8001e02:	f107 030c 	add.w	r3, r7, #12
 8001e06:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e08:	c303      	stmia	r3!, {r0, r1}
 8001e0a:	701a      	strb	r2, [r3, #0]
 8001e0c:	f107 0315 	add.w	r3, r7, #21
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	f8c3 2007 	str.w	r2, [r3, #7]

	prevCA = __HAL_TIM_GET_COUNTER(&htim2);
 8001e1a:	4b34      	ldr	r3, [pc, #208]	; (8001eec <encoder+0x100>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e20:	86fb      	strh	r3, [r7, #54]	; 0x36
	prevCB = __HAL_TIM_GET_COUNTER(&htim3);
 8001e22:	4b33      	ldr	r3, [pc, #204]	; (8001ef0 <encoder+0x104>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e28:	86bb      	strh	r3, [r7, #52]	; 0x34

  /* Infinite loop */
  for(;;)
  {
	  //motor A
	  CA = __HAL_TIM_GET_COUNTER(&htim2);
 8001e2a:	4b30      	ldr	r3, [pc, #192]	; (8001eec <encoder+0x100>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e30:	84fb      	strh	r3, [r7, #38]	; 0x26
	  Adiffraw = (int16_t) CA - prevCA;
 8001e32:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001e34:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	84bb      	strh	r3, [r7, #36]	; 0x24

	  // checking under/over flow
	  if (Adiff > 32767){
		  Adiff = Adiffraw - 65536;
	  }
	  if (Adiff < -32767){
 8001e3c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001e40:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8001e44:	d101      	bne.n	8001e4a <encoder+0x5e>
		  Adiff = Adiffraw + 65536;
 8001e46:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e48:	867b      	strh	r3, [r7, #50]	; 0x32
	  }
	  prevCA = CA;
 8001e4a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e4c:	86fb      	strh	r3, [r7, #54]	; 0x36

	  //motor B
	  CB = __HAL_TIM_GET_COUNTER(&htim3);
 8001e4e:	4b28      	ldr	r3, [pc, #160]	; (8001ef0 <encoder+0x104>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e54:	847b      	strh	r3, [r7, #34]	; 0x22
	  Bdiff = CB - prevCB;
 8001e56:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001e58:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	863b      	strh	r3, [r7, #48]	; 0x30

	  // checking under/over flow
	  if (Bdiff > 32767){
		  Bdiff = Bdiff - 65536;
	  }
	  if (Bdiff < -32767){
 8001e60:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8001e64:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
		  Bdiff = Bdiff + 65536;
	  }
	  prevCB = CB;
 8001e68:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001e6a:	86bb      	strh	r3, [r7, #52]	; 0x34


	  Adist += (float)Adiff / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;
 8001e6c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001e70:	ee07 3a90 	vmov	s15, r3
 8001e74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e78:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8001ef4 <encoder+0x108>
 8001e7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e80:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001ef8 <encoder+0x10c>
 8001e84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e88:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001e8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e90:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	  Bdist += (float)Bdiff / ENCODER_COUNTS_PER_REVOLUTION * WHEEL_CIRCUMFERENCE_CM;
 8001e94:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8001e98:	ee07 3a90 	vmov	s15, r3
 8001e9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ea0:	eddf 6a14 	vldr	s13, [pc, #80]	; 8001ef4 <encoder+0x108>
 8001ea4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ea8:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001ef8 <encoder+0x10c>
 8001eac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eb0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001eb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001eb8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	  //itoa(Adist * 1000, buf, 10);
	  sprintf(buf, "%d %d", CA, Adiffraw);
 8001ebc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001ebe:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001ec2:	f107 000c 	add.w	r0, r7, #12
 8001ec6:	490d      	ldr	r1, [pc, #52]	; (8001efc <encoder+0x110>)
 8001ec8:	f008 fada 	bl	800a480 <siprintf>
	  //OLED_ShowString(10,20, buf);
	  display(buf, 2);
 8001ecc:	f107 030c 	add.w	r3, r7, #12
 8001ed0:	2102      	movs	r1, #2
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7fe fffa 	bl	8000ecc <display>
	  vTaskDelay(pdMS_TO_TICKS(1));
 8001ed8:	2001      	movs	r0, #1
 8001eda:	f006 f943 	bl	8008164 <vTaskDelay>
	  osDelay(1); // idk why but it breaks if theres no delay.
 8001ede:	2001      	movs	r0, #1
 8001ee0:	f005 f974 	bl	80071cc <osDelay>
	  CA = __HAL_TIM_GET_COUNTER(&htim2);
 8001ee4:	e7a1      	b.n	8001e2a <encoder+0x3e>
 8001ee6:	bf00      	nop
 8001ee8:	0800d4f4 	.word	0x0800d4f4
 8001eec:	2000025c 	.word	0x2000025c
 8001ef0:	200002a4 	.word	0x200002a4
 8001ef4:	44c08000 	.word	0x44c08000
 8001ef8:	41a347ae 	.word	0x41a347ae
 8001efc:	0800d4ec 	.word	0x0800d4ec

08001f00 <readICM>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readICM */
void readICM(void *argument)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b096      	sub	sp, #88	; 0x58
 8001f04:	af02      	add	r7, sp, #8
 8001f06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readICM */

	// https://invensense.tdk.com/wp-content/uploads/2016/06/DS-000189-ICM-20948-v1.3.pdf

	uint8_t z_reg_addr = 0x37;    // start from GYRO_ZOUT_H
 8001f08:	2337      	movs	r3, #55	; 0x37
 8001f0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint8_t y_reg_addr = 0x35;
 8001f0e:	2335      	movs	r3, #53	; 0x35
 8001f10:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t x_reg_addr = 0x33;
 8001f14:	2333      	movs	r3, #51	; 0x33
 8001f16:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	uint8_t rawData[2];         // to store MSB and LSB
	int16_t gyro_x_raw, gyro_y_raw, gyro_z_raw;
	float gyro_z_dps;
	float gyro_bias = 0.0f;
 8001f1a:	f04f 0300 	mov.w	r3, #0
 8001f1e:	63fb      	str	r3, [r7, #60]	; 0x3c

	float theta = 0.0f;
 8001f20:	f04f 0300 	mov.w	r3, #0
 8001f24:	64bb      	str	r3, [r7, #72]	; 0x48
	char buf[20];
	char buf2[20];
//	int a;
	uint32_t currentTick;

	icm20948_init();
 8001f26:	f7ff f90f 	bl	8001148 <icm20948_init>
	osDelay(1000); //delay to make sure ICM 20948 power up
 8001f2a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f2e:	f005 f94d 	bl	80071cc <osDelay>
	sprintf(buf, "bias %d", gyro_bias);
	display(buf, 1);
	osDelay(1000);
	*/

	lastTick = HAL_GetTick();
 8001f32:	f000 fed9 	bl	8002ce8 <HAL_GetTick>
 8001f36:	6478      	str	r0, [r7, #68]	; 0x44
  {

	  // -------------- Gyroscope Readings ---------------------------------------
	// Read Z axis
	// send a byte to trigger read operation?
	if(HAL_I2C_Master_Transmit(&hi2c2, 0x68 << 1, &z_reg_addr, 1, 1000)!= HAL_OK){
 8001f38:	f107 0233 	add.w	r2, r7, #51	; 0x33
 8001f3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f40:	9300      	str	r3, [sp, #0]
 8001f42:	2301      	movs	r3, #1
 8001f44:	21d0      	movs	r1, #208	; 0xd0
 8001f46:	483f      	ldr	r0, [pc, #252]	; (8002044 <readICM+0x144>)
 8001f48:	f001 fb9c 	bl	8003684 <HAL_I2C_Master_Transmit>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d004      	beq.n	8001f5c <readICM+0x5c>
		OLED_ShowString(10, 40, "ERROR 0");
 8001f52:	4a3d      	ldr	r2, [pc, #244]	; (8002048 <readICM+0x148>)
 8001f54:	2128      	movs	r1, #40	; 0x28
 8001f56:	200a      	movs	r0, #10
 8001f58:	f000 fda0 	bl	8002a9c <OLED_ShowString>
	}
	// Read 2 hex bytes (MSB + LSB)
	if (HAL_I2C_Master_Receive(&hi2c2, 0x68 << 1, rawData, 2, 1000)!=HAL_OK){
 8001f5c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001f60:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f64:	9300      	str	r3, [sp, #0]
 8001f66:	2302      	movs	r3, #2
 8001f68:	21d0      	movs	r1, #208	; 0xd0
 8001f6a:	4836      	ldr	r0, [pc, #216]	; (8002044 <readICM+0x144>)
 8001f6c:	f001 fc88 	bl	8003880 <HAL_I2C_Master_Receive>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d004      	beq.n	8001f80 <readICM+0x80>
		OLED_ShowString(10, 40, "ERROR 1");
 8001f76:	4a35      	ldr	r2, [pc, #212]	; (800204c <readICM+0x14c>)
 8001f78:	2128      	movs	r1, #40	; 0x28
 8001f7a:	200a      	movs	r0, #10
 8001f7c:	f000 fd8e 	bl	8002a9c <OLED_ShowString>
	}
	// Combine into signed 16-bit value
	gyro_z_raw = (int16_t)((rawData[0] << 8) | rawData[1]);
 8001f80:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001f84:	021b      	lsls	r3, r3, #8
 8001f86:	b21a      	sxth	r2, r3
 8001f88:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001f8c:	b21b      	sxth	r3, r3
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	877b      	strh	r3, [r7, #58]	; 0x3a
	gyro_z_dps = gyro_z_raw / 131.0f; // convert to degrees per sec
 8001f92:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8001f96:	ee07 3a90 	vmov	s15, r3
 8001f9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f9e:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8002050 <readICM+0x150>
 8001fa2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fa6:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c

	if(fabs(gyro_z_dps) < 0.5f){ // noise?
 8001faa:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001fae:	eef0 7ae7 	vabs.f32	s15, s15
 8001fb2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001fb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fbe:	d502      	bpl.n	8001fc6 <readICM+0xc6>
		gyro_z_dps = 0.0f;
 8001fc0:	f04f 0300 	mov.w	r3, #0
 8001fc4:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	currentTick = HAL_GetTick();
 8001fc6:	f000 fe8f 	bl	8002ce8 <HAL_GetTick>
 8001fca:	6378      	str	r0, [r7, #52]	; 0x34
	theta += gyro_z_dps * ((currentTick - lastTick) / 1000.0f);
 8001fcc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001fce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	ee07 3a90 	vmov	s15, r3
 8001fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fda:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8002054 <readICM+0x154>
 8001fde:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001fe2:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001fe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fea:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001fee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ff2:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	lastTick = currentTick;
 8001ff6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ff8:	647b      	str	r3, [r7, #68]	; 0x44

	//sprintf(buf, "%d", theta);
	//display(buf, 1);
	if (theta < 35.0f) {
 8001ffa:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ffe:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002058 <readICM+0x158>
 8002002:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800200a:	d504      	bpl.n	8002016 <readICM+0x116>
		display("LESS", 1);
 800200c:	2101      	movs	r1, #1
 800200e:	4813      	ldr	r0, [pc, #76]	; (800205c <readICM+0x15c>)
 8002010:	f7fe ff5c 	bl	8000ecc <display>
 8002014:	e003      	b.n	800201e <readICM+0x11e>
	}else {
		display("MORE", 1);
 8002016:	2101      	movs	r1, #1
 8002018:	4811      	ldr	r0, [pc, #68]	; (8002060 <readICM+0x160>)
 800201a:	f7fe ff57 	bl	8000ecc <display>
	}

	sprintf(buf2, "%d", gyro_z_raw);
 800201e:	f9b7 203a 	ldrsh.w	r2, [r7, #58]	; 0x3a
 8002022:	f107 0308 	add.w	r3, r7, #8
 8002026:	490f      	ldr	r1, [pc, #60]	; (8002064 <readICM+0x164>)
 8002028:	4618      	mov	r0, r3
 800202a:	f008 fa29 	bl	800a480 <siprintf>
	display(buf2, 3);
 800202e:	f107 0308 	add.w	r3, r7, #8
 8002032:	2103      	movs	r1, #3
 8002034:	4618      	mov	r0, r3
 8002036:	f7fe ff49 	bl	8000ecc <display>
//	HAL_UART_Transmit(&huart3,(uint8_t *)buf,strlen(buf),0xFFFF);
	// ------------------ End of Gyroscope Readings -------------------------------

//	sprintf(buf, "%3d", a);
//	OLED_ShowString(10, 20, buf);
	osDelay(10);
 800203a:	200a      	movs	r0, #10
 800203c:	f005 f8c6 	bl	80071cc <osDelay>
	if(HAL_I2C_Master_Transmit(&hi2c2, 0x68 << 1, &z_reg_addr, 1, 1000)!= HAL_OK){
 8002040:	e77a      	b.n	8001f38 <readICM+0x38>
 8002042:	bf00      	nop
 8002044:	20000208 	.word	0x20000208
 8002048:	0800d508 	.word	0x0800d508
 800204c:	0800d510 	.word	0x0800d510
 8002050:	43030000 	.word	0x43030000
 8002054:	447a0000 	.word	0x447a0000
 8002058:	420c0000 	.word	0x420c0000
 800205c:	0800d518 	.word	0x0800d518
 8002060:	0800d520 	.word	0x0800d520
 8002064:	0800d528 	.word	0x0800d528

08002068 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800206c:	b672      	cpsid	i
}
 800206e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002070:	e7fe      	b.n	8002070 <Error_Handler+0x8>
	...

08002074 <IR_Sensors_Init>:
#include "sensor.h"

void IR_Sensors_Init(void){
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af00      	add	r7, sp, #0
  // Both pins are on Port C
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	603b      	str	r3, [r7, #0]
 800207e:	4b16      	ldr	r3, [pc, #88]	; (80020d8 <IR_Sensors_Init+0x64>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	4a15      	ldr	r2, [pc, #84]	; (80020d8 <IR_Sensors_Init+0x64>)
 8002084:	f043 0304 	orr.w	r3, r3, #4
 8002088:	6313      	str	r3, [r2, #48]	; 0x30
 800208a:	4b13      	ldr	r3, [pc, #76]	; (80020d8 <IR_Sensors_Init+0x64>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	f003 0304 	and.w	r3, r3, #4
 8002092:	603b      	str	r3, [r7, #0]
 8002094:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef g = {0};
 8002096:	1d3b      	adds	r3, r7, #4
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	611a      	str	r2, [r3, #16]
  g.Mode  = GPIO_MODE_INPUT;
 80020a4:	2300      	movs	r3, #0
 80020a6:	60bb      	str	r3, [r7, #8]
  g.Pull  = GPIO_NOPULL;          // If your module is open-drain, use GPIO_PULLUP
 80020a8:	2300      	movs	r3, #0
 80020aa:	60fb      	str	r3, [r7, #12]
  g.Speed = GPIO_SPEED_FREQ_LOW;
 80020ac:	2300      	movs	r3, #0
 80020ae:	613b      	str	r3, [r7, #16]

  // LEFT -> PC6
  g.Pin = IR_LEFT_Pin;
 80020b0:	2340      	movs	r3, #64	; 0x40
 80020b2:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(IR_LEFT_GPIO_Port, &g);
 80020b4:	1d3b      	adds	r3, r7, #4
 80020b6:	4619      	mov	r1, r3
 80020b8:	4808      	ldr	r0, [pc, #32]	; (80020dc <IR_Sensors_Init+0x68>)
 80020ba:	f000 ffe9 	bl	8003090 <HAL_GPIO_Init>

  // RIGHT -> PC9
  g.Pin = IR_RIGHT_Pin;
 80020be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020c2:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(IR_RIGHT_GPIO_Port, &g);
 80020c4:	1d3b      	adds	r3, r7, #4
 80020c6:	4619      	mov	r1, r3
 80020c8:	4804      	ldr	r0, [pc, #16]	; (80020dc <IR_Sensors_Init+0x68>)
 80020ca:	f000 ffe1 	bl	8003090 <HAL_GPIO_Init>
}
 80020ce:	bf00      	nop
 80020d0:	3718      	adds	r7, #24
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40023800 	.word	0x40023800
 80020dc:	40020800 	.word	0x40020800

080020e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	607b      	str	r3, [r7, #4]
 80020ea:	4b12      	ldr	r3, [pc, #72]	; (8002134 <HAL_MspInit+0x54>)
 80020ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ee:	4a11      	ldr	r2, [pc, #68]	; (8002134 <HAL_MspInit+0x54>)
 80020f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020f4:	6453      	str	r3, [r2, #68]	; 0x44
 80020f6:	4b0f      	ldr	r3, [pc, #60]	; (8002134 <HAL_MspInit+0x54>)
 80020f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020fe:	607b      	str	r3, [r7, #4]
 8002100:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	603b      	str	r3, [r7, #0]
 8002106:	4b0b      	ldr	r3, [pc, #44]	; (8002134 <HAL_MspInit+0x54>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	4a0a      	ldr	r2, [pc, #40]	; (8002134 <HAL_MspInit+0x54>)
 800210c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002110:	6413      	str	r3, [r2, #64]	; 0x40
 8002112:	4b08      	ldr	r3, [pc, #32]	; (8002134 <HAL_MspInit+0x54>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002116:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800211a:	603b      	str	r3, [r7, #0]
 800211c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800211e:	2200      	movs	r2, #0
 8002120:	210f      	movs	r1, #15
 8002122:	f06f 0001 	mvn.w	r0, #1
 8002126:	f000 feea 	bl	8002efe <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40023800 	.word	0x40023800

08002138 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08a      	sub	sp, #40	; 0x28
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002140:	f107 0314 	add.w	r3, r7, #20
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	605a      	str	r2, [r3, #4]
 800214a:	609a      	str	r2, [r3, #8]
 800214c:	60da      	str	r2, [r3, #12]
 800214e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a19      	ldr	r2, [pc, #100]	; (80021bc <HAL_I2C_MspInit+0x84>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d12c      	bne.n	80021b4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	613b      	str	r3, [r7, #16]
 800215e:	4b18      	ldr	r3, [pc, #96]	; (80021c0 <HAL_I2C_MspInit+0x88>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	4a17      	ldr	r2, [pc, #92]	; (80021c0 <HAL_I2C_MspInit+0x88>)
 8002164:	f043 0302 	orr.w	r3, r3, #2
 8002168:	6313      	str	r3, [r2, #48]	; 0x30
 800216a:	4b15      	ldr	r3, [pc, #84]	; (80021c0 <HAL_I2C_MspInit+0x88>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	f003 0302 	and.w	r3, r3, #2
 8002172:	613b      	str	r3, [r7, #16]
 8002174:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002176:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800217a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800217c:	2312      	movs	r3, #18
 800217e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002180:	2300      	movs	r3, #0
 8002182:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002184:	2303      	movs	r3, #3
 8002186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002188:	2304      	movs	r3, #4
 800218a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218c:	f107 0314 	add.w	r3, r7, #20
 8002190:	4619      	mov	r1, r3
 8002192:	480c      	ldr	r0, [pc, #48]	; (80021c4 <HAL_I2C_MspInit+0x8c>)
 8002194:	f000 ff7c 	bl	8003090 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002198:	2300      	movs	r3, #0
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	4b08      	ldr	r3, [pc, #32]	; (80021c0 <HAL_I2C_MspInit+0x88>)
 800219e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a0:	4a07      	ldr	r2, [pc, #28]	; (80021c0 <HAL_I2C_MspInit+0x88>)
 80021a2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021a6:	6413      	str	r3, [r2, #64]	; 0x40
 80021a8:	4b05      	ldr	r3, [pc, #20]	; (80021c0 <HAL_I2C_MspInit+0x88>)
 80021aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021b0:	60fb      	str	r3, [r7, #12]
 80021b2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80021b4:	bf00      	nop
 80021b6:	3728      	adds	r7, #40	; 0x28
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	40005800 	.word	0x40005800
 80021c0:	40023800 	.word	0x40023800
 80021c4:	40020400 	.word	0x40020400

080021c8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b08c      	sub	sp, #48	; 0x30
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d0:	f107 031c 	add.w	r3, r7, #28
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
 80021d8:	605a      	str	r2, [r3, #4]
 80021da:	609a      	str	r2, [r3, #8]
 80021dc:	60da      	str	r2, [r3, #12]
 80021de:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021e8:	d12d      	bne.n	8002246 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	61bb      	str	r3, [r7, #24]
 80021ee:	4b3f      	ldr	r3, [pc, #252]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 80021f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f2:	4a3e      	ldr	r2, [pc, #248]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	6413      	str	r3, [r2, #64]	; 0x40
 80021fa:	4b3c      	ldr	r3, [pc, #240]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 80021fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	61bb      	str	r3, [r7, #24]
 8002204:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]
 800220a:	4b38      	ldr	r3, [pc, #224]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800220e:	4a37      	ldr	r2, [pc, #220]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 8002210:	f043 0301 	orr.w	r3, r3, #1
 8002214:	6313      	str	r3, [r2, #48]	; 0x30
 8002216:	4b35      	ldr	r3, [pc, #212]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	617b      	str	r3, [r7, #20]
 8002220:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8002222:	f248 0302 	movw	r3, #32770	; 0x8002
 8002226:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002228:	2302      	movs	r3, #2
 800222a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222c:	2300      	movs	r3, #0
 800222e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002230:	2300      	movs	r3, #0
 8002232:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002234:	2301      	movs	r3, #1
 8002236:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002238:	f107 031c 	add.w	r3, r7, #28
 800223c:	4619      	mov	r1, r3
 800223e:	482c      	ldr	r0, [pc, #176]	; (80022f0 <HAL_TIM_Encoder_MspInit+0x128>)
 8002240:	f000 ff26 	bl	8003090 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002244:	e04e      	b.n	80022e4 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a2a      	ldr	r2, [pc, #168]	; (80022f4 <HAL_TIM_Encoder_MspInit+0x12c>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d149      	bne.n	80022e4 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002250:	2300      	movs	r3, #0
 8002252:	613b      	str	r3, [r7, #16]
 8002254:	4b25      	ldr	r3, [pc, #148]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 8002256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002258:	4a24      	ldr	r2, [pc, #144]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 800225a:	f043 0302 	orr.w	r3, r3, #2
 800225e:	6413      	str	r3, [r2, #64]	; 0x40
 8002260:	4b22      	ldr	r3, [pc, #136]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 8002262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	613b      	str	r3, [r7, #16]
 800226a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800226c:	2300      	movs	r3, #0
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	4b1e      	ldr	r3, [pc, #120]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 8002272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002274:	4a1d      	ldr	r2, [pc, #116]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 8002276:	f043 0301 	orr.w	r3, r3, #1
 800227a:	6313      	str	r3, [r2, #48]	; 0x30
 800227c:	4b1b      	ldr	r3, [pc, #108]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 800227e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002280:	f003 0301 	and.w	r3, r3, #1
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002288:	2300      	movs	r3, #0
 800228a:	60bb      	str	r3, [r7, #8]
 800228c:	4b17      	ldr	r3, [pc, #92]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 800228e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002290:	4a16      	ldr	r2, [pc, #88]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 8002292:	f043 0302 	orr.w	r3, r3, #2
 8002296:	6313      	str	r3, [r2, #48]	; 0x30
 8002298:	4b14      	ldr	r3, [pc, #80]	; (80022ec <HAL_TIM_Encoder_MspInit+0x124>)
 800229a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	60bb      	str	r3, [r7, #8]
 80022a2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80022a4:	2380      	movs	r3, #128	; 0x80
 80022a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a8:	2302      	movs	r3, #2
 80022aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ac:	2300      	movs	r3, #0
 80022ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b0:	2300      	movs	r3, #0
 80022b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022b4:	2302      	movs	r3, #2
 80022b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b8:	f107 031c 	add.w	r3, r7, #28
 80022bc:	4619      	mov	r1, r3
 80022be:	480c      	ldr	r0, [pc, #48]	; (80022f0 <HAL_TIM_Encoder_MspInit+0x128>)
 80022c0:	f000 fee6 	bl	8003090 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80022c4:	2310      	movs	r3, #16
 80022c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c8:	2302      	movs	r3, #2
 80022ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d0:	2300      	movs	r3, #0
 80022d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022d4:	2302      	movs	r3, #2
 80022d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d8:	f107 031c 	add.w	r3, r7, #28
 80022dc:	4619      	mov	r1, r3
 80022de:	4806      	ldr	r0, [pc, #24]	; (80022f8 <HAL_TIM_Encoder_MspInit+0x130>)
 80022e0:	f000 fed6 	bl	8003090 <HAL_GPIO_Init>
}
 80022e4:	bf00      	nop
 80022e6:	3730      	adds	r7, #48	; 0x30
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40023800 	.word	0x40023800
 80022f0:	40020000 	.word	0x40020000
 80022f4:	40000400 	.word	0x40000400
 80022f8:	40020400 	.word	0x40020400

080022fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b087      	sub	sp, #28
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a1f      	ldr	r2, [pc, #124]	; (8002388 <HAL_TIM_Base_MspInit+0x8c>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d10e      	bne.n	800232c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800230e:	2300      	movs	r3, #0
 8002310:	617b      	str	r3, [r7, #20]
 8002312:	4b1e      	ldr	r3, [pc, #120]	; (800238c <HAL_TIM_Base_MspInit+0x90>)
 8002314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002316:	4a1d      	ldr	r2, [pc, #116]	; (800238c <HAL_TIM_Base_MspInit+0x90>)
 8002318:	f043 0304 	orr.w	r3, r3, #4
 800231c:	6413      	str	r3, [r2, #64]	; 0x40
 800231e:	4b1b      	ldr	r3, [pc, #108]	; (800238c <HAL_TIM_Base_MspInit+0x90>)
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	f003 0304 	and.w	r3, r3, #4
 8002326:	617b      	str	r3, [r7, #20]
 8002328:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 800232a:	e026      	b.n	800237a <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM9)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a17      	ldr	r2, [pc, #92]	; (8002390 <HAL_TIM_Base_MspInit+0x94>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d10e      	bne.n	8002354 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	4b14      	ldr	r3, [pc, #80]	; (800238c <HAL_TIM_Base_MspInit+0x90>)
 800233c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800233e:	4a13      	ldr	r2, [pc, #76]	; (800238c <HAL_TIM_Base_MspInit+0x90>)
 8002340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002344:	6453      	str	r3, [r2, #68]	; 0x44
 8002346:	4b11      	ldr	r3, [pc, #68]	; (800238c <HAL_TIM_Base_MspInit+0x90>)
 8002348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800234a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800234e:	613b      	str	r3, [r7, #16]
 8002350:	693b      	ldr	r3, [r7, #16]
}
 8002352:	e012      	b.n	800237a <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM12)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a0e      	ldr	r2, [pc, #56]	; (8002394 <HAL_TIM_Base_MspInit+0x98>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d10d      	bne.n	800237a <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	60fb      	str	r3, [r7, #12]
 8002362:	4b0a      	ldr	r3, [pc, #40]	; (800238c <HAL_TIM_Base_MspInit+0x90>)
 8002364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002366:	4a09      	ldr	r2, [pc, #36]	; (800238c <HAL_TIM_Base_MspInit+0x90>)
 8002368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800236c:	6413      	str	r3, [r2, #64]	; 0x40
 800236e:	4b07      	ldr	r3, [pc, #28]	; (800238c <HAL_TIM_Base_MspInit+0x90>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	68fb      	ldr	r3, [r7, #12]
}
 800237a:	bf00      	nop
 800237c:	371c      	adds	r7, #28
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	40000800 	.word	0x40000800
 800238c:	40023800 	.word	0x40023800
 8002390:	40014000 	.word	0x40014000
 8002394:	40001800 	.word	0x40001800

08002398 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b08a      	sub	sp, #40	; 0x28
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a0:	f107 0314 	add.w	r3, r7, #20
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]
 80023a8:	605a      	str	r2, [r3, #4]
 80023aa:	609a      	str	r2, [r3, #8]
 80023ac:	60da      	str	r2, [r3, #12]
 80023ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a37      	ldr	r2, [pc, #220]	; (8002494 <HAL_TIM_MspPostInit+0xfc>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d11f      	bne.n	80023fa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ba:	2300      	movs	r3, #0
 80023bc:	613b      	str	r3, [r7, #16]
 80023be:	4b36      	ldr	r3, [pc, #216]	; (8002498 <HAL_TIM_MspPostInit+0x100>)
 80023c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c2:	4a35      	ldr	r2, [pc, #212]	; (8002498 <HAL_TIM_MspPostInit+0x100>)
 80023c4:	f043 0302 	orr.w	r3, r3, #2
 80023c8:	6313      	str	r3, [r2, #48]	; 0x30
 80023ca:	4b33      	ldr	r3, [pc, #204]	; (8002498 <HAL_TIM_MspPostInit+0x100>)
 80023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ce:	f003 0302 	and.w	r3, r3, #2
 80023d2:	613b      	str	r3, [r7, #16]
 80023d4:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80023d6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80023da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023dc:	2302      	movs	r3, #2
 80023de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e0:	2300      	movs	r3, #0
 80023e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e4:	2300      	movs	r3, #0
 80023e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80023e8:	2302      	movs	r3, #2
 80023ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ec:	f107 0314 	add.w	r3, r7, #20
 80023f0:	4619      	mov	r1, r3
 80023f2:	482a      	ldr	r0, [pc, #168]	; (800249c <HAL_TIM_MspPostInit+0x104>)
 80023f4:	f000 fe4c 	bl	8003090 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80023f8:	e047      	b.n	800248a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM9)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a28      	ldr	r2, [pc, #160]	; (80024a0 <HAL_TIM_MspPostInit+0x108>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d11e      	bne.n	8002442 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002404:	2300      	movs	r3, #0
 8002406:	60fb      	str	r3, [r7, #12]
 8002408:	4b23      	ldr	r3, [pc, #140]	; (8002498 <HAL_TIM_MspPostInit+0x100>)
 800240a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240c:	4a22      	ldr	r2, [pc, #136]	; (8002498 <HAL_TIM_MspPostInit+0x100>)
 800240e:	f043 0310 	orr.w	r3, r3, #16
 8002412:	6313      	str	r3, [r2, #48]	; 0x30
 8002414:	4b20      	ldr	r3, [pc, #128]	; (8002498 <HAL_TIM_MspPostInit+0x100>)
 8002416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002418:	f003 0310 	and.w	r3, r3, #16
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002420:	2360      	movs	r3, #96	; 0x60
 8002422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002424:	2302      	movs	r3, #2
 8002426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002428:	2300      	movs	r3, #0
 800242a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242c:	2300      	movs	r3, #0
 800242e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002430:	2303      	movs	r3, #3
 8002432:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002434:	f107 0314 	add.w	r3, r7, #20
 8002438:	4619      	mov	r1, r3
 800243a:	481a      	ldr	r0, [pc, #104]	; (80024a4 <HAL_TIM_MspPostInit+0x10c>)
 800243c:	f000 fe28 	bl	8003090 <HAL_GPIO_Init>
}
 8002440:	e023      	b.n	800248a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM12)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a18      	ldr	r2, [pc, #96]	; (80024a8 <HAL_TIM_MspPostInit+0x110>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d11e      	bne.n	800248a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800244c:	2300      	movs	r3, #0
 800244e:	60bb      	str	r3, [r7, #8]
 8002450:	4b11      	ldr	r3, [pc, #68]	; (8002498 <HAL_TIM_MspPostInit+0x100>)
 8002452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002454:	4a10      	ldr	r2, [pc, #64]	; (8002498 <HAL_TIM_MspPostInit+0x100>)
 8002456:	f043 0302 	orr.w	r3, r3, #2
 800245a:	6313      	str	r3, [r2, #48]	; 0x30
 800245c:	4b0e      	ldr	r3, [pc, #56]	; (8002498 <HAL_TIM_MspPostInit+0x100>)
 800245e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002460:	f003 0302 	and.w	r3, r3, #2
 8002464:	60bb      	str	r3, [r7, #8]
 8002466:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002468:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800246c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246e:	2302      	movs	r3, #2
 8002470:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002472:	2300      	movs	r3, #0
 8002474:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002476:	2300      	movs	r3, #0
 8002478:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800247a:	2309      	movs	r3, #9
 800247c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800247e:	f107 0314 	add.w	r3, r7, #20
 8002482:	4619      	mov	r1, r3
 8002484:	4805      	ldr	r0, [pc, #20]	; (800249c <HAL_TIM_MspPostInit+0x104>)
 8002486:	f000 fe03 	bl	8003090 <HAL_GPIO_Init>
}
 800248a:	bf00      	nop
 800248c:	3728      	adds	r7, #40	; 0x28
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	40000800 	.word	0x40000800
 8002498:	40023800 	.word	0x40023800
 800249c:	40020400 	.word	0x40020400
 80024a0:	40014000 	.word	0x40014000
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40001800 	.word	0x40001800

080024ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b08a      	sub	sp, #40	; 0x28
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b4:	f107 0314 	add.w	r3, r7, #20
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	605a      	str	r2, [r3, #4]
 80024be:	609a      	str	r2, [r3, #8]
 80024c0:	60da      	str	r2, [r3, #12]
 80024c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a1d      	ldr	r2, [pc, #116]	; (8002540 <HAL_UART_MspInit+0x94>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d134      	bne.n	8002538 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	613b      	str	r3, [r7, #16]
 80024d2:	4b1c      	ldr	r3, [pc, #112]	; (8002544 <HAL_UART_MspInit+0x98>)
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	4a1b      	ldr	r2, [pc, #108]	; (8002544 <HAL_UART_MspInit+0x98>)
 80024d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024dc:	6413      	str	r3, [r2, #64]	; 0x40
 80024de:	4b19      	ldr	r3, [pc, #100]	; (8002544 <HAL_UART_MspInit+0x98>)
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024e6:	613b      	str	r3, [r7, #16]
 80024e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024ea:	2300      	movs	r3, #0
 80024ec:	60fb      	str	r3, [r7, #12]
 80024ee:	4b15      	ldr	r3, [pc, #84]	; (8002544 <HAL_UART_MspInit+0x98>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f2:	4a14      	ldr	r2, [pc, #80]	; (8002544 <HAL_UART_MspInit+0x98>)
 80024f4:	f043 0308 	orr.w	r3, r3, #8
 80024f8:	6313      	str	r3, [r2, #48]	; 0x30
 80024fa:	4b12      	ldr	r3, [pc, #72]	; (8002544 <HAL_UART_MspInit+0x98>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	f003 0308 	and.w	r3, r3, #8
 8002502:	60fb      	str	r3, [r7, #12]
 8002504:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002506:	f44f 7340 	mov.w	r3, #768	; 0x300
 800250a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250c:	2302      	movs	r3, #2
 800250e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002510:	2300      	movs	r3, #0
 8002512:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002514:	2303      	movs	r3, #3
 8002516:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002518:	2307      	movs	r3, #7
 800251a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800251c:	f107 0314 	add.w	r3, r7, #20
 8002520:	4619      	mov	r1, r3
 8002522:	4809      	ldr	r0, [pc, #36]	; (8002548 <HAL_UART_MspInit+0x9c>)
 8002524:	f000 fdb4 	bl	8003090 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002528:	2200      	movs	r2, #0
 800252a:	2105      	movs	r1, #5
 800252c:	2027      	movs	r0, #39	; 0x27
 800252e:	f000 fce6 	bl	8002efe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002532:	2027      	movs	r0, #39	; 0x27
 8002534:	f000 fcff 	bl	8002f36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002538:	bf00      	nop
 800253a:	3728      	adds	r7, #40	; 0x28
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	40004800 	.word	0x40004800
 8002544:	40023800 	.word	0x40023800
 8002548:	40020c00 	.word	0x40020c00

0800254c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002550:	e7fe      	b.n	8002550 <NMI_Handler+0x4>

08002552 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002552:	b480      	push	{r7}
 8002554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002556:	e7fe      	b.n	8002556 <HardFault_Handler+0x4>

08002558 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800255c:	e7fe      	b.n	800255c <MemManage_Handler+0x4>

0800255e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800255e:	b480      	push	{r7}
 8002560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002562:	e7fe      	b.n	8002562 <BusFault_Handler+0x4>

08002564 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002568:	e7fe      	b.n	8002568 <UsageFault_Handler+0x4>

0800256a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800256a:	b480      	push	{r7}
 800256c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800256e:	bf00      	nop
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800257c:	f000 fba0 	bl	8002cc0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002580:	f006 fa6c 	bl	8008a5c <xTaskGetSchedulerState>
 8002584:	4603      	mov	r3, r0
 8002586:	2b01      	cmp	r3, #1
 8002588:	d001      	beq.n	800258e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800258a:	f007 f855 	bl	8009638 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800258e:	bf00      	nop
 8002590:	bd80      	pop	{r7, pc}
	...

08002594 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002598:	4802      	ldr	r0, [pc, #8]	; (80025a4 <USART3_IRQHandler+0x10>)
 800259a:	f003 fd9f 	bl	80060dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	200003c4 	.word	0x200003c4

080025a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
	return 1;
 80025ac:	2301      	movs	r3, #1
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <_kill>:

int _kill(int pid, int sig)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80025c2:	f007 fab3 	bl	8009b2c <__errno>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2216      	movs	r2, #22
 80025ca:	601a      	str	r2, [r3, #0]
	return -1;
 80025cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <_exit>:

void _exit (int status)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80025e0:	f04f 31ff 	mov.w	r1, #4294967295
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f7ff ffe7 	bl	80025b8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80025ea:	e7fe      	b.n	80025ea <_exit+0x12>

080025ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025f8:	2300      	movs	r3, #0
 80025fa:	617b      	str	r3, [r7, #20]
 80025fc:	e00a      	b.n	8002614 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025fe:	f3af 8000 	nop.w
 8002602:	4601      	mov	r1, r0
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	1c5a      	adds	r2, r3, #1
 8002608:	60ba      	str	r2, [r7, #8]
 800260a:	b2ca      	uxtb	r2, r1
 800260c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	3301      	adds	r3, #1
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	697a      	ldr	r2, [r7, #20]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	429a      	cmp	r2, r3
 800261a:	dbf0      	blt.n	80025fe <_read+0x12>
	}

return len;
 800261c:	687b      	ldr	r3, [r7, #4]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3718      	adds	r7, #24
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b086      	sub	sp, #24
 800262a:	af00      	add	r7, sp, #0
 800262c:	60f8      	str	r0, [r7, #12]
 800262e:	60b9      	str	r1, [r7, #8]
 8002630:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002632:	2300      	movs	r3, #0
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	e009      	b.n	800264c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	1c5a      	adds	r2, r3, #1
 800263c:	60ba      	str	r2, [r7, #8]
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	4618      	mov	r0, r3
 8002642:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	3301      	adds	r3, #1
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	697a      	ldr	r2, [r7, #20]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	429a      	cmp	r2, r3
 8002652:	dbf1      	blt.n	8002638 <_write+0x12>
	}
	return len;
 8002654:	687b      	ldr	r3, [r7, #4]
}
 8002656:	4618      	mov	r0, r3
 8002658:	3718      	adds	r7, #24
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <_close>:

int _close(int file)
{
 800265e:	b480      	push	{r7}
 8002660:	b083      	sub	sp, #12
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
	return -1;
 8002666:	f04f 33ff 	mov.w	r3, #4294967295
}
 800266a:	4618      	mov	r0, r3
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr

08002676 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002676:	b480      	push	{r7}
 8002678:	b083      	sub	sp, #12
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
 800267e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002686:	605a      	str	r2, [r3, #4]
	return 0;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr

08002696 <_isatty>:

int _isatty(int file)
{
 8002696:	b480      	push	{r7}
 8002698:	b083      	sub	sp, #12
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
	return 1;
 800269e:	2301      	movs	r3, #1
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	607a      	str	r2, [r7, #4]
	return 0;
 80026b8:	2300      	movs	r3, #0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3714      	adds	r7, #20
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
	...

080026c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b086      	sub	sp, #24
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026d0:	4a14      	ldr	r2, [pc, #80]	; (8002724 <_sbrk+0x5c>)
 80026d2:	4b15      	ldr	r3, [pc, #84]	; (8002728 <_sbrk+0x60>)
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026dc:	4b13      	ldr	r3, [pc, #76]	; (800272c <_sbrk+0x64>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d102      	bne.n	80026ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026e4:	4b11      	ldr	r3, [pc, #68]	; (800272c <_sbrk+0x64>)
 80026e6:	4a12      	ldr	r2, [pc, #72]	; (8002730 <_sbrk+0x68>)
 80026e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026ea:	4b10      	ldr	r3, [pc, #64]	; (800272c <_sbrk+0x64>)
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4413      	add	r3, r2
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d207      	bcs.n	8002708 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026f8:	f007 fa18 	bl	8009b2c <__errno>
 80026fc:	4603      	mov	r3, r0
 80026fe:	220c      	movs	r2, #12
 8002700:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002702:	f04f 33ff 	mov.w	r3, #4294967295
 8002706:	e009      	b.n	800271c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002708:	4b08      	ldr	r3, [pc, #32]	; (800272c <_sbrk+0x64>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800270e:	4b07      	ldr	r3, [pc, #28]	; (800272c <_sbrk+0x64>)
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4413      	add	r3, r2
 8002716:	4a05      	ldr	r2, [pc, #20]	; (800272c <_sbrk+0x64>)
 8002718:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800271a:	68fb      	ldr	r3, [r7, #12]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	20020000 	.word	0x20020000
 8002728:	00000400 	.word	0x00000400
 800272c:	2000048c 	.word	0x2000048c
 8002730:	200051f8 	.word	0x200051f8

08002734 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002738:	4b06      	ldr	r3, [pc, #24]	; (8002754 <SystemInit+0x20>)
 800273a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800273e:	4a05      	ldr	r2, [pc, #20]	; (8002754 <SystemInit+0x20>)
 8002740:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002744:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002748:	bf00      	nop
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	e000ed00 	.word	0xe000ed00

08002758 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002758:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002790 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800275c:	480d      	ldr	r0, [pc, #52]	; (8002794 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800275e:	490e      	ldr	r1, [pc, #56]	; (8002798 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002760:	4a0e      	ldr	r2, [pc, #56]	; (800279c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002762:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002764:	e002      	b.n	800276c <LoopCopyDataInit>

08002766 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002766:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002768:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800276a:	3304      	adds	r3, #4

0800276c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800276c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800276e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002770:	d3f9      	bcc.n	8002766 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002772:	4a0b      	ldr	r2, [pc, #44]	; (80027a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002774:	4c0b      	ldr	r4, [pc, #44]	; (80027a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002776:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002778:	e001      	b.n	800277e <LoopFillZerobss>

0800277a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800277a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800277c:	3204      	adds	r2, #4

0800277e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800277e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002780:	d3fb      	bcc.n	800277a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002782:	f7ff ffd7 	bl	8002734 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002786:	f007 f9d7 	bl	8009b38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800278a:	f7fe ff03 	bl	8001594 <main>
  bx  lr    
 800278e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002790:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002794:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002798:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 800279c:	0800e550 	.word	0x0800e550
  ldr r2, =_sbss
 80027a0:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80027a4:	200051f4 	.word	0x200051f4

080027a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027a8:	e7fe      	b.n	80027a8 <ADC_IRQHandler>
	...

080027ac <OLED_Refresh_Gram>:

#include "oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 80027b2:	2300      	movs	r3, #0
 80027b4:	71fb      	strb	r3, [r7, #7]
 80027b6:	e026      	b.n	8002806 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 80027b8:	79fb      	ldrb	r3, [r7, #7]
 80027ba:	3b50      	subs	r3, #80	; 0x50
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2100      	movs	r1, #0
 80027c0:	4618      	mov	r0, r3
 80027c2:	f000 f82b 	bl	800281c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 80027c6:	2100      	movs	r1, #0
 80027c8:	2000      	movs	r0, #0
 80027ca:	f000 f827 	bl	800281c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 80027ce:	2100      	movs	r1, #0
 80027d0:	2010      	movs	r0, #16
 80027d2:	f000 f823 	bl	800281c <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 80027d6:	2300      	movs	r3, #0
 80027d8:	71bb      	strb	r3, [r7, #6]
 80027da:	e00d      	b.n	80027f8 <OLED_Refresh_Gram+0x4c>
 80027dc:	79ba      	ldrb	r2, [r7, #6]
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	490d      	ldr	r1, [pc, #52]	; (8002818 <OLED_Refresh_Gram+0x6c>)
 80027e2:	00d2      	lsls	r2, r2, #3
 80027e4:	440a      	add	r2, r1
 80027e6:	4413      	add	r3, r2
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2101      	movs	r1, #1
 80027ec:	4618      	mov	r0, r3
 80027ee:	f000 f815 	bl	800281c <OLED_WR_Byte>
 80027f2:	79bb      	ldrb	r3, [r7, #6]
 80027f4:	3301      	adds	r3, #1
 80027f6:	71bb      	strb	r3, [r7, #6]
 80027f8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	daed      	bge.n	80027dc <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8002800:	79fb      	ldrb	r3, [r7, #7]
 8002802:	3301      	adds	r3, #1
 8002804:	71fb      	strb	r3, [r7, #7]
 8002806:	79fb      	ldrb	r3, [r7, #7]
 8002808:	2b07      	cmp	r3, #7
 800280a:	d9d5      	bls.n	80027b8 <OLED_Refresh_Gram+0xc>
	}   
}
 800280c:	bf00      	nop
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20000490 	.word	0x20000490

0800281c <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	4603      	mov	r3, r0
 8002824:	460a      	mov	r2, r1
 8002826:	71fb      	strb	r3, [r7, #7]
 8002828:	4613      	mov	r3, r2
 800282a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 800282c:	79bb      	ldrb	r3, [r7, #6]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d006      	beq.n	8002840 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8002832:	2201      	movs	r2, #1
 8002834:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002838:	481e      	ldr	r0, [pc, #120]	; (80028b4 <OLED_WR_Byte+0x98>)
 800283a:	f000 fdc5 	bl	80033c8 <HAL_GPIO_WritePin>
 800283e:	e005      	b.n	800284c <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8002840:	2200      	movs	r2, #0
 8002842:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002846:	481b      	ldr	r0, [pc, #108]	; (80028b4 <OLED_WR_Byte+0x98>)
 8002848:	f000 fdbe 	bl	80033c8 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 800284c:	2300      	movs	r3, #0
 800284e:	73fb      	strb	r3, [r7, #15]
 8002850:	e022      	b.n	8002898 <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 8002852:	2200      	movs	r2, #0
 8002854:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002858:	4816      	ldr	r0, [pc, #88]	; (80028b4 <OLED_WR_Byte+0x98>)
 800285a:	f000 fdb5 	bl	80033c8 <HAL_GPIO_WritePin>
		if(dat&0x80)
 800285e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002862:	2b00      	cmp	r3, #0
 8002864:	da06      	bge.n	8002874 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8002866:	2201      	movs	r2, #1
 8002868:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800286c:	4811      	ldr	r0, [pc, #68]	; (80028b4 <OLED_WR_Byte+0x98>)
 800286e:	f000 fdab 	bl	80033c8 <HAL_GPIO_WritePin>
 8002872:	e005      	b.n	8002880 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8002874:	2200      	movs	r2, #0
 8002876:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800287a:	480e      	ldr	r0, [pc, #56]	; (80028b4 <OLED_WR_Byte+0x98>)
 800287c:	f000 fda4 	bl	80033c8 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8002880:	2201      	movs	r2, #1
 8002882:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002886:	480b      	ldr	r0, [pc, #44]	; (80028b4 <OLED_WR_Byte+0x98>)
 8002888:	f000 fd9e 	bl	80033c8 <HAL_GPIO_WritePin>
		dat<<=1;   
 800288c:	79fb      	ldrb	r3, [r7, #7]
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8002892:	7bfb      	ldrb	r3, [r7, #15]
 8002894:	3301      	adds	r3, #1
 8002896:	73fb      	strb	r3, [r7, #15]
 8002898:	7bfb      	ldrb	r3, [r7, #15]
 800289a:	2b07      	cmp	r3, #7
 800289c:	d9d9      	bls.n	8002852 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 800289e:	2201      	movs	r2, #1
 80028a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028a4:	4803      	ldr	r0, [pc, #12]	; (80028b4 <OLED_WR_Byte+0x98>)
 80028a6:	f000 fd8f 	bl	80033c8 <HAL_GPIO_WritePin>
} 
 80028aa:	bf00      	nop
 80028ac:	3710      	adds	r7, #16
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	40020c00 	.word	0x40020c00

080028b8 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 80028be:	2300      	movs	r3, #0
 80028c0:	71fb      	strb	r3, [r7, #7]
 80028c2:	e014      	b.n	80028ee <OLED_Clear+0x36>
 80028c4:	2300      	movs	r3, #0
 80028c6:	71bb      	strb	r3, [r7, #6]
 80028c8:	e00a      	b.n	80028e0 <OLED_Clear+0x28>
 80028ca:	79ba      	ldrb	r2, [r7, #6]
 80028cc:	79fb      	ldrb	r3, [r7, #7]
 80028ce:	490c      	ldr	r1, [pc, #48]	; (8002900 <OLED_Clear+0x48>)
 80028d0:	00d2      	lsls	r2, r2, #3
 80028d2:	440a      	add	r2, r1
 80028d4:	4413      	add	r3, r2
 80028d6:	2200      	movs	r2, #0
 80028d8:	701a      	strb	r2, [r3, #0]
 80028da:	79bb      	ldrb	r3, [r7, #6]
 80028dc:	3301      	adds	r3, #1
 80028de:	71bb      	strb	r3, [r7, #6]
 80028e0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	daf0      	bge.n	80028ca <OLED_Clear+0x12>
 80028e8:	79fb      	ldrb	r3, [r7, #7]
 80028ea:	3301      	adds	r3, #1
 80028ec:	71fb      	strb	r3, [r7, #7]
 80028ee:	79fb      	ldrb	r3, [r7, #7]
 80028f0:	2b07      	cmp	r3, #7
 80028f2:	d9e7      	bls.n	80028c4 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 80028f4:	f7ff ff5a 	bl	80027ac <OLED_Refresh_Gram>
}
 80028f8:	bf00      	nop
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	20000490 	.word	0x20000490

08002904 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	71fb      	strb	r3, [r7, #7]
 800290e:	460b      	mov	r3, r1
 8002910:	71bb      	strb	r3, [r7, #6]
 8002912:	4613      	mov	r3, r2
 8002914:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8002916:	2300      	movs	r3, #0
 8002918:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 800291a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291e:	2b00      	cmp	r3, #0
 8002920:	db41      	blt.n	80029a6 <OLED_DrawPoint+0xa2>
 8002922:	79bb      	ldrb	r3, [r7, #6]
 8002924:	2b3f      	cmp	r3, #63	; 0x3f
 8002926:	d83e      	bhi.n	80029a6 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8002928:	79bb      	ldrb	r3, [r7, #6]
 800292a:	08db      	lsrs	r3, r3, #3
 800292c:	b2db      	uxtb	r3, r3
 800292e:	f1c3 0307 	rsb	r3, r3, #7
 8002932:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8002934:	79bb      	ldrb	r3, [r7, #6]
 8002936:	f003 0307 	and.w	r3, r3, #7
 800293a:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 800293c:	7b7b      	ldrb	r3, [r7, #13]
 800293e:	f1c3 0307 	rsb	r3, r3, #7
 8002942:	2201      	movs	r2, #1
 8002944:	fa02 f303 	lsl.w	r3, r2, r3
 8002948:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 800294a:	797b      	ldrb	r3, [r7, #5]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d012      	beq.n	8002976 <OLED_DrawPoint+0x72>
 8002950:	79fa      	ldrb	r2, [r7, #7]
 8002952:	7bbb      	ldrb	r3, [r7, #14]
 8002954:	4917      	ldr	r1, [pc, #92]	; (80029b4 <OLED_DrawPoint+0xb0>)
 8002956:	00d2      	lsls	r2, r2, #3
 8002958:	440a      	add	r2, r1
 800295a:	4413      	add	r3, r2
 800295c:	7818      	ldrb	r0, [r3, #0]
 800295e:	79fa      	ldrb	r2, [r7, #7]
 8002960:	7bbb      	ldrb	r3, [r7, #14]
 8002962:	7bf9      	ldrb	r1, [r7, #15]
 8002964:	4301      	orrs	r1, r0
 8002966:	b2c8      	uxtb	r0, r1
 8002968:	4912      	ldr	r1, [pc, #72]	; (80029b4 <OLED_DrawPoint+0xb0>)
 800296a:	00d2      	lsls	r2, r2, #3
 800296c:	440a      	add	r2, r1
 800296e:	4413      	add	r3, r2
 8002970:	4602      	mov	r2, r0
 8002972:	701a      	strb	r2, [r3, #0]
 8002974:	e018      	b.n	80029a8 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8002976:	79fa      	ldrb	r2, [r7, #7]
 8002978:	7bbb      	ldrb	r3, [r7, #14]
 800297a:	490e      	ldr	r1, [pc, #56]	; (80029b4 <OLED_DrawPoint+0xb0>)
 800297c:	00d2      	lsls	r2, r2, #3
 800297e:	440a      	add	r2, r1
 8002980:	4413      	add	r3, r2
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	b25a      	sxtb	r2, r3
 8002986:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800298a:	43db      	mvns	r3, r3
 800298c:	b25b      	sxtb	r3, r3
 800298e:	4013      	ands	r3, r2
 8002990:	b259      	sxtb	r1, r3
 8002992:	79fa      	ldrb	r2, [r7, #7]
 8002994:	7bbb      	ldrb	r3, [r7, #14]
 8002996:	b2c8      	uxtb	r0, r1
 8002998:	4906      	ldr	r1, [pc, #24]	; (80029b4 <OLED_DrawPoint+0xb0>)
 800299a:	00d2      	lsls	r2, r2, #3
 800299c:	440a      	add	r2, r1
 800299e:	4413      	add	r3, r2
 80029a0:	4602      	mov	r2, r0
 80029a2:	701a      	strb	r2, [r3, #0]
 80029a4:	e000      	b.n	80029a8 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 80029a6:	bf00      	nop
}
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	20000490 	.word	0x20000490

080029b8 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 80029b8:	b590      	push	{r4, r7, lr}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	4604      	mov	r4, r0
 80029c0:	4608      	mov	r0, r1
 80029c2:	4611      	mov	r1, r2
 80029c4:	461a      	mov	r2, r3
 80029c6:	4623      	mov	r3, r4
 80029c8:	71fb      	strb	r3, [r7, #7]
 80029ca:	4603      	mov	r3, r0
 80029cc:	71bb      	strb	r3, [r7, #6]
 80029ce:	460b      	mov	r3, r1
 80029d0:	717b      	strb	r3, [r7, #5]
 80029d2:	4613      	mov	r3, r2
 80029d4:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 80029d6:	79bb      	ldrb	r3, [r7, #6]
 80029d8:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 80029da:	797b      	ldrb	r3, [r7, #5]
 80029dc:	3b20      	subs	r3, #32
 80029de:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 80029e0:	2300      	movs	r3, #0
 80029e2:	73bb      	strb	r3, [r7, #14]
 80029e4:	e04d      	b.n	8002a82 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 80029e6:	793b      	ldrb	r3, [r7, #4]
 80029e8:	2b0c      	cmp	r3, #12
 80029ea:	d10b      	bne.n	8002a04 <OLED_ShowChar+0x4c>
 80029ec:	797a      	ldrb	r2, [r7, #5]
 80029ee:	7bb9      	ldrb	r1, [r7, #14]
 80029f0:	4828      	ldr	r0, [pc, #160]	; (8002a94 <OLED_ShowChar+0xdc>)
 80029f2:	4613      	mov	r3, r2
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	4413      	add	r3, r2
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	4403      	add	r3, r0
 80029fc:	440b      	add	r3, r1
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	73fb      	strb	r3, [r7, #15]
 8002a02:	e007      	b.n	8002a14 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8002a04:	797a      	ldrb	r2, [r7, #5]
 8002a06:	7bbb      	ldrb	r3, [r7, #14]
 8002a08:	4923      	ldr	r1, [pc, #140]	; (8002a98 <OLED_ShowChar+0xe0>)
 8002a0a:	0112      	lsls	r2, r2, #4
 8002a0c:	440a      	add	r2, r1
 8002a0e:	4413      	add	r3, r2
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8002a14:	2300      	movs	r3, #0
 8002a16:	737b      	strb	r3, [r7, #13]
 8002a18:	e02d      	b.n	8002a76 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8002a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	da07      	bge.n	8002a32 <OLED_ShowChar+0x7a>
 8002a22:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002a26:	79b9      	ldrb	r1, [r7, #6]
 8002a28:	79fb      	ldrb	r3, [r7, #7]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff ff6a 	bl	8002904 <OLED_DrawPoint>
 8002a30:	e00c      	b.n	8002a4c <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8002a32:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	bf0c      	ite	eq
 8002a3a:	2301      	moveq	r3, #1
 8002a3c:	2300      	movne	r3, #0
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	461a      	mov	r2, r3
 8002a42:	79b9      	ldrb	r1, [r7, #6]
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff ff5c 	bl	8002904 <OLED_DrawPoint>
			temp<<=1;
 8002a4c:	7bfb      	ldrb	r3, [r7, #15]
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	73fb      	strb	r3, [r7, #15]
			y++;
 8002a52:	79bb      	ldrb	r3, [r7, #6]
 8002a54:	3301      	adds	r3, #1
 8002a56:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8002a58:	79ba      	ldrb	r2, [r7, #6]
 8002a5a:	7b3b      	ldrb	r3, [r7, #12]
 8002a5c:	1ad2      	subs	r2, r2, r3
 8002a5e:	793b      	ldrb	r3, [r7, #4]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d105      	bne.n	8002a70 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8002a64:	7b3b      	ldrb	r3, [r7, #12]
 8002a66:	71bb      	strb	r3, [r7, #6]
				x++;
 8002a68:	79fb      	ldrb	r3, [r7, #7]
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	71fb      	strb	r3, [r7, #7]
				break;
 8002a6e:	e005      	b.n	8002a7c <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8002a70:	7b7b      	ldrb	r3, [r7, #13]
 8002a72:	3301      	adds	r3, #1
 8002a74:	737b      	strb	r3, [r7, #13]
 8002a76:	7b7b      	ldrb	r3, [r7, #13]
 8002a78:	2b07      	cmp	r3, #7
 8002a7a:	d9ce      	bls.n	8002a1a <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8002a7c:	7bbb      	ldrb	r3, [r7, #14]
 8002a7e:	3301      	adds	r3, #1
 8002a80:	73bb      	strb	r3, [r7, #14]
 8002a82:	7bba      	ldrb	r2, [r7, #14]
 8002a84:	793b      	ldrb	r3, [r7, #4]
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d3ad      	bcc.n	80029e6 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8002a8a:	bf00      	nop
 8002a8c:	bf00      	nop
 8002a8e:	3714      	adds	r7, #20
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd90      	pop	{r4, r7, pc}
 8002a94:	0800d688 	.word	0x0800d688
 8002a98:	0800dafc 	.word	0x0800dafc

08002a9c <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af02      	add	r7, sp, #8
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	603a      	str	r2, [r7, #0]
 8002aa6:	71fb      	strb	r3, [r7, #7]
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8002aac:	e01f      	b.n	8002aee <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8002aae:	79fb      	ldrb	r3, [r7, #7]
 8002ab0:	2b7a      	cmp	r3, #122	; 0x7a
 8002ab2:	d904      	bls.n	8002abe <OLED_ShowString+0x22>
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	71fb      	strb	r3, [r7, #7]
 8002ab8:	79bb      	ldrb	r3, [r7, #6]
 8002aba:	3310      	adds	r3, #16
 8002abc:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8002abe:	79bb      	ldrb	r3, [r7, #6]
 8002ac0:	2b3a      	cmp	r3, #58	; 0x3a
 8002ac2:	d905      	bls.n	8002ad0 <OLED_ShowString+0x34>
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	71fb      	strb	r3, [r7, #7]
 8002ac8:	79fb      	ldrb	r3, [r7, #7]
 8002aca:	71bb      	strb	r3, [r7, #6]
 8002acc:	f7ff fef4 	bl	80028b8 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	781a      	ldrb	r2, [r3, #0]
 8002ad4:	79b9      	ldrb	r1, [r7, #6]
 8002ad6:	79f8      	ldrb	r0, [r7, #7]
 8002ad8:	2301      	movs	r3, #1
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	230c      	movs	r3, #12
 8002ade:	f7ff ff6b 	bl	80029b8 <OLED_ShowChar>
        x+=8;
 8002ae2:	79fb      	ldrb	r3, [r7, #7]
 8002ae4:	3308      	adds	r3, #8
 8002ae6:	71fb      	strb	r3, [r7, #7]
        p++;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	3301      	adds	r3, #1
 8002aec:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d1db      	bne.n	8002aae <OLED_ShowString+0x12>
    }  
}	 
 8002af6:	bf00      	nop
 8002af8:	bf00      	nop
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <OLED_Init>:

void OLED_Init(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8002b04:	f001 fda0 	bl	8004648 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8002b08:	4b42      	ldr	r3, [pc, #264]	; (8002c14 <OLED_Init+0x114>)
 8002b0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b0c:	4a41      	ldr	r2, [pc, #260]	; (8002c14 <OLED_Init+0x114>)
 8002b0e:	f023 0301 	bic.w	r3, r3, #1
 8002b12:	6713      	str	r3, [r2, #112]	; 0x70
 8002b14:	4b3f      	ldr	r3, [pc, #252]	; (8002c14 <OLED_Init+0x114>)
 8002b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b18:	4a3e      	ldr	r2, [pc, #248]	; (8002c14 <OLED_Init+0x114>)
 8002b1a:	f023 0304 	bic.w	r3, r3, #4
 8002b1e:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8002b20:	f001 fda6 	bl	8004670 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8002b24:	2200      	movs	r2, #0
 8002b26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b2a:	483b      	ldr	r0, [pc, #236]	; (8002c18 <OLED_Init+0x118>)
 8002b2c:	f000 fc4c 	bl	80033c8 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002b30:	2064      	movs	r0, #100	; 0x64
 8002b32:	f000 f8e5 	bl	8002d00 <HAL_Delay>
	OLED_RST_Set();
 8002b36:	2201      	movs	r2, #1
 8002b38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b3c:	4836      	ldr	r0, [pc, #216]	; (8002c18 <OLED_Init+0x118>)
 8002b3e:	f000 fc43 	bl	80033c8 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8002b42:	2100      	movs	r1, #0
 8002b44:	20ae      	movs	r0, #174	; 0xae
 8002b46:	f7ff fe69 	bl	800281c <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	20d5      	movs	r0, #213	; 0xd5
 8002b4e:	f7ff fe65 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8002b52:	2100      	movs	r1, #0
 8002b54:	2050      	movs	r0, #80	; 0x50
 8002b56:	f7ff fe61 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	20a8      	movs	r0, #168	; 0xa8
 8002b5e:	f7ff fe5d 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8002b62:	2100      	movs	r1, #0
 8002b64:	203f      	movs	r0, #63	; 0x3f
 8002b66:	f7ff fe59 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	20d3      	movs	r0, #211	; 0xd3
 8002b6e:	f7ff fe55 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8002b72:	2100      	movs	r1, #0
 8002b74:	2000      	movs	r0, #0
 8002b76:	f7ff fe51 	bl	800281c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8002b7a:	2100      	movs	r1, #0
 8002b7c:	2040      	movs	r0, #64	; 0x40
 8002b7e:	f7ff fe4d 	bl	800281c <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8002b82:	2100      	movs	r1, #0
 8002b84:	208d      	movs	r0, #141	; 0x8d
 8002b86:	f7ff fe49 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	2014      	movs	r0, #20
 8002b8e:	f7ff fe45 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8002b92:	2100      	movs	r1, #0
 8002b94:	2020      	movs	r0, #32
 8002b96:	f7ff fe41 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	2002      	movs	r0, #2
 8002b9e:	f7ff fe3d 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	20a1      	movs	r0, #161	; 0xa1
 8002ba6:	f7ff fe39 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8002baa:	2100      	movs	r1, #0
 8002bac:	20c0      	movs	r0, #192	; 0xc0
 8002bae:	f7ff fe35 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	20da      	movs	r0, #218	; 0xda
 8002bb6:	f7ff fe31 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8002bba:	2100      	movs	r1, #0
 8002bbc:	2012      	movs	r0, #18
 8002bbe:	f7ff fe2d 	bl	800281c <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	2081      	movs	r0, #129	; 0x81
 8002bc6:	f7ff fe29 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8002bca:	2100      	movs	r1, #0
 8002bcc:	20ef      	movs	r0, #239	; 0xef
 8002bce:	f7ff fe25 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	20d9      	movs	r0, #217	; 0xd9
 8002bd6:	f7ff fe21 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8002bda:	2100      	movs	r1, #0
 8002bdc:	20f1      	movs	r0, #241	; 0xf1
 8002bde:	f7ff fe1d 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8002be2:	2100      	movs	r1, #0
 8002be4:	20db      	movs	r0, #219	; 0xdb
 8002be6:	f7ff fe19 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8002bea:	2100      	movs	r1, #0
 8002bec:	2030      	movs	r0, #48	; 0x30
 8002bee:	f7ff fe15 	bl	800281c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	20a4      	movs	r0, #164	; 0xa4
 8002bf6:	f7ff fe11 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	20a6      	movs	r0, #166	; 0xa6
 8002bfe:	f7ff fe0d 	bl	800281c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8002c02:	2100      	movs	r1, #0
 8002c04:	20af      	movs	r0, #175	; 0xaf
 8002c06:	f7ff fe09 	bl	800281c <OLED_WR_Byte>
	OLED_Clear(); 
 8002c0a:	f7ff fe55 	bl	80028b8 <OLED_Clear>
}
 8002c0e:	bf00      	nop
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	40023800 	.word	0x40023800
 8002c18:	40020c00 	.word	0x40020c00

08002c1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c20:	4b0e      	ldr	r3, [pc, #56]	; (8002c5c <HAL_Init+0x40>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a0d      	ldr	r2, [pc, #52]	; (8002c5c <HAL_Init+0x40>)
 8002c26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c2c:	4b0b      	ldr	r3, [pc, #44]	; (8002c5c <HAL_Init+0x40>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a0a      	ldr	r2, [pc, #40]	; (8002c5c <HAL_Init+0x40>)
 8002c32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c38:	4b08      	ldr	r3, [pc, #32]	; (8002c5c <HAL_Init+0x40>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a07      	ldr	r2, [pc, #28]	; (8002c5c <HAL_Init+0x40>)
 8002c3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c44:	2003      	movs	r0, #3
 8002c46:	f000 f94f 	bl	8002ee8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c4a:	200f      	movs	r0, #15
 8002c4c:	f000 f808 	bl	8002c60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c50:	f7ff fa46 	bl	80020e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	40023c00 	.word	0x40023c00

08002c60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c68:	4b12      	ldr	r3, [pc, #72]	; (8002cb4 <HAL_InitTick+0x54>)
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	4b12      	ldr	r3, [pc, #72]	; (8002cb8 <HAL_InitTick+0x58>)
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	4619      	mov	r1, r3
 8002c72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c76:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f000 f967 	bl	8002f52 <HAL_SYSTICK_Config>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e00e      	b.n	8002cac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2b0f      	cmp	r3, #15
 8002c92:	d80a      	bhi.n	8002caa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c94:	2200      	movs	r2, #0
 8002c96:	6879      	ldr	r1, [r7, #4]
 8002c98:	f04f 30ff 	mov.w	r0, #4294967295
 8002c9c:	f000 f92f 	bl	8002efe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ca0:	4a06      	ldr	r2, [pc, #24]	; (8002cbc <HAL_InitTick+0x5c>)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	e000      	b.n	8002cac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	2000000c 	.word	0x2000000c
 8002cb8:	20000014 	.word	0x20000014
 8002cbc:	20000010 	.word	0x20000010

08002cc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cc4:	4b06      	ldr	r3, [pc, #24]	; (8002ce0 <HAL_IncTick+0x20>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	461a      	mov	r2, r3
 8002cca:	4b06      	ldr	r3, [pc, #24]	; (8002ce4 <HAL_IncTick+0x24>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4413      	add	r3, r2
 8002cd0:	4a04      	ldr	r2, [pc, #16]	; (8002ce4 <HAL_IncTick+0x24>)
 8002cd2:	6013      	str	r3, [r2, #0]
}
 8002cd4:	bf00      	nop
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	20000014 	.word	0x20000014
 8002ce4:	20000890 	.word	0x20000890

08002ce8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
  return uwTick;
 8002cec:	4b03      	ldr	r3, [pc, #12]	; (8002cfc <HAL_GetTick+0x14>)
 8002cee:	681b      	ldr	r3, [r3, #0]
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	20000890 	.word	0x20000890

08002d00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d08:	f7ff ffee 	bl	8002ce8 <HAL_GetTick>
 8002d0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d18:	d005      	beq.n	8002d26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d1a:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <HAL_Delay+0x44>)
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	4413      	add	r3, r2
 8002d24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d26:	bf00      	nop
 8002d28:	f7ff ffde 	bl	8002ce8 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	68fa      	ldr	r2, [r7, #12]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d8f7      	bhi.n	8002d28 <HAL_Delay+0x28>
  {
  }
}
 8002d38:	bf00      	nop
 8002d3a:	bf00      	nop
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	20000014 	.word	0x20000014

08002d48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f003 0307 	and.w	r3, r3, #7
 8002d56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d58:	4b0c      	ldr	r3, [pc, #48]	; (8002d8c <__NVIC_SetPriorityGrouping+0x44>)
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d5e:	68ba      	ldr	r2, [r7, #8]
 8002d60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d64:	4013      	ands	r3, r2
 8002d66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d7a:	4a04      	ldr	r2, [pc, #16]	; (8002d8c <__NVIC_SetPriorityGrouping+0x44>)
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	60d3      	str	r3, [r2, #12]
}
 8002d80:	bf00      	nop
 8002d82:	3714      	adds	r7, #20
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr
 8002d8c:	e000ed00 	.word	0xe000ed00

08002d90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d94:	4b04      	ldr	r3, [pc, #16]	; (8002da8 <__NVIC_GetPriorityGrouping+0x18>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	0a1b      	lsrs	r3, r3, #8
 8002d9a:	f003 0307 	and.w	r3, r3, #7
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr
 8002da8:	e000ed00 	.word	0xe000ed00

08002dac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4603      	mov	r3, r0
 8002db4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	db0b      	blt.n	8002dd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	f003 021f 	and.w	r2, r3, #31
 8002dc4:	4907      	ldr	r1, [pc, #28]	; (8002de4 <__NVIC_EnableIRQ+0x38>)
 8002dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dca:	095b      	lsrs	r3, r3, #5
 8002dcc:	2001      	movs	r0, #1
 8002dce:	fa00 f202 	lsl.w	r2, r0, r2
 8002dd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002dd6:	bf00      	nop
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	e000e100 	.word	0xe000e100

08002de8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	6039      	str	r1, [r7, #0]
 8002df2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	db0a      	blt.n	8002e12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	b2da      	uxtb	r2, r3
 8002e00:	490c      	ldr	r1, [pc, #48]	; (8002e34 <__NVIC_SetPriority+0x4c>)
 8002e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e06:	0112      	lsls	r2, r2, #4
 8002e08:	b2d2      	uxtb	r2, r2
 8002e0a:	440b      	add	r3, r1
 8002e0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e10:	e00a      	b.n	8002e28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	4908      	ldr	r1, [pc, #32]	; (8002e38 <__NVIC_SetPriority+0x50>)
 8002e18:	79fb      	ldrb	r3, [r7, #7]
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	3b04      	subs	r3, #4
 8002e20:	0112      	lsls	r2, r2, #4
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	440b      	add	r3, r1
 8002e26:	761a      	strb	r2, [r3, #24]
}
 8002e28:	bf00      	nop
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr
 8002e34:	e000e100 	.word	0xe000e100
 8002e38:	e000ed00 	.word	0xe000ed00

08002e3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b089      	sub	sp, #36	; 0x24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	60f8      	str	r0, [r7, #12]
 8002e44:	60b9      	str	r1, [r7, #8]
 8002e46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f003 0307 	and.w	r3, r3, #7
 8002e4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	f1c3 0307 	rsb	r3, r3, #7
 8002e56:	2b04      	cmp	r3, #4
 8002e58:	bf28      	it	cs
 8002e5a:	2304      	movcs	r3, #4
 8002e5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	3304      	adds	r3, #4
 8002e62:	2b06      	cmp	r3, #6
 8002e64:	d902      	bls.n	8002e6c <NVIC_EncodePriority+0x30>
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	3b03      	subs	r3, #3
 8002e6a:	e000      	b.n	8002e6e <NVIC_EncodePriority+0x32>
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e70:	f04f 32ff 	mov.w	r2, #4294967295
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7a:	43da      	mvns	r2, r3
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	401a      	ands	r2, r3
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e84:	f04f 31ff 	mov.w	r1, #4294967295
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8e:	43d9      	mvns	r1, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e94:	4313      	orrs	r3, r2
         );
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3724      	adds	r7, #36	; 0x24
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
	...

08002ea4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002eb4:	d301      	bcc.n	8002eba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e00f      	b.n	8002eda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002eba:	4a0a      	ldr	r2, [pc, #40]	; (8002ee4 <SysTick_Config+0x40>)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ec2:	210f      	movs	r1, #15
 8002ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec8:	f7ff ff8e 	bl	8002de8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ecc:	4b05      	ldr	r3, [pc, #20]	; (8002ee4 <SysTick_Config+0x40>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ed2:	4b04      	ldr	r3, [pc, #16]	; (8002ee4 <SysTick_Config+0x40>)
 8002ed4:	2207      	movs	r2, #7
 8002ed6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	e000e010 	.word	0xe000e010

08002ee8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f7ff ff29 	bl	8002d48 <__NVIC_SetPriorityGrouping>
}
 8002ef6:	bf00      	nop
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b086      	sub	sp, #24
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	4603      	mov	r3, r0
 8002f06:	60b9      	str	r1, [r7, #8]
 8002f08:	607a      	str	r2, [r7, #4]
 8002f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f10:	f7ff ff3e 	bl	8002d90 <__NVIC_GetPriorityGrouping>
 8002f14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	68b9      	ldr	r1, [r7, #8]
 8002f1a:	6978      	ldr	r0, [r7, #20]
 8002f1c:	f7ff ff8e 	bl	8002e3c <NVIC_EncodePriority>
 8002f20:	4602      	mov	r2, r0
 8002f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f26:	4611      	mov	r1, r2
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7ff ff5d 	bl	8002de8 <__NVIC_SetPriority>
}
 8002f2e:	bf00      	nop
 8002f30:	3718      	adds	r7, #24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b082      	sub	sp, #8
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7ff ff31 	bl	8002dac <__NVIC_EnableIRQ>
}
 8002f4a:	bf00      	nop
 8002f4c:	3708      	adds	r7, #8
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}

08002f52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b082      	sub	sp, #8
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f7ff ffa2 	bl	8002ea4 <SysTick_Config>
 8002f60:	4603      	mov	r3, r0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3708      	adds	r7, #8
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b084      	sub	sp, #16
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f76:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f78:	f7ff feb6 	bl	8002ce8 <HAL_GetTick>
 8002f7c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d008      	beq.n	8002f9c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2280      	movs	r2, #128	; 0x80
 8002f8e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e052      	b.n	8003042 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 0216 	bic.w	r2, r2, #22
 8002faa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	695a      	ldr	r2, [r3, #20]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fba:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d103      	bne.n	8002fcc <HAL_DMA_Abort+0x62>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d007      	beq.n	8002fdc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0208 	bic.w	r2, r2, #8
 8002fda:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0201 	bic.w	r2, r2, #1
 8002fea:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fec:	e013      	b.n	8003016 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fee:	f7ff fe7b 	bl	8002ce8 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b05      	cmp	r3, #5
 8002ffa:	d90c      	bls.n	8003016 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2220      	movs	r2, #32
 8003000:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2203      	movs	r2, #3
 8003006:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e015      	b.n	8003042 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1e4      	bne.n	8002fee <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003028:	223f      	movs	r2, #63	; 0x3f
 800302a:	409a      	lsls	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800304a:	b480      	push	{r7}
 800304c:	b083      	sub	sp, #12
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2b02      	cmp	r3, #2
 800305c:	d004      	beq.n	8003068 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2280      	movs	r2, #128	; 0x80
 8003062:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e00c      	b.n	8003082 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2205      	movs	r2, #5
 800306c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f022 0201 	bic.w	r2, r2, #1
 800307e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
	...

08003090 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003090:	b480      	push	{r7}
 8003092:	b089      	sub	sp, #36	; 0x24
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800309a:	2300      	movs	r3, #0
 800309c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800309e:	2300      	movs	r3, #0
 80030a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030a2:	2300      	movs	r3, #0
 80030a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030a6:	2300      	movs	r3, #0
 80030a8:	61fb      	str	r3, [r7, #28]
 80030aa:	e16b      	b.n	8003384 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030ac:	2201      	movs	r2, #1
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	fa02 f303 	lsl.w	r3, r2, r3
 80030b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	697a      	ldr	r2, [r7, #20]
 80030bc:	4013      	ands	r3, r2
 80030be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030c0:	693a      	ldr	r2, [r7, #16]
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	f040 815a 	bne.w	800337e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d005      	beq.n	80030e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d130      	bne.n	8003144 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	005b      	lsls	r3, r3, #1
 80030ec:	2203      	movs	r2, #3
 80030ee:	fa02 f303 	lsl.w	r3, r2, r3
 80030f2:	43db      	mvns	r3, r3
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	4013      	ands	r3, r2
 80030f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	68da      	ldr	r2, [r3, #12]
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	fa02 f303 	lsl.w	r3, r2, r3
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	4313      	orrs	r3, r2
 800310a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003118:	2201      	movs	r2, #1
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	fa02 f303 	lsl.w	r3, r2, r3
 8003120:	43db      	mvns	r3, r3
 8003122:	69ba      	ldr	r2, [r7, #24]
 8003124:	4013      	ands	r3, r2
 8003126:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	091b      	lsrs	r3, r3, #4
 800312e:	f003 0201 	and.w	r2, r3, #1
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	fa02 f303 	lsl.w	r3, r2, r3
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	4313      	orrs	r3, r2
 800313c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f003 0303 	and.w	r3, r3, #3
 800314c:	2b03      	cmp	r3, #3
 800314e:	d017      	beq.n	8003180 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	2203      	movs	r2, #3
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	43db      	mvns	r3, r3
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	4013      	ands	r3, r2
 8003166:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	689a      	ldr	r2, [r3, #8]
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	005b      	lsls	r3, r3, #1
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	4313      	orrs	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	f003 0303 	and.w	r3, r3, #3
 8003188:	2b02      	cmp	r3, #2
 800318a:	d123      	bne.n	80031d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	08da      	lsrs	r2, r3, #3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	3208      	adds	r2, #8
 8003194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003198:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	f003 0307 	and.w	r3, r3, #7
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	220f      	movs	r2, #15
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	43db      	mvns	r3, r3
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	4013      	ands	r3, r2
 80031ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	691a      	ldr	r2, [r3, #16]
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	f003 0307 	and.w	r3, r3, #7
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	fa02 f303 	lsl.w	r3, r2, r3
 80031c0:	69ba      	ldr	r2, [r7, #24]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	08da      	lsrs	r2, r3, #3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	3208      	adds	r2, #8
 80031ce:	69b9      	ldr	r1, [r7, #24]
 80031d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	2203      	movs	r2, #3
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	43db      	mvns	r3, r3
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	4013      	ands	r3, r2
 80031ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f003 0203 	and.w	r2, r3, #3
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	4313      	orrs	r3, r2
 8003200:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003210:	2b00      	cmp	r3, #0
 8003212:	f000 80b4 	beq.w	800337e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003216:	2300      	movs	r3, #0
 8003218:	60fb      	str	r3, [r7, #12]
 800321a:	4b60      	ldr	r3, [pc, #384]	; (800339c <HAL_GPIO_Init+0x30c>)
 800321c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800321e:	4a5f      	ldr	r2, [pc, #380]	; (800339c <HAL_GPIO_Init+0x30c>)
 8003220:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003224:	6453      	str	r3, [r2, #68]	; 0x44
 8003226:	4b5d      	ldr	r3, [pc, #372]	; (800339c <HAL_GPIO_Init+0x30c>)
 8003228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800322a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800322e:	60fb      	str	r3, [r7, #12]
 8003230:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003232:	4a5b      	ldr	r2, [pc, #364]	; (80033a0 <HAL_GPIO_Init+0x310>)
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	089b      	lsrs	r3, r3, #2
 8003238:	3302      	adds	r3, #2
 800323a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800323e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	f003 0303 	and.w	r3, r3, #3
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	220f      	movs	r2, #15
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	43db      	mvns	r3, r3
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	4013      	ands	r3, r2
 8003254:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a52      	ldr	r2, [pc, #328]	; (80033a4 <HAL_GPIO_Init+0x314>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d02b      	beq.n	80032b6 <HAL_GPIO_Init+0x226>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a51      	ldr	r2, [pc, #324]	; (80033a8 <HAL_GPIO_Init+0x318>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d025      	beq.n	80032b2 <HAL_GPIO_Init+0x222>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a50      	ldr	r2, [pc, #320]	; (80033ac <HAL_GPIO_Init+0x31c>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d01f      	beq.n	80032ae <HAL_GPIO_Init+0x21e>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a4f      	ldr	r2, [pc, #316]	; (80033b0 <HAL_GPIO_Init+0x320>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d019      	beq.n	80032aa <HAL_GPIO_Init+0x21a>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a4e      	ldr	r2, [pc, #312]	; (80033b4 <HAL_GPIO_Init+0x324>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d013      	beq.n	80032a6 <HAL_GPIO_Init+0x216>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a4d      	ldr	r2, [pc, #308]	; (80033b8 <HAL_GPIO_Init+0x328>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d00d      	beq.n	80032a2 <HAL_GPIO_Init+0x212>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a4c      	ldr	r2, [pc, #304]	; (80033bc <HAL_GPIO_Init+0x32c>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d007      	beq.n	800329e <HAL_GPIO_Init+0x20e>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a4b      	ldr	r2, [pc, #300]	; (80033c0 <HAL_GPIO_Init+0x330>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d101      	bne.n	800329a <HAL_GPIO_Init+0x20a>
 8003296:	2307      	movs	r3, #7
 8003298:	e00e      	b.n	80032b8 <HAL_GPIO_Init+0x228>
 800329a:	2308      	movs	r3, #8
 800329c:	e00c      	b.n	80032b8 <HAL_GPIO_Init+0x228>
 800329e:	2306      	movs	r3, #6
 80032a0:	e00a      	b.n	80032b8 <HAL_GPIO_Init+0x228>
 80032a2:	2305      	movs	r3, #5
 80032a4:	e008      	b.n	80032b8 <HAL_GPIO_Init+0x228>
 80032a6:	2304      	movs	r3, #4
 80032a8:	e006      	b.n	80032b8 <HAL_GPIO_Init+0x228>
 80032aa:	2303      	movs	r3, #3
 80032ac:	e004      	b.n	80032b8 <HAL_GPIO_Init+0x228>
 80032ae:	2302      	movs	r3, #2
 80032b0:	e002      	b.n	80032b8 <HAL_GPIO_Init+0x228>
 80032b2:	2301      	movs	r3, #1
 80032b4:	e000      	b.n	80032b8 <HAL_GPIO_Init+0x228>
 80032b6:	2300      	movs	r3, #0
 80032b8:	69fa      	ldr	r2, [r7, #28]
 80032ba:	f002 0203 	and.w	r2, r2, #3
 80032be:	0092      	lsls	r2, r2, #2
 80032c0:	4093      	lsls	r3, r2
 80032c2:	69ba      	ldr	r2, [r7, #24]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032c8:	4935      	ldr	r1, [pc, #212]	; (80033a0 <HAL_GPIO_Init+0x310>)
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	089b      	lsrs	r3, r3, #2
 80032ce:	3302      	adds	r3, #2
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032d6:	4b3b      	ldr	r3, [pc, #236]	; (80033c4 <HAL_GPIO_Init+0x334>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	43db      	mvns	r3, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4013      	ands	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032fa:	4a32      	ldr	r2, [pc, #200]	; (80033c4 <HAL_GPIO_Init+0x334>)
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003300:	4b30      	ldr	r3, [pc, #192]	; (80033c4 <HAL_GPIO_Init+0x334>)
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	43db      	mvns	r3, r3
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	4013      	ands	r3, r2
 800330e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d003      	beq.n	8003324 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	4313      	orrs	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003324:	4a27      	ldr	r2, [pc, #156]	; (80033c4 <HAL_GPIO_Init+0x334>)
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800332a:	4b26      	ldr	r3, [pc, #152]	; (80033c4 <HAL_GPIO_Init+0x334>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	43db      	mvns	r3, r3
 8003334:	69ba      	ldr	r2, [r7, #24]
 8003336:	4013      	ands	r3, r2
 8003338:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d003      	beq.n	800334e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	4313      	orrs	r3, r2
 800334c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800334e:	4a1d      	ldr	r2, [pc, #116]	; (80033c4 <HAL_GPIO_Init+0x334>)
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003354:	4b1b      	ldr	r3, [pc, #108]	; (80033c4 <HAL_GPIO_Init+0x334>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	43db      	mvns	r3, r3
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	4013      	ands	r3, r2
 8003362:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d003      	beq.n	8003378 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	4313      	orrs	r3, r2
 8003376:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003378:	4a12      	ldr	r2, [pc, #72]	; (80033c4 <HAL_GPIO_Init+0x334>)
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	3301      	adds	r3, #1
 8003382:	61fb      	str	r3, [r7, #28]
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	2b0f      	cmp	r3, #15
 8003388:	f67f ae90 	bls.w	80030ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800338c:	bf00      	nop
 800338e:	bf00      	nop
 8003390:	3724      	adds	r7, #36	; 0x24
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	40023800 	.word	0x40023800
 80033a0:	40013800 	.word	0x40013800
 80033a4:	40020000 	.word	0x40020000
 80033a8:	40020400 	.word	0x40020400
 80033ac:	40020800 	.word	0x40020800
 80033b0:	40020c00 	.word	0x40020c00
 80033b4:	40021000 	.word	0x40021000
 80033b8:	40021400 	.word	0x40021400
 80033bc:	40021800 	.word	0x40021800
 80033c0:	40021c00 	.word	0x40021c00
 80033c4:	40013c00 	.word	0x40013c00

080033c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	460b      	mov	r3, r1
 80033d2:	807b      	strh	r3, [r7, #2]
 80033d4:	4613      	mov	r3, r2
 80033d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033d8:	787b      	ldrb	r3, [r7, #1]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033de:	887a      	ldrh	r2, [r7, #2]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033e4:	e003      	b.n	80033ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033e6:	887b      	ldrh	r3, [r7, #2]
 80033e8:	041a      	lsls	r2, r3, #16
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	619a      	str	r2, [r3, #24]
}
 80033ee:	bf00      	nop
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
	...

080033fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e12b      	b.n	8003666 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b00      	cmp	r3, #0
 8003418:	d106      	bne.n	8003428 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f7fe fe88 	bl	8002138 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2224      	movs	r2, #36	; 0x24
 800342c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0201 	bic.w	r2, r2, #1
 800343e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800344e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800345e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003460:	f001 fd4a 	bl	8004ef8 <HAL_RCC_GetPCLK1Freq>
 8003464:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	4a81      	ldr	r2, [pc, #516]	; (8003670 <HAL_I2C_Init+0x274>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d807      	bhi.n	8003480 <HAL_I2C_Init+0x84>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	4a80      	ldr	r2, [pc, #512]	; (8003674 <HAL_I2C_Init+0x278>)
 8003474:	4293      	cmp	r3, r2
 8003476:	bf94      	ite	ls
 8003478:	2301      	movls	r3, #1
 800347a:	2300      	movhi	r3, #0
 800347c:	b2db      	uxtb	r3, r3
 800347e:	e006      	b.n	800348e <HAL_I2C_Init+0x92>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	4a7d      	ldr	r2, [pc, #500]	; (8003678 <HAL_I2C_Init+0x27c>)
 8003484:	4293      	cmp	r3, r2
 8003486:	bf94      	ite	ls
 8003488:	2301      	movls	r3, #1
 800348a:	2300      	movhi	r3, #0
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e0e7      	b.n	8003666 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	4a78      	ldr	r2, [pc, #480]	; (800367c <HAL_I2C_Init+0x280>)
 800349a:	fba2 2303 	umull	r2, r3, r2, r3
 800349e:	0c9b      	lsrs	r3, r3, #18
 80034a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68ba      	ldr	r2, [r7, #8]
 80034b2:	430a      	orrs	r2, r1
 80034b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	4a6a      	ldr	r2, [pc, #424]	; (8003670 <HAL_I2C_Init+0x274>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d802      	bhi.n	80034d0 <HAL_I2C_Init+0xd4>
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	3301      	adds	r3, #1
 80034ce:	e009      	b.n	80034e4 <HAL_I2C_Init+0xe8>
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80034d6:	fb02 f303 	mul.w	r3, r2, r3
 80034da:	4a69      	ldr	r2, [pc, #420]	; (8003680 <HAL_I2C_Init+0x284>)
 80034dc:	fba2 2303 	umull	r2, r3, r2, r3
 80034e0:	099b      	lsrs	r3, r3, #6
 80034e2:	3301      	adds	r3, #1
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	6812      	ldr	r2, [r2, #0]
 80034e8:	430b      	orrs	r3, r1
 80034ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	69db      	ldr	r3, [r3, #28]
 80034f2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80034f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	495c      	ldr	r1, [pc, #368]	; (8003670 <HAL_I2C_Init+0x274>)
 8003500:	428b      	cmp	r3, r1
 8003502:	d819      	bhi.n	8003538 <HAL_I2C_Init+0x13c>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	1e59      	subs	r1, r3, #1
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003512:	1c59      	adds	r1, r3, #1
 8003514:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003518:	400b      	ands	r3, r1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00a      	beq.n	8003534 <HAL_I2C_Init+0x138>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	1e59      	subs	r1, r3, #1
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	fbb1 f3f3 	udiv	r3, r1, r3
 800352c:	3301      	adds	r3, #1
 800352e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003532:	e051      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 8003534:	2304      	movs	r3, #4
 8003536:	e04f      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d111      	bne.n	8003564 <HAL_I2C_Init+0x168>
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	1e58      	subs	r0, r3, #1
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6859      	ldr	r1, [r3, #4]
 8003548:	460b      	mov	r3, r1
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	440b      	add	r3, r1
 800354e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003552:	3301      	adds	r3, #1
 8003554:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003558:	2b00      	cmp	r3, #0
 800355a:	bf0c      	ite	eq
 800355c:	2301      	moveq	r3, #1
 800355e:	2300      	movne	r3, #0
 8003560:	b2db      	uxtb	r3, r3
 8003562:	e012      	b.n	800358a <HAL_I2C_Init+0x18e>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	1e58      	subs	r0, r3, #1
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6859      	ldr	r1, [r3, #4]
 800356c:	460b      	mov	r3, r1
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	0099      	lsls	r1, r3, #2
 8003574:	440b      	add	r3, r1
 8003576:	fbb0 f3f3 	udiv	r3, r0, r3
 800357a:	3301      	adds	r3, #1
 800357c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003580:	2b00      	cmp	r3, #0
 8003582:	bf0c      	ite	eq
 8003584:	2301      	moveq	r3, #1
 8003586:	2300      	movne	r3, #0
 8003588:	b2db      	uxtb	r3, r3
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <HAL_I2C_Init+0x196>
 800358e:	2301      	movs	r3, #1
 8003590:	e022      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10e      	bne.n	80035b8 <HAL_I2C_Init+0x1bc>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	1e58      	subs	r0, r3, #1
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6859      	ldr	r1, [r3, #4]
 80035a2:	460b      	mov	r3, r1
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	440b      	add	r3, r1
 80035a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ac:	3301      	adds	r3, #1
 80035ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035b6:	e00f      	b.n	80035d8 <HAL_I2C_Init+0x1dc>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	1e58      	subs	r0, r3, #1
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6859      	ldr	r1, [r3, #4]
 80035c0:	460b      	mov	r3, r1
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	440b      	add	r3, r1
 80035c6:	0099      	lsls	r1, r3, #2
 80035c8:	440b      	add	r3, r1
 80035ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ce:	3301      	adds	r3, #1
 80035d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035d8:	6879      	ldr	r1, [r7, #4]
 80035da:	6809      	ldr	r1, [r1, #0]
 80035dc:	4313      	orrs	r3, r2
 80035de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	69da      	ldr	r2, [r3, #28]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	431a      	orrs	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	430a      	orrs	r2, r1
 80035fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003606:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	6911      	ldr	r1, [r2, #16]
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	68d2      	ldr	r2, [r2, #12]
 8003612:	4311      	orrs	r1, r2
 8003614:	687a      	ldr	r2, [r7, #4]
 8003616:	6812      	ldr	r2, [r2, #0]
 8003618:	430b      	orrs	r3, r1
 800361a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	695a      	ldr	r2, [r3, #20]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	431a      	orrs	r2, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	430a      	orrs	r2, r1
 8003636:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f042 0201 	orr.w	r2, r2, #1
 8003646:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2220      	movs	r2, #32
 8003652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3710      	adds	r7, #16
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	000186a0 	.word	0x000186a0
 8003674:	001e847f 	.word	0x001e847f
 8003678:	003d08ff 	.word	0x003d08ff
 800367c:	431bde83 	.word	0x431bde83
 8003680:	10624dd3 	.word	0x10624dd3

08003684 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b088      	sub	sp, #32
 8003688:	af02      	add	r7, sp, #8
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	607a      	str	r2, [r7, #4]
 800368e:	461a      	mov	r2, r3
 8003690:	460b      	mov	r3, r1
 8003692:	817b      	strh	r3, [r7, #10]
 8003694:	4613      	mov	r3, r2
 8003696:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003698:	f7ff fb26 	bl	8002ce8 <HAL_GetTick>
 800369c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b20      	cmp	r3, #32
 80036a8:	f040 80e0 	bne.w	800386c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	9300      	str	r3, [sp, #0]
 80036b0:	2319      	movs	r3, #25
 80036b2:	2201      	movs	r2, #1
 80036b4:	4970      	ldr	r1, [pc, #448]	; (8003878 <HAL_I2C_Master_Transmit+0x1f4>)
 80036b6:	68f8      	ldr	r0, [r7, #12]
 80036b8:	f000 fde8 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80036c2:	2302      	movs	r3, #2
 80036c4:	e0d3      	b.n	800386e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d101      	bne.n	80036d4 <HAL_I2C_Master_Transmit+0x50>
 80036d0:	2302      	movs	r3, #2
 80036d2:	e0cc      	b.n	800386e <HAL_I2C_Master_Transmit+0x1ea>
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d007      	beq.n	80036fa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f042 0201 	orr.w	r2, r2, #1
 80036f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003708:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2221      	movs	r2, #33	; 0x21
 800370e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2210      	movs	r2, #16
 8003716:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	893a      	ldrh	r2, [r7, #8]
 800372a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	4a50      	ldr	r2, [pc, #320]	; (800387c <HAL_I2C_Master_Transmit+0x1f8>)
 800373a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800373c:	8979      	ldrh	r1, [r7, #10]
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	6a3a      	ldr	r2, [r7, #32]
 8003742:	68f8      	ldr	r0, [r7, #12]
 8003744:	f000 fbbc 	bl	8003ec0 <I2C_MasterRequestWrite>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e08d      	b.n	800386e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003752:	2300      	movs	r3, #0
 8003754:	613b      	str	r3, [r7, #16]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	613b      	str	r3, [r7, #16]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	613b      	str	r3, [r7, #16]
 8003766:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003768:	e066      	b.n	8003838 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800376a:	697a      	ldr	r2, [r7, #20]
 800376c:	6a39      	ldr	r1, [r7, #32]
 800376e:	68f8      	ldr	r0, [r7, #12]
 8003770:	f000 fe62 	bl	8004438 <I2C_WaitOnTXEFlagUntilTimeout>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00d      	beq.n	8003796 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377e:	2b04      	cmp	r3, #4
 8003780:	d107      	bne.n	8003792 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003790:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e06b      	b.n	800386e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800379a:	781a      	ldrb	r2, [r3, #0]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a6:	1c5a      	adds	r2, r3, #1
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	3b01      	subs	r3, #1
 80037b4:	b29a      	uxth	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037be:	3b01      	subs	r3, #1
 80037c0:	b29a      	uxth	r2, r3
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	695b      	ldr	r3, [r3, #20]
 80037cc:	f003 0304 	and.w	r3, r3, #4
 80037d0:	2b04      	cmp	r3, #4
 80037d2:	d11b      	bne.n	800380c <HAL_I2C_Master_Transmit+0x188>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d017      	beq.n	800380c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e0:	781a      	ldrb	r2, [r3, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ec:	1c5a      	adds	r2, r3, #1
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	3b01      	subs	r3, #1
 80037fa:	b29a      	uxth	r2, r3
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003804:	3b01      	subs	r3, #1
 8003806:	b29a      	uxth	r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800380c:	697a      	ldr	r2, [r7, #20]
 800380e:	6a39      	ldr	r1, [r7, #32]
 8003810:	68f8      	ldr	r0, [r7, #12]
 8003812:	f000 fe52 	bl	80044ba <I2C_WaitOnBTFFlagUntilTimeout>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00d      	beq.n	8003838 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003820:	2b04      	cmp	r3, #4
 8003822:	d107      	bne.n	8003834 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003832:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e01a      	b.n	800386e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800383c:	2b00      	cmp	r3, #0
 800383e:	d194      	bne.n	800376a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800384e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2220      	movs	r2, #32
 8003854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003868:	2300      	movs	r3, #0
 800386a:	e000      	b.n	800386e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800386c:	2302      	movs	r3, #2
  }
}
 800386e:	4618      	mov	r0, r3
 8003870:	3718      	adds	r7, #24
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	00100002 	.word	0x00100002
 800387c:	ffff0000 	.word	0xffff0000

08003880 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b08c      	sub	sp, #48	; 0x30
 8003884:	af02      	add	r7, sp, #8
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	607a      	str	r2, [r7, #4]
 800388a:	461a      	mov	r2, r3
 800388c:	460b      	mov	r3, r1
 800388e:	817b      	strh	r3, [r7, #10]
 8003890:	4613      	mov	r3, r2
 8003892:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003894:	f7ff fa28 	bl	8002ce8 <HAL_GetTick>
 8003898:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b20      	cmp	r3, #32
 80038a4:	f040 820b 	bne.w	8003cbe <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038aa:	9300      	str	r3, [sp, #0]
 80038ac:	2319      	movs	r3, #25
 80038ae:	2201      	movs	r2, #1
 80038b0:	497c      	ldr	r1, [pc, #496]	; (8003aa4 <HAL_I2C_Master_Receive+0x224>)
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 fcea 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80038be:	2302      	movs	r3, #2
 80038c0:	e1fe      	b.n	8003cc0 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d101      	bne.n	80038d0 <HAL_I2C_Master_Receive+0x50>
 80038cc:	2302      	movs	r3, #2
 80038ce:	e1f7      	b.n	8003cc0 <HAL_I2C_Master_Receive+0x440>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d007      	beq.n	80038f6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f042 0201 	orr.w	r2, r2, #1
 80038f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003904:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2222      	movs	r2, #34	; 0x22
 800390a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2210      	movs	r2, #16
 8003912:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2200      	movs	r2, #0
 800391a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	893a      	ldrh	r2, [r7, #8]
 8003926:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800392c:	b29a      	uxth	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	4a5c      	ldr	r2, [pc, #368]	; (8003aa8 <HAL_I2C_Master_Receive+0x228>)
 8003936:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003938:	8979      	ldrh	r1, [r7, #10]
 800393a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800393c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800393e:	68f8      	ldr	r0, [r7, #12]
 8003940:	f000 fb40 	bl	8003fc4 <I2C_MasterRequestRead>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e1b8      	b.n	8003cc0 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003952:	2b00      	cmp	r3, #0
 8003954:	d113      	bne.n	800397e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003956:	2300      	movs	r3, #0
 8003958:	623b      	str	r3, [r7, #32]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	623b      	str	r3, [r7, #32]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	623b      	str	r3, [r7, #32]
 800396a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	e18c      	b.n	8003c98 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003982:	2b01      	cmp	r3, #1
 8003984:	d11b      	bne.n	80039be <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003994:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003996:	2300      	movs	r3, #0
 8003998:	61fb      	str	r3, [r7, #28]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	61fb      	str	r3, [r7, #28]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	61fb      	str	r3, [r7, #28]
 80039aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039ba:	601a      	str	r2, [r3, #0]
 80039bc:	e16c      	b.n	8003c98 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	d11b      	bne.n	80039fe <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039d4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039e6:	2300      	movs	r3, #0
 80039e8:	61bb      	str	r3, [r7, #24]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	61bb      	str	r3, [r7, #24]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	699b      	ldr	r3, [r3, #24]
 80039f8:	61bb      	str	r3, [r7, #24]
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	e14c      	b.n	8003c98 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a0c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a0e:	2300      	movs	r3, #0
 8003a10:	617b      	str	r3, [r7, #20]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	695b      	ldr	r3, [r3, #20]
 8003a18:	617b      	str	r3, [r7, #20]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	617b      	str	r3, [r7, #20]
 8003a22:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003a24:	e138      	b.n	8003c98 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a2a:	2b03      	cmp	r3, #3
 8003a2c:	f200 80f1 	bhi.w	8003c12 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d123      	bne.n	8003a80 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a3a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003a3c:	68f8      	ldr	r0, [r7, #12]
 8003a3e:	f000 fd7d 	bl	800453c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a42:	4603      	mov	r3, r0
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d001      	beq.n	8003a4c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e139      	b.n	8003cc0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	691a      	ldr	r2, [r3, #16]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a56:	b2d2      	uxtb	r2, r2
 8003a58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5e:	1c5a      	adds	r2, r3, #1
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	b29a      	uxth	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	3b01      	subs	r3, #1
 8003a78:	b29a      	uxth	r2, r3
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a7e:	e10b      	b.n	8003c98 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d14e      	bne.n	8003b26 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a8e:	2200      	movs	r2, #0
 8003a90:	4906      	ldr	r1, [pc, #24]	; (8003aac <HAL_I2C_Master_Receive+0x22c>)
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 fbfa 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d008      	beq.n	8003ab0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e10e      	b.n	8003cc0 <HAL_I2C_Master_Receive+0x440>
 8003aa2:	bf00      	nop
 8003aa4:	00100002 	.word	0x00100002
 8003aa8:	ffff0000 	.word	0xffff0000
 8003aac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003abe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	691a      	ldr	r2, [r3, #16]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aca:	b2d2      	uxtb	r2, r2
 8003acc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad2:	1c5a      	adds	r2, r3, #1
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003adc:	3b01      	subs	r3, #1
 8003ade:	b29a      	uxth	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	3b01      	subs	r3, #1
 8003aec:	b29a      	uxth	r2, r3
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	691a      	ldr	r2, [r3, #16]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afc:	b2d2      	uxtb	r2, r2
 8003afe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b04:	1c5a      	adds	r2, r3, #1
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b24:	e0b8      	b.n	8003c98 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	4966      	ldr	r1, [pc, #408]	; (8003cc8 <HAL_I2C_Master_Receive+0x448>)
 8003b30:	68f8      	ldr	r0, [r7, #12]
 8003b32:	f000 fbab 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d001      	beq.n	8003b40 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e0bf      	b.n	8003cc0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	691a      	ldr	r2, [r3, #16]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5a:	b2d2      	uxtb	r2, r2
 8003b5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b62:	1c5a      	adds	r2, r3, #1
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b6c:	3b01      	subs	r3, #1
 8003b6e:	b29a      	uxth	r2, r3
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	b29a      	uxth	r2, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b84:	9300      	str	r3, [sp, #0]
 8003b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b88:	2200      	movs	r2, #0
 8003b8a:	494f      	ldr	r1, [pc, #316]	; (8003cc8 <HAL_I2C_Master_Receive+0x448>)
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	f000 fb7d 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 8003b92:	4603      	mov	r3, r0
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d001      	beq.n	8003b9c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e091      	b.n	8003cc0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003baa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	691a      	ldr	r2, [r3, #16]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb6:	b2d2      	uxtb	r2, r2
 8003bb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bbe:	1c5a      	adds	r2, r3, #1
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bc8:	3b01      	subs	r3, #1
 8003bca:	b29a      	uxth	r2, r3
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	691a      	ldr	r2, [r3, #16]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be8:	b2d2      	uxtb	r2, r2
 8003bea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf0:	1c5a      	adds	r2, r3, #1
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	3b01      	subs	r3, #1
 8003c0a:	b29a      	uxth	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c10:	e042      	b.n	8003c98 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c14:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c16:	68f8      	ldr	r0, [r7, #12]
 8003c18:	f000 fc90 	bl	800453c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e04c      	b.n	8003cc0 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	691a      	ldr	r2, [r3, #16]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c30:	b2d2      	uxtb	r2, r2
 8003c32:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c38:	1c5a      	adds	r2, r3, #1
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c42:	3b01      	subs	r3, #1
 8003c44:	b29a      	uxth	r2, r3
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	3b01      	subs	r3, #1
 8003c52:	b29a      	uxth	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	695b      	ldr	r3, [r3, #20]
 8003c5e:	f003 0304 	and.w	r3, r3, #4
 8003c62:	2b04      	cmp	r3, #4
 8003c64:	d118      	bne.n	8003c98 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	691a      	ldr	r2, [r3, #16]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c70:	b2d2      	uxtb	r2, r2
 8003c72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c78:	1c5a      	adds	r2, r3, #1
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c82:	3b01      	subs	r3, #1
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	3b01      	subs	r3, #1
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	f47f aec2 	bne.w	8003a26 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2220      	movs	r2, #32
 8003ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	e000      	b.n	8003cc0 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003cbe:	2302      	movs	r3, #2
  }
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3728      	adds	r7, #40	; 0x28
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	00010004 	.word	0x00010004

08003ccc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b088      	sub	sp, #32
 8003cd0:	af02      	add	r7, sp, #8
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	4608      	mov	r0, r1
 8003cd6:	4611      	mov	r1, r2
 8003cd8:	461a      	mov	r2, r3
 8003cda:	4603      	mov	r3, r0
 8003cdc:	817b      	strh	r3, [r7, #10]
 8003cde:	460b      	mov	r3, r1
 8003ce0:	813b      	strh	r3, [r7, #8]
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ce6:	f7fe ffff 	bl	8002ce8 <HAL_GetTick>
 8003cea:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	2b20      	cmp	r3, #32
 8003cf6:	f040 80d9 	bne.w	8003eac <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	9300      	str	r3, [sp, #0]
 8003cfe:	2319      	movs	r3, #25
 8003d00:	2201      	movs	r2, #1
 8003d02:	496d      	ldr	r1, [pc, #436]	; (8003eb8 <HAL_I2C_Mem_Write+0x1ec>)
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	f000 fac1 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d001      	beq.n	8003d14 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003d10:	2302      	movs	r3, #2
 8003d12:	e0cc      	b.n	8003eae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d101      	bne.n	8003d22 <HAL_I2C_Mem_Write+0x56>
 8003d1e:	2302      	movs	r3, #2
 8003d20:	e0c5      	b.n	8003eae <HAL_I2C_Mem_Write+0x1e2>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2201      	movs	r2, #1
 8003d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0301 	and.w	r3, r3, #1
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d007      	beq.n	8003d48 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f042 0201 	orr.w	r2, r2, #1
 8003d46:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d56:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2221      	movs	r2, #33	; 0x21
 8003d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2240      	movs	r2, #64	; 0x40
 8003d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6a3a      	ldr	r2, [r7, #32]
 8003d72:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003d78:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	4a4d      	ldr	r2, [pc, #308]	; (8003ebc <HAL_I2C_Mem_Write+0x1f0>)
 8003d88:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d8a:	88f8      	ldrh	r0, [r7, #6]
 8003d8c:	893a      	ldrh	r2, [r7, #8]
 8003d8e:	8979      	ldrh	r1, [r7, #10]
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	9301      	str	r3, [sp, #4]
 8003d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d96:	9300      	str	r3, [sp, #0]
 8003d98:	4603      	mov	r3, r0
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f000 f9e0 	bl	8004160 <I2C_RequestMemoryWrite>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d052      	beq.n	8003e4c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e081      	b.n	8003eae <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003daa:	697a      	ldr	r2, [r7, #20]
 8003dac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dae:	68f8      	ldr	r0, [r7, #12]
 8003db0:	f000 fb42 	bl	8004438 <I2C_WaitOnTXEFlagUntilTimeout>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00d      	beq.n	8003dd6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dbe:	2b04      	cmp	r3, #4
 8003dc0:	d107      	bne.n	8003dd2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681a      	ldr	r2, [r3, #0]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003dd0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e06b      	b.n	8003eae <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dda:	781a      	ldrb	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de6:	1c5a      	adds	r2, r3, #1
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003df0:	3b01      	subs	r3, #1
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	695b      	ldr	r3, [r3, #20]
 8003e0c:	f003 0304 	and.w	r3, r3, #4
 8003e10:	2b04      	cmp	r3, #4
 8003e12:	d11b      	bne.n	8003e4c <HAL_I2C_Mem_Write+0x180>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d017      	beq.n	8003e4c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e20:	781a      	ldrb	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2c:	1c5a      	adds	r2, r3, #1
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e36:	3b01      	subs	r3, #1
 8003e38:	b29a      	uxth	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	3b01      	subs	r3, #1
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d1aa      	bne.n	8003daa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e54:	697a      	ldr	r2, [r7, #20]
 8003e56:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e58:	68f8      	ldr	r0, [r7, #12]
 8003e5a:	f000 fb2e 	bl	80044ba <I2C_WaitOnBTFFlagUntilTimeout>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00d      	beq.n	8003e80 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e68:	2b04      	cmp	r3, #4
 8003e6a:	d107      	bne.n	8003e7c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e7a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e016      	b.n	8003eae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2220      	movs	r2, #32
 8003e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	e000      	b.n	8003eae <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003eac:	2302      	movs	r3, #2
  }
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3718      	adds	r7, #24
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	00100002 	.word	0x00100002
 8003ebc:	ffff0000 	.word	0xffff0000

08003ec0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b088      	sub	sp, #32
 8003ec4:	af02      	add	r7, sp, #8
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	607a      	str	r2, [r7, #4]
 8003eca:	603b      	str	r3, [r7, #0]
 8003ecc:	460b      	mov	r3, r1
 8003ece:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	2b08      	cmp	r3, #8
 8003eda:	d006      	beq.n	8003eea <I2C_MasterRequestWrite+0x2a>
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d003      	beq.n	8003eea <I2C_MasterRequestWrite+0x2a>
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ee8:	d108      	bne.n	8003efc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ef8:	601a      	str	r2, [r3, #0]
 8003efa:	e00b      	b.n	8003f14 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f00:	2b12      	cmp	r3, #18
 8003f02:	d107      	bne.n	8003f14 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f12:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	9300      	str	r3, [sp, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f20:	68f8      	ldr	r0, [r7, #12]
 8003f22:	f000 f9b3 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d00d      	beq.n	8003f48 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f3a:	d103      	bne.n	8003f44 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f42:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f44:	2303      	movs	r3, #3
 8003f46:	e035      	b.n	8003fb4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	691b      	ldr	r3, [r3, #16]
 8003f4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f50:	d108      	bne.n	8003f64 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f52:	897b      	ldrh	r3, [r7, #10]
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	461a      	mov	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f60:	611a      	str	r2, [r3, #16]
 8003f62:	e01b      	b.n	8003f9c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f64:	897b      	ldrh	r3, [r7, #10]
 8003f66:	11db      	asrs	r3, r3, #7
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	f003 0306 	and.w	r3, r3, #6
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	f063 030f 	orn	r3, r3, #15
 8003f74:	b2da      	uxtb	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	490e      	ldr	r1, [pc, #56]	; (8003fbc <I2C_MasterRequestWrite+0xfc>)
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 f9d9 	bl	800433a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d001      	beq.n	8003f92 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e010      	b.n	8003fb4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f92:	897b      	ldrh	r3, [r7, #10]
 8003f94:	b2da      	uxtb	r2, r3
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	4907      	ldr	r1, [pc, #28]	; (8003fc0 <I2C_MasterRequestWrite+0x100>)
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f000 f9c9 	bl	800433a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d001      	beq.n	8003fb2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e000      	b.n	8003fb4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3718      	adds	r7, #24
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	00010008 	.word	0x00010008
 8003fc0:	00010002 	.word	0x00010002

08003fc4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b088      	sub	sp, #32
 8003fc8:	af02      	add	r7, sp, #8
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	607a      	str	r2, [r7, #4]
 8003fce:	603b      	str	r3, [r7, #0]
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003fe8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2b08      	cmp	r3, #8
 8003fee:	d006      	beq.n	8003ffe <I2C_MasterRequestRead+0x3a>
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d003      	beq.n	8003ffe <I2C_MasterRequestRead+0x3a>
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ffc:	d108      	bne.n	8004010 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	e00b      	b.n	8004028 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004014:	2b11      	cmp	r3, #17
 8004016:	d107      	bne.n	8004028 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004026:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	9300      	str	r3, [sp, #0]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004034:	68f8      	ldr	r0, [r7, #12]
 8004036:	f000 f929 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00d      	beq.n	800405c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800404a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800404e:	d103      	bne.n	8004058 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004056:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e079      	b.n	8004150 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004064:	d108      	bne.n	8004078 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004066:	897b      	ldrh	r3, [r7, #10]
 8004068:	b2db      	uxtb	r3, r3
 800406a:	f043 0301 	orr.w	r3, r3, #1
 800406e:	b2da      	uxtb	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	611a      	str	r2, [r3, #16]
 8004076:	e05f      	b.n	8004138 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004078:	897b      	ldrh	r3, [r7, #10]
 800407a:	11db      	asrs	r3, r3, #7
 800407c:	b2db      	uxtb	r3, r3
 800407e:	f003 0306 	and.w	r3, r3, #6
 8004082:	b2db      	uxtb	r3, r3
 8004084:	f063 030f 	orn	r3, r3, #15
 8004088:	b2da      	uxtb	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	4930      	ldr	r1, [pc, #192]	; (8004158 <I2C_MasterRequestRead+0x194>)
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f000 f94f 	bl	800433a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d001      	beq.n	80040a6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e054      	b.n	8004150 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80040a6:	897b      	ldrh	r3, [r7, #10]
 80040a8:	b2da      	uxtb	r2, r3
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	4929      	ldr	r1, [pc, #164]	; (800415c <I2C_MasterRequestRead+0x198>)
 80040b6:	68f8      	ldr	r0, [r7, #12]
 80040b8:	f000 f93f 	bl	800433a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e044      	b.n	8004150 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040c6:	2300      	movs	r3, #0
 80040c8:	613b      	str	r3, [r7, #16]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	695b      	ldr	r3, [r3, #20]
 80040d0:	613b      	str	r3, [r7, #16]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	613b      	str	r3, [r7, #16]
 80040da:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040ea:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	9300      	str	r3, [sp, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80040f8:	68f8      	ldr	r0, [r7, #12]
 80040fa:	f000 f8c7 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d00d      	beq.n	8004120 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800410e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004112:	d103      	bne.n	800411c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f44f 7200 	mov.w	r2, #512	; 0x200
 800411a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800411c:	2303      	movs	r3, #3
 800411e:	e017      	b.n	8004150 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004120:	897b      	ldrh	r3, [r7, #10]
 8004122:	11db      	asrs	r3, r3, #7
 8004124:	b2db      	uxtb	r3, r3
 8004126:	f003 0306 	and.w	r3, r3, #6
 800412a:	b2db      	uxtb	r3, r3
 800412c:	f063 030e 	orn	r3, r3, #14
 8004130:	b2da      	uxtb	r2, r3
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	4907      	ldr	r1, [pc, #28]	; (800415c <I2C_MasterRequestRead+0x198>)
 800413e:	68f8      	ldr	r0, [r7, #12]
 8004140:	f000 f8fb 	bl	800433a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d001      	beq.n	800414e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e000      	b.n	8004150 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800414e:	2300      	movs	r3, #0
}
 8004150:	4618      	mov	r0, r3
 8004152:	3718      	adds	r7, #24
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	00010008 	.word	0x00010008
 800415c:	00010002 	.word	0x00010002

08004160 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b088      	sub	sp, #32
 8004164:	af02      	add	r7, sp, #8
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	4608      	mov	r0, r1
 800416a:	4611      	mov	r1, r2
 800416c:	461a      	mov	r2, r3
 800416e:	4603      	mov	r3, r0
 8004170:	817b      	strh	r3, [r7, #10]
 8004172:	460b      	mov	r3, r1
 8004174:	813b      	strh	r3, [r7, #8]
 8004176:	4613      	mov	r3, r2
 8004178:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004188:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800418a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418c:	9300      	str	r3, [sp, #0]
 800418e:	6a3b      	ldr	r3, [r7, #32]
 8004190:	2200      	movs	r2, #0
 8004192:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004196:	68f8      	ldr	r0, [r7, #12]
 8004198:	f000 f878 	bl	800428c <I2C_WaitOnFlagUntilTimeout>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d00d      	beq.n	80041be <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041b0:	d103      	bne.n	80041ba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e05f      	b.n	800427e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80041be:	897b      	ldrh	r3, [r7, #10]
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	461a      	mov	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80041cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d0:	6a3a      	ldr	r2, [r7, #32]
 80041d2:	492d      	ldr	r1, [pc, #180]	; (8004288 <I2C_RequestMemoryWrite+0x128>)
 80041d4:	68f8      	ldr	r0, [r7, #12]
 80041d6:	f000 f8b0 	bl	800433a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041da:	4603      	mov	r3, r0
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d001      	beq.n	80041e4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e04c      	b.n	800427e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041e4:	2300      	movs	r3, #0
 80041e6:	617b      	str	r3, [r7, #20]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	695b      	ldr	r3, [r3, #20]
 80041ee:	617b      	str	r3, [r7, #20]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	699b      	ldr	r3, [r3, #24]
 80041f6:	617b      	str	r3, [r7, #20]
 80041f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041fc:	6a39      	ldr	r1, [r7, #32]
 80041fe:	68f8      	ldr	r0, [r7, #12]
 8004200:	f000 f91a 	bl	8004438 <I2C_WaitOnTXEFlagUntilTimeout>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d00d      	beq.n	8004226 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420e:	2b04      	cmp	r3, #4
 8004210:	d107      	bne.n	8004222 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004220:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e02b      	b.n	800427e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004226:	88fb      	ldrh	r3, [r7, #6]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d105      	bne.n	8004238 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800422c:	893b      	ldrh	r3, [r7, #8]
 800422e:	b2da      	uxtb	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	611a      	str	r2, [r3, #16]
 8004236:	e021      	b.n	800427c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004238:	893b      	ldrh	r3, [r7, #8]
 800423a:	0a1b      	lsrs	r3, r3, #8
 800423c:	b29b      	uxth	r3, r3
 800423e:	b2da      	uxtb	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004246:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004248:	6a39      	ldr	r1, [r7, #32]
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f000 f8f4 	bl	8004438 <I2C_WaitOnTXEFlagUntilTimeout>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d00d      	beq.n	8004272 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425a:	2b04      	cmp	r3, #4
 800425c:	d107      	bne.n	800426e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800426c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e005      	b.n	800427e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004272:	893b      	ldrh	r3, [r7, #8]
 8004274:	b2da      	uxtb	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3718      	adds	r7, #24
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	00010002 	.word	0x00010002

0800428c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	603b      	str	r3, [r7, #0]
 8004298:	4613      	mov	r3, r2
 800429a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800429c:	e025      	b.n	80042ea <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a4:	d021      	beq.n	80042ea <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042a6:	f7fe fd1f 	bl	8002ce8 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	69bb      	ldr	r3, [r7, #24]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	683a      	ldr	r2, [r7, #0]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d302      	bcc.n	80042bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d116      	bne.n	80042ea <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2220      	movs	r2, #32
 80042c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d6:	f043 0220 	orr.w	r2, r3, #32
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e023      	b.n	8004332 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042ea:	68bb      	ldr	r3, [r7, #8]
 80042ec:	0c1b      	lsrs	r3, r3, #16
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d10d      	bne.n	8004310 <I2C_WaitOnFlagUntilTimeout+0x84>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	695b      	ldr	r3, [r3, #20]
 80042fa:	43da      	mvns	r2, r3
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	4013      	ands	r3, r2
 8004300:	b29b      	uxth	r3, r3
 8004302:	2b00      	cmp	r3, #0
 8004304:	bf0c      	ite	eq
 8004306:	2301      	moveq	r3, #1
 8004308:	2300      	movne	r3, #0
 800430a:	b2db      	uxtb	r3, r3
 800430c:	461a      	mov	r2, r3
 800430e:	e00c      	b.n	800432a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	43da      	mvns	r2, r3
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	4013      	ands	r3, r2
 800431c:	b29b      	uxth	r3, r3
 800431e:	2b00      	cmp	r3, #0
 8004320:	bf0c      	ite	eq
 8004322:	2301      	moveq	r3, #1
 8004324:	2300      	movne	r3, #0
 8004326:	b2db      	uxtb	r3, r3
 8004328:	461a      	mov	r2, r3
 800432a:	79fb      	ldrb	r3, [r7, #7]
 800432c:	429a      	cmp	r2, r3
 800432e:	d0b6      	beq.n	800429e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b084      	sub	sp, #16
 800433e:	af00      	add	r7, sp, #0
 8004340:	60f8      	str	r0, [r7, #12]
 8004342:	60b9      	str	r1, [r7, #8]
 8004344:	607a      	str	r2, [r7, #4]
 8004346:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004348:	e051      	b.n	80043ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004354:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004358:	d123      	bne.n	80043a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004368:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004372:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	2220      	movs	r2, #32
 800437e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438e:	f043 0204 	orr.w	r2, r3, #4
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e046      	b.n	8004430 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a8:	d021      	beq.n	80043ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043aa:	f7fe fc9d 	bl	8002ce8 <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	687a      	ldr	r2, [r7, #4]
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d302      	bcc.n	80043c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d116      	bne.n	80043ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2200      	movs	r2, #0
 80043c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2220      	movs	r2, #32
 80043ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043da:	f043 0220 	orr.w	r2, r3, #32
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e020      	b.n	8004430 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	0c1b      	lsrs	r3, r3, #16
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d10c      	bne.n	8004412 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	695b      	ldr	r3, [r3, #20]
 80043fe:	43da      	mvns	r2, r3
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	4013      	ands	r3, r2
 8004404:	b29b      	uxth	r3, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	bf14      	ite	ne
 800440a:	2301      	movne	r3, #1
 800440c:	2300      	moveq	r3, #0
 800440e:	b2db      	uxtb	r3, r3
 8004410:	e00b      	b.n	800442a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	43da      	mvns	r2, r3
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	4013      	ands	r3, r2
 800441e:	b29b      	uxth	r3, r3
 8004420:	2b00      	cmp	r3, #0
 8004422:	bf14      	ite	ne
 8004424:	2301      	movne	r3, #1
 8004426:	2300      	moveq	r3, #0
 8004428:	b2db      	uxtb	r3, r3
 800442a:	2b00      	cmp	r3, #0
 800442c:	d18d      	bne.n	800434a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800442e:	2300      	movs	r3, #0
}
 8004430:	4618      	mov	r0, r3
 8004432:	3710      	adds	r7, #16
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004444:	e02d      	b.n	80044a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004446:	68f8      	ldr	r0, [r7, #12]
 8004448:	f000 f8ce 	bl	80045e8 <I2C_IsAcknowledgeFailed>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e02d      	b.n	80044b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800445c:	d021      	beq.n	80044a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800445e:	f7fe fc43 	bl	8002ce8 <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	68ba      	ldr	r2, [r7, #8]
 800446a:	429a      	cmp	r2, r3
 800446c:	d302      	bcc.n	8004474 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d116      	bne.n	80044a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2220      	movs	r2, #32
 800447e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448e:	f043 0220 	orr.w	r2, r3, #32
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e007      	b.n	80044b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ac:	2b80      	cmp	r3, #128	; 0x80
 80044ae:	d1ca      	bne.n	8004446 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80044b0:	2300      	movs	r3, #0
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3710      	adds	r7, #16
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}

080044ba <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044ba:	b580      	push	{r7, lr}
 80044bc:	b084      	sub	sp, #16
 80044be:	af00      	add	r7, sp, #0
 80044c0:	60f8      	str	r0, [r7, #12]
 80044c2:	60b9      	str	r1, [r7, #8]
 80044c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044c6:	e02d      	b.n	8004524 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80044c8:	68f8      	ldr	r0, [r7, #12]
 80044ca:	f000 f88d 	bl	80045e8 <I2C_IsAcknowledgeFailed>
 80044ce:	4603      	mov	r3, r0
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d001      	beq.n	80044d8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e02d      	b.n	8004534 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044de:	d021      	beq.n	8004524 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044e0:	f7fe fc02 	bl	8002ce8 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d302      	bcc.n	80044f6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d116      	bne.n	8004524 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2200      	movs	r2, #0
 80044fa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2220      	movs	r2, #32
 8004500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004510:	f043 0220 	orr.w	r2, r3, #32
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2200      	movs	r2, #0
 800451c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	e007      	b.n	8004534 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	695b      	ldr	r3, [r3, #20]
 800452a:	f003 0304 	and.w	r3, r3, #4
 800452e:	2b04      	cmp	r3, #4
 8004530:	d1ca      	bne.n	80044c8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004532:	2300      	movs	r3, #0
}
 8004534:	4618      	mov	r0, r3
 8004536:	3710      	adds	r7, #16
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}

0800453c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b084      	sub	sp, #16
 8004540:	af00      	add	r7, sp, #0
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004548:	e042      	b.n	80045d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	695b      	ldr	r3, [r3, #20]
 8004550:	f003 0310 	and.w	r3, r3, #16
 8004554:	2b10      	cmp	r3, #16
 8004556:	d119      	bne.n	800458c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f06f 0210 	mvn.w	r2, #16
 8004560:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2200      	movs	r2, #0
 8004566:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2220      	movs	r2, #32
 800456c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2200      	movs	r2, #0
 8004574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e029      	b.n	80045e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800458c:	f7fe fbac 	bl	8002ce8 <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	68ba      	ldr	r2, [r7, #8]
 8004598:	429a      	cmp	r2, r3
 800459a:	d302      	bcc.n	80045a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d116      	bne.n	80045d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2220      	movs	r2, #32
 80045ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045bc:	f043 0220 	orr.w	r2, r3, #32
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e007      	b.n	80045e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	695b      	ldr	r3, [r3, #20]
 80045d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045da:	2b40      	cmp	r3, #64	; 0x40
 80045dc:	d1b5      	bne.n	800454a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80045de:	2300      	movs	r3, #0
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045fe:	d11b      	bne.n	8004638 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004608:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2220      	movs	r2, #32
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004624:	f043 0204 	orr.w	r2, r3, #4
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e000      	b.n	800463a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	370c      	adds	r7, #12
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
	...

08004648 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800464e:	4b06      	ldr	r3, [pc, #24]	; (8004668 <HAL_PWR_EnableBkUpAccess+0x20>)
 8004650:	2201      	movs	r2, #1
 8004652:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8004654:	4b05      	ldr	r3, [pc, #20]	; (800466c <HAL_PWR_EnableBkUpAccess+0x24>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800465a:	687b      	ldr	r3, [r7, #4]
}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr
 8004668:	420e0020 	.word	0x420e0020
 800466c:	40007000 	.word	0x40007000

08004670 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8004670:	b480      	push	{r7}
 8004672:	b083      	sub	sp, #12
 8004674:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8004676:	4b06      	ldr	r3, [pc, #24]	; (8004690 <HAL_PWR_DisableBkUpAccess+0x20>)
 8004678:	2200      	movs	r2, #0
 800467a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 800467c:	4b05      	ldr	r3, [pc, #20]	; (8004694 <HAL_PWR_DisableBkUpAccess+0x24>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8004682:	687b      	ldr	r3, [r7, #4]
}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	420e0020 	.word	0x420e0020
 8004694:	40007000 	.word	0x40007000

08004698 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b086      	sub	sp, #24
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e267      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d075      	beq.n	80047a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046b6:	4b88      	ldr	r3, [pc, #544]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f003 030c 	and.w	r3, r3, #12
 80046be:	2b04      	cmp	r3, #4
 80046c0:	d00c      	beq.n	80046dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046c2:	4b85      	ldr	r3, [pc, #532]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80046ca:	2b08      	cmp	r3, #8
 80046cc:	d112      	bne.n	80046f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046ce:	4b82      	ldr	r3, [pc, #520]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046da:	d10b      	bne.n	80046f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046dc:	4b7e      	ldr	r3, [pc, #504]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d05b      	beq.n	80047a0 <HAL_RCC_OscConfig+0x108>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d157      	bne.n	80047a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e242      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046fc:	d106      	bne.n	800470c <HAL_RCC_OscConfig+0x74>
 80046fe:	4b76      	ldr	r3, [pc, #472]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a75      	ldr	r2, [pc, #468]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 8004704:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004708:	6013      	str	r3, [r2, #0]
 800470a:	e01d      	b.n	8004748 <HAL_RCC_OscConfig+0xb0>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004714:	d10c      	bne.n	8004730 <HAL_RCC_OscConfig+0x98>
 8004716:	4b70      	ldr	r3, [pc, #448]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a6f      	ldr	r2, [pc, #444]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 800471c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004720:	6013      	str	r3, [r2, #0]
 8004722:	4b6d      	ldr	r3, [pc, #436]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a6c      	ldr	r2, [pc, #432]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 8004728:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800472c:	6013      	str	r3, [r2, #0]
 800472e:	e00b      	b.n	8004748 <HAL_RCC_OscConfig+0xb0>
 8004730:	4b69      	ldr	r3, [pc, #420]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a68      	ldr	r2, [pc, #416]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 8004736:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800473a:	6013      	str	r3, [r2, #0]
 800473c:	4b66      	ldr	r3, [pc, #408]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a65      	ldr	r2, [pc, #404]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 8004742:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004746:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d013      	beq.n	8004778 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004750:	f7fe faca 	bl	8002ce8 <HAL_GetTick>
 8004754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004756:	e008      	b.n	800476a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004758:	f7fe fac6 	bl	8002ce8 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b64      	cmp	r3, #100	; 0x64
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e207      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800476a:	4b5b      	ldr	r3, [pc, #364]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d0f0      	beq.n	8004758 <HAL_RCC_OscConfig+0xc0>
 8004776:	e014      	b.n	80047a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004778:	f7fe fab6 	bl	8002ce8 <HAL_GetTick>
 800477c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800477e:	e008      	b.n	8004792 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004780:	f7fe fab2 	bl	8002ce8 <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	2b64      	cmp	r3, #100	; 0x64
 800478c:	d901      	bls.n	8004792 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e1f3      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004792:	4b51      	ldr	r3, [pc, #324]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1f0      	bne.n	8004780 <HAL_RCC_OscConfig+0xe8>
 800479e:	e000      	b.n	80047a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d063      	beq.n	8004876 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047ae:	4b4a      	ldr	r3, [pc, #296]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f003 030c 	and.w	r3, r3, #12
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d00b      	beq.n	80047d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047ba:	4b47      	ldr	r3, [pc, #284]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80047c2:	2b08      	cmp	r3, #8
 80047c4:	d11c      	bne.n	8004800 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80047c6:	4b44      	ldr	r3, [pc, #272]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d116      	bne.n	8004800 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047d2:	4b41      	ldr	r3, [pc, #260]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0302 	and.w	r3, r3, #2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d005      	beq.n	80047ea <HAL_RCC_OscConfig+0x152>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d001      	beq.n	80047ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e1c7      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047ea:	4b3b      	ldr	r3, [pc, #236]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	691b      	ldr	r3, [r3, #16]
 80047f6:	00db      	lsls	r3, r3, #3
 80047f8:	4937      	ldr	r1, [pc, #220]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 80047fa:	4313      	orrs	r3, r2
 80047fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047fe:	e03a      	b.n	8004876 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d020      	beq.n	800484a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004808:	4b34      	ldr	r3, [pc, #208]	; (80048dc <HAL_RCC_OscConfig+0x244>)
 800480a:	2201      	movs	r2, #1
 800480c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800480e:	f7fe fa6b 	bl	8002ce8 <HAL_GetTick>
 8004812:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004814:	e008      	b.n	8004828 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004816:	f7fe fa67 	bl	8002ce8 <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	2b02      	cmp	r3, #2
 8004822:	d901      	bls.n	8004828 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e1a8      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004828:	4b2b      	ldr	r3, [pc, #172]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d0f0      	beq.n	8004816 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004834:	4b28      	ldr	r3, [pc, #160]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	691b      	ldr	r3, [r3, #16]
 8004840:	00db      	lsls	r3, r3, #3
 8004842:	4925      	ldr	r1, [pc, #148]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 8004844:	4313      	orrs	r3, r2
 8004846:	600b      	str	r3, [r1, #0]
 8004848:	e015      	b.n	8004876 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800484a:	4b24      	ldr	r3, [pc, #144]	; (80048dc <HAL_RCC_OscConfig+0x244>)
 800484c:	2200      	movs	r2, #0
 800484e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004850:	f7fe fa4a 	bl	8002ce8 <HAL_GetTick>
 8004854:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004856:	e008      	b.n	800486a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004858:	f7fe fa46 	bl	8002ce8 <HAL_GetTick>
 800485c:	4602      	mov	r2, r0
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	2b02      	cmp	r3, #2
 8004864:	d901      	bls.n	800486a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e187      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800486a:	4b1b      	ldr	r3, [pc, #108]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	2b00      	cmp	r3, #0
 8004874:	d1f0      	bne.n	8004858 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f003 0308 	and.w	r3, r3, #8
 800487e:	2b00      	cmp	r3, #0
 8004880:	d036      	beq.n	80048f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	695b      	ldr	r3, [r3, #20]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d016      	beq.n	80048b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800488a:	4b15      	ldr	r3, [pc, #84]	; (80048e0 <HAL_RCC_OscConfig+0x248>)
 800488c:	2201      	movs	r2, #1
 800488e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004890:	f7fe fa2a 	bl	8002ce8 <HAL_GetTick>
 8004894:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004896:	e008      	b.n	80048aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004898:	f7fe fa26 	bl	8002ce8 <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d901      	bls.n	80048aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80048a6:	2303      	movs	r3, #3
 80048a8:	e167      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048aa:	4b0b      	ldr	r3, [pc, #44]	; (80048d8 <HAL_RCC_OscConfig+0x240>)
 80048ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048ae:	f003 0302 	and.w	r3, r3, #2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d0f0      	beq.n	8004898 <HAL_RCC_OscConfig+0x200>
 80048b6:	e01b      	b.n	80048f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048b8:	4b09      	ldr	r3, [pc, #36]	; (80048e0 <HAL_RCC_OscConfig+0x248>)
 80048ba:	2200      	movs	r2, #0
 80048bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048be:	f7fe fa13 	bl	8002ce8 <HAL_GetTick>
 80048c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048c4:	e00e      	b.n	80048e4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048c6:	f7fe fa0f 	bl	8002ce8 <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d907      	bls.n	80048e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e150      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
 80048d8:	40023800 	.word	0x40023800
 80048dc:	42470000 	.word	0x42470000
 80048e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048e4:	4b88      	ldr	r3, [pc, #544]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 80048e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048e8:	f003 0302 	and.w	r3, r3, #2
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d1ea      	bne.n	80048c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0304 	and.w	r3, r3, #4
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	f000 8097 	beq.w	8004a2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048fe:	2300      	movs	r3, #0
 8004900:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004902:	4b81      	ldr	r3, [pc, #516]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d10f      	bne.n	800492e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800490e:	2300      	movs	r3, #0
 8004910:	60bb      	str	r3, [r7, #8]
 8004912:	4b7d      	ldr	r3, [pc, #500]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004916:	4a7c      	ldr	r2, [pc, #496]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004918:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800491c:	6413      	str	r3, [r2, #64]	; 0x40
 800491e:	4b7a      	ldr	r3, [pc, #488]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004926:	60bb      	str	r3, [r7, #8]
 8004928:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800492a:	2301      	movs	r3, #1
 800492c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800492e:	4b77      	ldr	r3, [pc, #476]	; (8004b0c <HAL_RCC_OscConfig+0x474>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004936:	2b00      	cmp	r3, #0
 8004938:	d118      	bne.n	800496c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800493a:	4b74      	ldr	r3, [pc, #464]	; (8004b0c <HAL_RCC_OscConfig+0x474>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a73      	ldr	r2, [pc, #460]	; (8004b0c <HAL_RCC_OscConfig+0x474>)
 8004940:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004944:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004946:	f7fe f9cf 	bl	8002ce8 <HAL_GetTick>
 800494a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800494c:	e008      	b.n	8004960 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800494e:	f7fe f9cb 	bl	8002ce8 <HAL_GetTick>
 8004952:	4602      	mov	r2, r0
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	2b02      	cmp	r3, #2
 800495a:	d901      	bls.n	8004960 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	e10c      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004960:	4b6a      	ldr	r3, [pc, #424]	; (8004b0c <HAL_RCC_OscConfig+0x474>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004968:	2b00      	cmp	r3, #0
 800496a:	d0f0      	beq.n	800494e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d106      	bne.n	8004982 <HAL_RCC_OscConfig+0x2ea>
 8004974:	4b64      	ldr	r3, [pc, #400]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004976:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004978:	4a63      	ldr	r2, [pc, #396]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 800497a:	f043 0301 	orr.w	r3, r3, #1
 800497e:	6713      	str	r3, [r2, #112]	; 0x70
 8004980:	e01c      	b.n	80049bc <HAL_RCC_OscConfig+0x324>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	2b05      	cmp	r3, #5
 8004988:	d10c      	bne.n	80049a4 <HAL_RCC_OscConfig+0x30c>
 800498a:	4b5f      	ldr	r3, [pc, #380]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 800498c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800498e:	4a5e      	ldr	r2, [pc, #376]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004990:	f043 0304 	orr.w	r3, r3, #4
 8004994:	6713      	str	r3, [r2, #112]	; 0x70
 8004996:	4b5c      	ldr	r3, [pc, #368]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800499a:	4a5b      	ldr	r2, [pc, #364]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 800499c:	f043 0301 	orr.w	r3, r3, #1
 80049a0:	6713      	str	r3, [r2, #112]	; 0x70
 80049a2:	e00b      	b.n	80049bc <HAL_RCC_OscConfig+0x324>
 80049a4:	4b58      	ldr	r3, [pc, #352]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 80049a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049a8:	4a57      	ldr	r2, [pc, #348]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 80049aa:	f023 0301 	bic.w	r3, r3, #1
 80049ae:	6713      	str	r3, [r2, #112]	; 0x70
 80049b0:	4b55      	ldr	r3, [pc, #340]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 80049b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049b4:	4a54      	ldr	r2, [pc, #336]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 80049b6:	f023 0304 	bic.w	r3, r3, #4
 80049ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d015      	beq.n	80049f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049c4:	f7fe f990 	bl	8002ce8 <HAL_GetTick>
 80049c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ca:	e00a      	b.n	80049e2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049cc:	f7fe f98c 	bl	8002ce8 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80049da:	4293      	cmp	r3, r2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e0cb      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049e2:	4b49      	ldr	r3, [pc, #292]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 80049e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e6:	f003 0302 	and.w	r3, r3, #2
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d0ee      	beq.n	80049cc <HAL_RCC_OscConfig+0x334>
 80049ee:	e014      	b.n	8004a1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049f0:	f7fe f97a 	bl	8002ce8 <HAL_GetTick>
 80049f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049f6:	e00a      	b.n	8004a0e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049f8:	f7fe f976 	bl	8002ce8 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d901      	bls.n	8004a0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e0b5      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a0e:	4b3e      	ldr	r3, [pc, #248]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1ee      	bne.n	80049f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a1a:	7dfb      	ldrb	r3, [r7, #23]
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d105      	bne.n	8004a2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a20:	4b39      	ldr	r3, [pc, #228]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a24:	4a38      	ldr	r2, [pc, #224]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004a26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a2a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	699b      	ldr	r3, [r3, #24]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	f000 80a1 	beq.w	8004b78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a36:	4b34      	ldr	r3, [pc, #208]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f003 030c 	and.w	r3, r3, #12
 8004a3e:	2b08      	cmp	r3, #8
 8004a40:	d05c      	beq.n	8004afc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	2b02      	cmp	r3, #2
 8004a48:	d141      	bne.n	8004ace <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a4a:	4b31      	ldr	r3, [pc, #196]	; (8004b10 <HAL_RCC_OscConfig+0x478>)
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a50:	f7fe f94a 	bl	8002ce8 <HAL_GetTick>
 8004a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a56:	e008      	b.n	8004a6a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a58:	f7fe f946 	bl	8002ce8 <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d901      	bls.n	8004a6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e087      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a6a:	4b27      	ldr	r3, [pc, #156]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d1f0      	bne.n	8004a58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	69da      	ldr	r2, [r3, #28]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a1b      	ldr	r3, [r3, #32]
 8004a7e:	431a      	orrs	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a84:	019b      	lsls	r3, r3, #6
 8004a86:	431a      	orrs	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a8c:	085b      	lsrs	r3, r3, #1
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	041b      	lsls	r3, r3, #16
 8004a92:	431a      	orrs	r2, r3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a98:	061b      	lsls	r3, r3, #24
 8004a9a:	491b      	ldr	r1, [pc, #108]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004aa0:	4b1b      	ldr	r3, [pc, #108]	; (8004b10 <HAL_RCC_OscConfig+0x478>)
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aa6:	f7fe f91f 	bl	8002ce8 <HAL_GetTick>
 8004aaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aac:	e008      	b.n	8004ac0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004aae:	f7fe f91b 	bl	8002ce8 <HAL_GetTick>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	1ad3      	subs	r3, r2, r3
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d901      	bls.n	8004ac0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e05c      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ac0:	4b11      	ldr	r3, [pc, #68]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d0f0      	beq.n	8004aae <HAL_RCC_OscConfig+0x416>
 8004acc:	e054      	b.n	8004b78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ace:	4b10      	ldr	r3, [pc, #64]	; (8004b10 <HAL_RCC_OscConfig+0x478>)
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ad4:	f7fe f908 	bl	8002ce8 <HAL_GetTick>
 8004ad8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ada:	e008      	b.n	8004aee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004adc:	f7fe f904 	bl	8002ce8 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e045      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aee:	4b06      	ldr	r3, [pc, #24]	; (8004b08 <HAL_RCC_OscConfig+0x470>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d1f0      	bne.n	8004adc <HAL_RCC_OscConfig+0x444>
 8004afa:	e03d      	b.n	8004b78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	699b      	ldr	r3, [r3, #24]
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d107      	bne.n	8004b14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e038      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
 8004b08:	40023800 	.word	0x40023800
 8004b0c:	40007000 	.word	0x40007000
 8004b10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004b14:	4b1b      	ldr	r3, [pc, #108]	; (8004b84 <HAL_RCC_OscConfig+0x4ec>)
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d028      	beq.n	8004b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d121      	bne.n	8004b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d11a      	bne.n	8004b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b3e:	68fa      	ldr	r2, [r7, #12]
 8004b40:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004b44:	4013      	ands	r3, r2
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004b4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d111      	bne.n	8004b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b5a:	085b      	lsrs	r3, r3, #1
 8004b5c:	3b01      	subs	r3, #1
 8004b5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d107      	bne.n	8004b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d001      	beq.n	8004b78 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e000      	b.n	8004b7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004b78:	2300      	movs	r3, #0
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3718      	adds	r7, #24
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	40023800 	.word	0x40023800

08004b88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d101      	bne.n	8004b9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	e0cc      	b.n	8004d36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b9c:	4b68      	ldr	r3, [pc, #416]	; (8004d40 <HAL_RCC_ClockConfig+0x1b8>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0307 	and.w	r3, r3, #7
 8004ba4:	683a      	ldr	r2, [r7, #0]
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d90c      	bls.n	8004bc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004baa:	4b65      	ldr	r3, [pc, #404]	; (8004d40 <HAL_RCC_ClockConfig+0x1b8>)
 8004bac:	683a      	ldr	r2, [r7, #0]
 8004bae:	b2d2      	uxtb	r2, r2
 8004bb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bb2:	4b63      	ldr	r3, [pc, #396]	; (8004d40 <HAL_RCC_ClockConfig+0x1b8>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0307 	and.w	r3, r3, #7
 8004bba:	683a      	ldr	r2, [r7, #0]
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d001      	beq.n	8004bc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e0b8      	b.n	8004d36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d020      	beq.n	8004c12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0304 	and.w	r3, r3, #4
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d005      	beq.n	8004be8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bdc:	4b59      	ldr	r3, [pc, #356]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	4a58      	ldr	r2, [pc, #352]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004be2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004be6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 0308 	and.w	r3, r3, #8
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d005      	beq.n	8004c00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bf4:	4b53      	ldr	r3, [pc, #332]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	4a52      	ldr	r2, [pc, #328]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004bfa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004bfe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c00:	4b50      	ldr	r3, [pc, #320]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	494d      	ldr	r1, [pc, #308]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d044      	beq.n	8004ca8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d107      	bne.n	8004c36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c26:	4b47      	ldr	r3, [pc, #284]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d119      	bne.n	8004c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e07f      	b.n	8004d36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	2b02      	cmp	r3, #2
 8004c3c:	d003      	beq.n	8004c46 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004c42:	2b03      	cmp	r3, #3
 8004c44:	d107      	bne.n	8004c56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c46:	4b3f      	ldr	r3, [pc, #252]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d109      	bne.n	8004c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e06f      	b.n	8004d36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c56:	4b3b      	ldr	r3, [pc, #236]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 0302 	and.w	r3, r3, #2
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d101      	bne.n	8004c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e067      	b.n	8004d36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c66:	4b37      	ldr	r3, [pc, #220]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	f023 0203 	bic.w	r2, r3, #3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	4934      	ldr	r1, [pc, #208]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004c74:	4313      	orrs	r3, r2
 8004c76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c78:	f7fe f836 	bl	8002ce8 <HAL_GetTick>
 8004c7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c7e:	e00a      	b.n	8004c96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c80:	f7fe f832 	bl	8002ce8 <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d901      	bls.n	8004c96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e04f      	b.n	8004d36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c96:	4b2b      	ldr	r3, [pc, #172]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f003 020c 	and.w	r2, r3, #12
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d1eb      	bne.n	8004c80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ca8:	4b25      	ldr	r3, [pc, #148]	; (8004d40 <HAL_RCC_ClockConfig+0x1b8>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0307 	and.w	r3, r3, #7
 8004cb0:	683a      	ldr	r2, [r7, #0]
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d20c      	bcs.n	8004cd0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cb6:	4b22      	ldr	r3, [pc, #136]	; (8004d40 <HAL_RCC_ClockConfig+0x1b8>)
 8004cb8:	683a      	ldr	r2, [r7, #0]
 8004cba:	b2d2      	uxtb	r2, r2
 8004cbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cbe:	4b20      	ldr	r3, [pc, #128]	; (8004d40 <HAL_RCC_ClockConfig+0x1b8>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0307 	and.w	r3, r3, #7
 8004cc6:	683a      	ldr	r2, [r7, #0]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d001      	beq.n	8004cd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e032      	b.n	8004d36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 0304 	and.w	r3, r3, #4
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d008      	beq.n	8004cee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cdc:	4b19      	ldr	r3, [pc, #100]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	4916      	ldr	r1, [pc, #88]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004cea:	4313      	orrs	r3, r2
 8004cec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0308 	and.w	r3, r3, #8
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d009      	beq.n	8004d0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004cfa:	4b12      	ldr	r3, [pc, #72]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	00db      	lsls	r3, r3, #3
 8004d08:	490e      	ldr	r1, [pc, #56]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004d0e:	f000 f821 	bl	8004d54 <HAL_RCC_GetSysClockFreq>
 8004d12:	4602      	mov	r2, r0
 8004d14:	4b0b      	ldr	r3, [pc, #44]	; (8004d44 <HAL_RCC_ClockConfig+0x1bc>)
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	091b      	lsrs	r3, r3, #4
 8004d1a:	f003 030f 	and.w	r3, r3, #15
 8004d1e:	490a      	ldr	r1, [pc, #40]	; (8004d48 <HAL_RCC_ClockConfig+0x1c0>)
 8004d20:	5ccb      	ldrb	r3, [r1, r3]
 8004d22:	fa22 f303 	lsr.w	r3, r2, r3
 8004d26:	4a09      	ldr	r2, [pc, #36]	; (8004d4c <HAL_RCC_ClockConfig+0x1c4>)
 8004d28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004d2a:	4b09      	ldr	r3, [pc, #36]	; (8004d50 <HAL_RCC_ClockConfig+0x1c8>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7fd ff96 	bl	8002c60 <HAL_InitTick>

  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3710      	adds	r7, #16
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	40023c00 	.word	0x40023c00
 8004d44:	40023800 	.word	0x40023800
 8004d48:	0800d670 	.word	0x0800d670
 8004d4c:	2000000c 	.word	0x2000000c
 8004d50:	20000010 	.word	0x20000010

08004d54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d58:	b090      	sub	sp, #64	; 0x40
 8004d5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	637b      	str	r3, [r7, #52]	; 0x34
 8004d60:	2300      	movs	r3, #0
 8004d62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d64:	2300      	movs	r3, #0
 8004d66:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d6c:	4b59      	ldr	r3, [pc, #356]	; (8004ed4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	f003 030c 	and.w	r3, r3, #12
 8004d74:	2b08      	cmp	r3, #8
 8004d76:	d00d      	beq.n	8004d94 <HAL_RCC_GetSysClockFreq+0x40>
 8004d78:	2b08      	cmp	r3, #8
 8004d7a:	f200 80a1 	bhi.w	8004ec0 <HAL_RCC_GetSysClockFreq+0x16c>
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d002      	beq.n	8004d88 <HAL_RCC_GetSysClockFreq+0x34>
 8004d82:	2b04      	cmp	r3, #4
 8004d84:	d003      	beq.n	8004d8e <HAL_RCC_GetSysClockFreq+0x3a>
 8004d86:	e09b      	b.n	8004ec0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d88:	4b53      	ldr	r3, [pc, #332]	; (8004ed8 <HAL_RCC_GetSysClockFreq+0x184>)
 8004d8a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004d8c:	e09b      	b.n	8004ec6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d8e:	4b53      	ldr	r3, [pc, #332]	; (8004edc <HAL_RCC_GetSysClockFreq+0x188>)
 8004d90:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004d92:	e098      	b.n	8004ec6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d94:	4b4f      	ldr	r3, [pc, #316]	; (8004ed4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d9c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d9e:	4b4d      	ldr	r3, [pc, #308]	; (8004ed4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d028      	beq.n	8004dfc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004daa:	4b4a      	ldr	r3, [pc, #296]	; (8004ed4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	099b      	lsrs	r3, r3, #6
 8004db0:	2200      	movs	r2, #0
 8004db2:	623b      	str	r3, [r7, #32]
 8004db4:	627a      	str	r2, [r7, #36]	; 0x24
 8004db6:	6a3b      	ldr	r3, [r7, #32]
 8004db8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	4b47      	ldr	r3, [pc, #284]	; (8004edc <HAL_RCC_GetSysClockFreq+0x188>)
 8004dc0:	fb03 f201 	mul.w	r2, r3, r1
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	fb00 f303 	mul.w	r3, r0, r3
 8004dca:	4413      	add	r3, r2
 8004dcc:	4a43      	ldr	r2, [pc, #268]	; (8004edc <HAL_RCC_GetSysClockFreq+0x188>)
 8004dce:	fba0 1202 	umull	r1, r2, r0, r2
 8004dd2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004dd4:	460a      	mov	r2, r1
 8004dd6:	62ba      	str	r2, [r7, #40]	; 0x28
 8004dd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004dda:	4413      	add	r3, r2
 8004ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004dde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004de0:	2200      	movs	r2, #0
 8004de2:	61bb      	str	r3, [r7, #24]
 8004de4:	61fa      	str	r2, [r7, #28]
 8004de6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004dea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004dee:	f7fb feeb 	bl	8000bc8 <__aeabi_uldivmod>
 8004df2:	4602      	mov	r2, r0
 8004df4:	460b      	mov	r3, r1
 8004df6:	4613      	mov	r3, r2
 8004df8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004dfa:	e053      	b.n	8004ea4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dfc:	4b35      	ldr	r3, [pc, #212]	; (8004ed4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	099b      	lsrs	r3, r3, #6
 8004e02:	2200      	movs	r2, #0
 8004e04:	613b      	str	r3, [r7, #16]
 8004e06:	617a      	str	r2, [r7, #20]
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004e0e:	f04f 0b00 	mov.w	fp, #0
 8004e12:	4652      	mov	r2, sl
 8004e14:	465b      	mov	r3, fp
 8004e16:	f04f 0000 	mov.w	r0, #0
 8004e1a:	f04f 0100 	mov.w	r1, #0
 8004e1e:	0159      	lsls	r1, r3, #5
 8004e20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e24:	0150      	lsls	r0, r2, #5
 8004e26:	4602      	mov	r2, r0
 8004e28:	460b      	mov	r3, r1
 8004e2a:	ebb2 080a 	subs.w	r8, r2, sl
 8004e2e:	eb63 090b 	sbc.w	r9, r3, fp
 8004e32:	f04f 0200 	mov.w	r2, #0
 8004e36:	f04f 0300 	mov.w	r3, #0
 8004e3a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004e3e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004e42:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004e46:	ebb2 0408 	subs.w	r4, r2, r8
 8004e4a:	eb63 0509 	sbc.w	r5, r3, r9
 8004e4e:	f04f 0200 	mov.w	r2, #0
 8004e52:	f04f 0300 	mov.w	r3, #0
 8004e56:	00eb      	lsls	r3, r5, #3
 8004e58:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e5c:	00e2      	lsls	r2, r4, #3
 8004e5e:	4614      	mov	r4, r2
 8004e60:	461d      	mov	r5, r3
 8004e62:	eb14 030a 	adds.w	r3, r4, sl
 8004e66:	603b      	str	r3, [r7, #0]
 8004e68:	eb45 030b 	adc.w	r3, r5, fp
 8004e6c:	607b      	str	r3, [r7, #4]
 8004e6e:	f04f 0200 	mov.w	r2, #0
 8004e72:	f04f 0300 	mov.w	r3, #0
 8004e76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e7a:	4629      	mov	r1, r5
 8004e7c:	028b      	lsls	r3, r1, #10
 8004e7e:	4621      	mov	r1, r4
 8004e80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e84:	4621      	mov	r1, r4
 8004e86:	028a      	lsls	r2, r1, #10
 8004e88:	4610      	mov	r0, r2
 8004e8a:	4619      	mov	r1, r3
 8004e8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e8e:	2200      	movs	r2, #0
 8004e90:	60bb      	str	r3, [r7, #8]
 8004e92:	60fa      	str	r2, [r7, #12]
 8004e94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e98:	f7fb fe96 	bl	8000bc8 <__aeabi_uldivmod>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ea4:	4b0b      	ldr	r3, [pc, #44]	; (8004ed4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	0c1b      	lsrs	r3, r3, #16
 8004eaa:	f003 0303 	and.w	r3, r3, #3
 8004eae:	3301      	adds	r3, #1
 8004eb0:	005b      	lsls	r3, r3, #1
 8004eb2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004eb4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ebc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ebe:	e002      	b.n	8004ec6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ec0:	4b05      	ldr	r3, [pc, #20]	; (8004ed8 <HAL_RCC_GetSysClockFreq+0x184>)
 8004ec2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ec4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3740      	adds	r7, #64	; 0x40
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ed2:	bf00      	nop
 8004ed4:	40023800 	.word	0x40023800
 8004ed8:	00f42400 	.word	0x00f42400
 8004edc:	017d7840 	.word	0x017d7840

08004ee0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ee4:	4b03      	ldr	r3, [pc, #12]	; (8004ef4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	2000000c 	.word	0x2000000c

08004ef8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004efc:	f7ff fff0 	bl	8004ee0 <HAL_RCC_GetHCLKFreq>
 8004f00:	4602      	mov	r2, r0
 8004f02:	4b05      	ldr	r3, [pc, #20]	; (8004f18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	0a9b      	lsrs	r3, r3, #10
 8004f08:	f003 0307 	and.w	r3, r3, #7
 8004f0c:	4903      	ldr	r1, [pc, #12]	; (8004f1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f0e:	5ccb      	ldrb	r3, [r1, r3]
 8004f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	40023800 	.word	0x40023800
 8004f1c:	0800d680 	.word	0x0800d680

08004f20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004f24:	f7ff ffdc 	bl	8004ee0 <HAL_RCC_GetHCLKFreq>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	4b05      	ldr	r3, [pc, #20]	; (8004f40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	0b5b      	lsrs	r3, r3, #13
 8004f30:	f003 0307 	and.w	r3, r3, #7
 8004f34:	4903      	ldr	r1, [pc, #12]	; (8004f44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f36:	5ccb      	ldrb	r3, [r1, r3]
 8004f38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	40023800 	.word	0x40023800
 8004f44:	0800d680 	.word	0x0800d680

08004f48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d101      	bne.n	8004f5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	e041      	b.n	8004fde <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d106      	bne.n	8004f74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f7fd f9c4 	bl	80022fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2202      	movs	r2, #2
 8004f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	3304      	adds	r3, #4
 8004f84:	4619      	mov	r1, r3
 8004f86:	4610      	mov	r0, r2
 8004f88:	f000 fc0c 	bl	80057a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3708      	adds	r7, #8
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}

08004fe6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	b082      	sub	sp, #8
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d101      	bne.n	8004ff8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e041      	b.n	800507c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	2b00      	cmp	r3, #0
 8005002:	d106      	bne.n	8005012 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f000 f839 	bl	8005084 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2202      	movs	r2, #2
 8005016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	3304      	adds	r3, #4
 8005022:	4619      	mov	r1, r3
 8005024:	4610      	mov	r0, r2
 8005026:	f000 fbbd 	bl	80057a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2201      	movs	r2, #1
 800502e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2201      	movs	r2, #1
 8005036:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2201      	movs	r2, #1
 8005046:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2201      	movs	r2, #1
 8005056:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2201      	movs	r2, #1
 8005066:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2201      	movs	r2, #1
 800506e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2201      	movs	r2, #1
 8005076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	3708      	adds	r7, #8
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}

08005084 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800508c:	bf00      	nop
 800508e:	370c      	adds	r7, #12
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d109      	bne.n	80050bc <HAL_TIM_PWM_Start+0x24>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	bf14      	ite	ne
 80050b4:	2301      	movne	r3, #1
 80050b6:	2300      	moveq	r3, #0
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	e022      	b.n	8005102 <HAL_TIM_PWM_Start+0x6a>
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	2b04      	cmp	r3, #4
 80050c0:	d109      	bne.n	80050d6 <HAL_TIM_PWM_Start+0x3e>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	bf14      	ite	ne
 80050ce:	2301      	movne	r3, #1
 80050d0:	2300      	moveq	r3, #0
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	e015      	b.n	8005102 <HAL_TIM_PWM_Start+0x6a>
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	2b08      	cmp	r3, #8
 80050da:	d109      	bne.n	80050f0 <HAL_TIM_PWM_Start+0x58>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	bf14      	ite	ne
 80050e8:	2301      	movne	r3, #1
 80050ea:	2300      	moveq	r3, #0
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	e008      	b.n	8005102 <HAL_TIM_PWM_Start+0x6a>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	bf14      	ite	ne
 80050fc:	2301      	movne	r3, #1
 80050fe:	2300      	moveq	r3, #0
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e07c      	b.n	8005204 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d104      	bne.n	800511a <HAL_TIM_PWM_Start+0x82>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2202      	movs	r2, #2
 8005114:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005118:	e013      	b.n	8005142 <HAL_TIM_PWM_Start+0xaa>
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	2b04      	cmp	r3, #4
 800511e:	d104      	bne.n	800512a <HAL_TIM_PWM_Start+0x92>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2202      	movs	r2, #2
 8005124:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005128:	e00b      	b.n	8005142 <HAL_TIM_PWM_Start+0xaa>
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b08      	cmp	r3, #8
 800512e:	d104      	bne.n	800513a <HAL_TIM_PWM_Start+0xa2>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2202      	movs	r2, #2
 8005134:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005138:	e003      	b.n	8005142 <HAL_TIM_PWM_Start+0xaa>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2202      	movs	r2, #2
 800513e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	2201      	movs	r2, #1
 8005148:	6839      	ldr	r1, [r7, #0]
 800514a:	4618      	mov	r0, r3
 800514c:	f000 fe14 	bl	8005d78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a2d      	ldr	r2, [pc, #180]	; (800520c <HAL_TIM_PWM_Start+0x174>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d004      	beq.n	8005164 <HAL_TIM_PWM_Start+0xcc>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a2c      	ldr	r2, [pc, #176]	; (8005210 <HAL_TIM_PWM_Start+0x178>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d101      	bne.n	8005168 <HAL_TIM_PWM_Start+0xd0>
 8005164:	2301      	movs	r3, #1
 8005166:	e000      	b.n	800516a <HAL_TIM_PWM_Start+0xd2>
 8005168:	2300      	movs	r3, #0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d007      	beq.n	800517e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800517c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a22      	ldr	r2, [pc, #136]	; (800520c <HAL_TIM_PWM_Start+0x174>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d022      	beq.n	80051ce <HAL_TIM_PWM_Start+0x136>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005190:	d01d      	beq.n	80051ce <HAL_TIM_PWM_Start+0x136>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a1f      	ldr	r2, [pc, #124]	; (8005214 <HAL_TIM_PWM_Start+0x17c>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d018      	beq.n	80051ce <HAL_TIM_PWM_Start+0x136>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a1d      	ldr	r2, [pc, #116]	; (8005218 <HAL_TIM_PWM_Start+0x180>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d013      	beq.n	80051ce <HAL_TIM_PWM_Start+0x136>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a1c      	ldr	r2, [pc, #112]	; (800521c <HAL_TIM_PWM_Start+0x184>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d00e      	beq.n	80051ce <HAL_TIM_PWM_Start+0x136>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	4a16      	ldr	r2, [pc, #88]	; (8005210 <HAL_TIM_PWM_Start+0x178>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d009      	beq.n	80051ce <HAL_TIM_PWM_Start+0x136>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a18      	ldr	r2, [pc, #96]	; (8005220 <HAL_TIM_PWM_Start+0x188>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d004      	beq.n	80051ce <HAL_TIM_PWM_Start+0x136>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a16      	ldr	r2, [pc, #88]	; (8005224 <HAL_TIM_PWM_Start+0x18c>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d111      	bne.n	80051f2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f003 0307 	and.w	r3, r3, #7
 80051d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2b06      	cmp	r3, #6
 80051de:	d010      	beq.n	8005202 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f042 0201 	orr.w	r2, r2, #1
 80051ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051f0:	e007      	b.n	8005202 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f042 0201 	orr.w	r2, r2, #1
 8005200:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005202:	2300      	movs	r3, #0
}
 8005204:	4618      	mov	r0, r3
 8005206:	3710      	adds	r7, #16
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	40010000 	.word	0x40010000
 8005210:	40010400 	.word	0x40010400
 8005214:	40000400 	.word	0x40000400
 8005218:	40000800 	.word	0x40000800
 800521c:	40000c00 	.word	0x40000c00
 8005220:	40014000 	.word	0x40014000
 8005224:	40001800 	.word	0x40001800

08005228 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b086      	sub	sp, #24
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d101      	bne.n	800523c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e097      	b.n	800536c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005242:	b2db      	uxtb	r3, r3
 8005244:	2b00      	cmp	r3, #0
 8005246:	d106      	bne.n	8005256 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f7fc ffb9 	bl	80021c8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2202      	movs	r2, #2
 800525a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	687a      	ldr	r2, [r7, #4]
 8005266:	6812      	ldr	r2, [r2, #0]
 8005268:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800526c:	f023 0307 	bic.w	r3, r3, #7
 8005270:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	3304      	adds	r3, #4
 800527a:	4619      	mov	r1, r3
 800527c:	4610      	mov	r0, r2
 800527e:	f000 fa91 	bl	80057a4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	699b      	ldr	r3, [r3, #24]
 8005290:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	6a1b      	ldr	r3, [r3, #32]
 8005298:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052aa:	f023 0303 	bic.w	r3, r3, #3
 80052ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	689a      	ldr	r2, [r3, #8]
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	699b      	ldr	r3, [r3, #24]
 80052b8:	021b      	lsls	r3, r3, #8
 80052ba:	4313      	orrs	r3, r2
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	4313      	orrs	r3, r2
 80052c0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80052c8:	f023 030c 	bic.w	r3, r3, #12
 80052cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80052d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	68da      	ldr	r2, [r3, #12]
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	69db      	ldr	r3, [r3, #28]
 80052e2:	021b      	lsls	r3, r3, #8
 80052e4:	4313      	orrs	r3, r2
 80052e6:	693a      	ldr	r2, [r7, #16]
 80052e8:	4313      	orrs	r3, r2
 80052ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	691b      	ldr	r3, [r3, #16]
 80052f0:	011a      	lsls	r2, r3, #4
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	031b      	lsls	r3, r3, #12
 80052f8:	4313      	orrs	r3, r2
 80052fa:	693a      	ldr	r2, [r7, #16]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005306:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800530e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	685a      	ldr	r2, [r3, #4]
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	011b      	lsls	r3, r3, #4
 800531a:	4313      	orrs	r3, r2
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	4313      	orrs	r3, r2
 8005320:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	697a      	ldr	r2, [r7, #20]
 8005328:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	693a      	ldr	r2, [r7, #16]
 8005330:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68fa      	ldr	r2, [r7, #12]
 8005338:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2201      	movs	r2, #1
 800535e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800536a:	2300      	movs	r3, #0
}
 800536c:	4618      	mov	r0, r3
 800536e:	3718      	adds	r7, #24
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}

08005374 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b084      	sub	sp, #16
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005384:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800538c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005394:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800539c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d110      	bne.n	80053c6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80053a4:	7bfb      	ldrb	r3, [r7, #15]
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d102      	bne.n	80053b0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80053aa:	7b7b      	ldrb	r3, [r7, #13]
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d001      	beq.n	80053b4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e069      	b.n	8005488 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2202      	movs	r2, #2
 80053b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2202      	movs	r2, #2
 80053c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053c4:	e031      	b.n	800542a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	2b04      	cmp	r3, #4
 80053ca:	d110      	bne.n	80053ee <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80053cc:	7bbb      	ldrb	r3, [r7, #14]
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d102      	bne.n	80053d8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80053d2:	7b3b      	ldrb	r3, [r7, #12]
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d001      	beq.n	80053dc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	e055      	b.n	8005488 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2202      	movs	r2, #2
 80053e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2202      	movs	r2, #2
 80053e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80053ec:	e01d      	b.n	800542a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80053ee:	7bfb      	ldrb	r3, [r7, #15]
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d108      	bne.n	8005406 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80053f4:	7bbb      	ldrb	r3, [r7, #14]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d105      	bne.n	8005406 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80053fa:	7b7b      	ldrb	r3, [r7, #13]
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d102      	bne.n	8005406 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005400:	7b3b      	ldrb	r3, [r7, #12]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d001      	beq.n	800540a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e03e      	b.n	8005488 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2202      	movs	r2, #2
 800540e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2202      	movs	r2, #2
 8005416:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2202      	movs	r2, #2
 800541e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2202      	movs	r2, #2
 8005426:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d003      	beq.n	8005438 <HAL_TIM_Encoder_Start+0xc4>
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	2b04      	cmp	r3, #4
 8005434:	d008      	beq.n	8005448 <HAL_TIM_Encoder_Start+0xd4>
 8005436:	e00f      	b.n	8005458 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	2201      	movs	r2, #1
 800543e:	2100      	movs	r1, #0
 8005440:	4618      	mov	r0, r3
 8005442:	f000 fc99 	bl	8005d78 <TIM_CCxChannelCmd>
      break;
 8005446:	e016      	b.n	8005476 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2201      	movs	r2, #1
 800544e:	2104      	movs	r1, #4
 8005450:	4618      	mov	r0, r3
 8005452:	f000 fc91 	bl	8005d78 <TIM_CCxChannelCmd>
      break;
 8005456:	e00e      	b.n	8005476 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2201      	movs	r2, #1
 800545e:	2100      	movs	r1, #0
 8005460:	4618      	mov	r0, r3
 8005462:	f000 fc89 	bl	8005d78 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2201      	movs	r2, #1
 800546c:	2104      	movs	r1, #4
 800546e:	4618      	mov	r0, r3
 8005470:	f000 fc82 	bl	8005d78 <TIM_CCxChannelCmd>
      break;
 8005474:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f042 0201 	orr.w	r2, r2, #1
 8005484:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005486:	2300      	movs	r3, #0
}
 8005488:	4618      	mov	r0, r3
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}

08005490 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af00      	add	r7, sp, #0
 8005496:	60f8      	str	r0, [r7, #12]
 8005498:	60b9      	str	r1, [r7, #8]
 800549a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800549c:	2300      	movs	r3, #0
 800549e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d101      	bne.n	80054ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80054aa:	2302      	movs	r3, #2
 80054ac:	e0ae      	b.n	800560c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2201      	movs	r2, #1
 80054b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2b0c      	cmp	r3, #12
 80054ba:	f200 809f 	bhi.w	80055fc <HAL_TIM_PWM_ConfigChannel+0x16c>
 80054be:	a201      	add	r2, pc, #4	; (adr r2, 80054c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80054c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054c4:	080054f9 	.word	0x080054f9
 80054c8:	080055fd 	.word	0x080055fd
 80054cc:	080055fd 	.word	0x080055fd
 80054d0:	080055fd 	.word	0x080055fd
 80054d4:	08005539 	.word	0x08005539
 80054d8:	080055fd 	.word	0x080055fd
 80054dc:	080055fd 	.word	0x080055fd
 80054e0:	080055fd 	.word	0x080055fd
 80054e4:	0800557b 	.word	0x0800557b
 80054e8:	080055fd 	.word	0x080055fd
 80054ec:	080055fd 	.word	0x080055fd
 80054f0:	080055fd 	.word	0x080055fd
 80054f4:	080055bb 	.word	0x080055bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68b9      	ldr	r1, [r7, #8]
 80054fe:	4618      	mov	r0, r3
 8005500:	f000 f9f0 	bl	80058e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	699a      	ldr	r2, [r3, #24]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f042 0208 	orr.w	r2, r2, #8
 8005512:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	699a      	ldr	r2, [r3, #24]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f022 0204 	bic.w	r2, r2, #4
 8005522:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	6999      	ldr	r1, [r3, #24]
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	691a      	ldr	r2, [r3, #16]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	430a      	orrs	r2, r1
 8005534:	619a      	str	r2, [r3, #24]
      break;
 8005536:	e064      	b.n	8005602 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68b9      	ldr	r1, [r7, #8]
 800553e:	4618      	mov	r0, r3
 8005540:	f000 fa40 	bl	80059c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	699a      	ldr	r2, [r3, #24]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005552:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	699a      	ldr	r2, [r3, #24]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005562:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	6999      	ldr	r1, [r3, #24]
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	021a      	lsls	r2, r3, #8
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	430a      	orrs	r2, r1
 8005576:	619a      	str	r2, [r3, #24]
      break;
 8005578:	e043      	b.n	8005602 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	68b9      	ldr	r1, [r7, #8]
 8005580:	4618      	mov	r0, r3
 8005582:	f000 fa95 	bl	8005ab0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	69da      	ldr	r2, [r3, #28]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f042 0208 	orr.w	r2, r2, #8
 8005594:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	69da      	ldr	r2, [r3, #28]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f022 0204 	bic.w	r2, r2, #4
 80055a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	69d9      	ldr	r1, [r3, #28]
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	691a      	ldr	r2, [r3, #16]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	430a      	orrs	r2, r1
 80055b6:	61da      	str	r2, [r3, #28]
      break;
 80055b8:	e023      	b.n	8005602 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	68b9      	ldr	r1, [r7, #8]
 80055c0:	4618      	mov	r0, r3
 80055c2:	f000 fae9 	bl	8005b98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	69da      	ldr	r2, [r3, #28]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	69da      	ldr	r2, [r3, #28]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	69d9      	ldr	r1, [r3, #28]
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	021a      	lsls	r2, r3, #8
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	430a      	orrs	r2, r1
 80055f8:	61da      	str	r2, [r3, #28]
      break;
 80055fa:	e002      	b.n	8005602 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	75fb      	strb	r3, [r7, #23]
      break;
 8005600:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800560a:	7dfb      	ldrb	r3, [r7, #23]
}
 800560c:	4618      	mov	r0, r3
 800560e:	3718      	adds	r7, #24
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b084      	sub	sp, #16
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800561e:	2300      	movs	r3, #0
 8005620:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005628:	2b01      	cmp	r3, #1
 800562a:	d101      	bne.n	8005630 <HAL_TIM_ConfigClockSource+0x1c>
 800562c:	2302      	movs	r3, #2
 800562e:	e0b4      	b.n	800579a <HAL_TIM_ConfigClockSource+0x186>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2202      	movs	r2, #2
 800563c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800564e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005656:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68ba      	ldr	r2, [r7, #8]
 800565e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005668:	d03e      	beq.n	80056e8 <HAL_TIM_ConfigClockSource+0xd4>
 800566a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800566e:	f200 8087 	bhi.w	8005780 <HAL_TIM_ConfigClockSource+0x16c>
 8005672:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005676:	f000 8086 	beq.w	8005786 <HAL_TIM_ConfigClockSource+0x172>
 800567a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800567e:	d87f      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x16c>
 8005680:	2b70      	cmp	r3, #112	; 0x70
 8005682:	d01a      	beq.n	80056ba <HAL_TIM_ConfigClockSource+0xa6>
 8005684:	2b70      	cmp	r3, #112	; 0x70
 8005686:	d87b      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x16c>
 8005688:	2b60      	cmp	r3, #96	; 0x60
 800568a:	d050      	beq.n	800572e <HAL_TIM_ConfigClockSource+0x11a>
 800568c:	2b60      	cmp	r3, #96	; 0x60
 800568e:	d877      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x16c>
 8005690:	2b50      	cmp	r3, #80	; 0x50
 8005692:	d03c      	beq.n	800570e <HAL_TIM_ConfigClockSource+0xfa>
 8005694:	2b50      	cmp	r3, #80	; 0x50
 8005696:	d873      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x16c>
 8005698:	2b40      	cmp	r3, #64	; 0x40
 800569a:	d058      	beq.n	800574e <HAL_TIM_ConfigClockSource+0x13a>
 800569c:	2b40      	cmp	r3, #64	; 0x40
 800569e:	d86f      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x16c>
 80056a0:	2b30      	cmp	r3, #48	; 0x30
 80056a2:	d064      	beq.n	800576e <HAL_TIM_ConfigClockSource+0x15a>
 80056a4:	2b30      	cmp	r3, #48	; 0x30
 80056a6:	d86b      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x16c>
 80056a8:	2b20      	cmp	r3, #32
 80056aa:	d060      	beq.n	800576e <HAL_TIM_ConfigClockSource+0x15a>
 80056ac:	2b20      	cmp	r3, #32
 80056ae:	d867      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x16c>
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d05c      	beq.n	800576e <HAL_TIM_ConfigClockSource+0x15a>
 80056b4:	2b10      	cmp	r3, #16
 80056b6:	d05a      	beq.n	800576e <HAL_TIM_ConfigClockSource+0x15a>
 80056b8:	e062      	b.n	8005780 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6818      	ldr	r0, [r3, #0]
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	6899      	ldr	r1, [r3, #8]
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685a      	ldr	r2, [r3, #4]
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	f000 fb35 	bl	8005d38 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80056dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68ba      	ldr	r2, [r7, #8]
 80056e4:	609a      	str	r2, [r3, #8]
      break;
 80056e6:	e04f      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6818      	ldr	r0, [r3, #0]
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	6899      	ldr	r1, [r3, #8]
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	685a      	ldr	r2, [r3, #4]
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	f000 fb1e 	bl	8005d38 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	689a      	ldr	r2, [r3, #8]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800570a:	609a      	str	r2, [r3, #8]
      break;
 800570c:	e03c      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6818      	ldr	r0, [r3, #0]
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	6859      	ldr	r1, [r3, #4]
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	461a      	mov	r2, r3
 800571c:	f000 fa92 	bl	8005c44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2150      	movs	r1, #80	; 0x50
 8005726:	4618      	mov	r0, r3
 8005728:	f000 faeb 	bl	8005d02 <TIM_ITRx_SetConfig>
      break;
 800572c:	e02c      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6818      	ldr	r0, [r3, #0]
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	6859      	ldr	r1, [r3, #4]
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	461a      	mov	r2, r3
 800573c:	f000 fab1 	bl	8005ca2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2160      	movs	r1, #96	; 0x60
 8005746:	4618      	mov	r0, r3
 8005748:	f000 fadb 	bl	8005d02 <TIM_ITRx_SetConfig>
      break;
 800574c:	e01c      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6818      	ldr	r0, [r3, #0]
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	6859      	ldr	r1, [r3, #4]
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	461a      	mov	r2, r3
 800575c:	f000 fa72 	bl	8005c44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2140      	movs	r1, #64	; 0x40
 8005766:	4618      	mov	r0, r3
 8005768:	f000 facb 	bl	8005d02 <TIM_ITRx_SetConfig>
      break;
 800576c:	e00c      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4619      	mov	r1, r3
 8005778:	4610      	mov	r0, r2
 800577a:	f000 fac2 	bl	8005d02 <TIM_ITRx_SetConfig>
      break;
 800577e:	e003      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	73fb      	strb	r3, [r7, #15]
      break;
 8005784:	e000      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005786:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005798:	7bfb      	ldrb	r3, [r7, #15]
}
 800579a:	4618      	mov	r0, r3
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
	...

080057a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b085      	sub	sp, #20
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
 80057ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a40      	ldr	r2, [pc, #256]	; (80058b8 <TIM_Base_SetConfig+0x114>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d013      	beq.n	80057e4 <TIM_Base_SetConfig+0x40>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057c2:	d00f      	beq.n	80057e4 <TIM_Base_SetConfig+0x40>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a3d      	ldr	r2, [pc, #244]	; (80058bc <TIM_Base_SetConfig+0x118>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d00b      	beq.n	80057e4 <TIM_Base_SetConfig+0x40>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a3c      	ldr	r2, [pc, #240]	; (80058c0 <TIM_Base_SetConfig+0x11c>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d007      	beq.n	80057e4 <TIM_Base_SetConfig+0x40>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a3b      	ldr	r2, [pc, #236]	; (80058c4 <TIM_Base_SetConfig+0x120>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d003      	beq.n	80057e4 <TIM_Base_SetConfig+0x40>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a3a      	ldr	r2, [pc, #232]	; (80058c8 <TIM_Base_SetConfig+0x124>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d108      	bne.n	80057f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a2f      	ldr	r2, [pc, #188]	; (80058b8 <TIM_Base_SetConfig+0x114>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d02b      	beq.n	8005856 <TIM_Base_SetConfig+0xb2>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005804:	d027      	beq.n	8005856 <TIM_Base_SetConfig+0xb2>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a2c      	ldr	r2, [pc, #176]	; (80058bc <TIM_Base_SetConfig+0x118>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d023      	beq.n	8005856 <TIM_Base_SetConfig+0xb2>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a2b      	ldr	r2, [pc, #172]	; (80058c0 <TIM_Base_SetConfig+0x11c>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d01f      	beq.n	8005856 <TIM_Base_SetConfig+0xb2>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a2a      	ldr	r2, [pc, #168]	; (80058c4 <TIM_Base_SetConfig+0x120>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d01b      	beq.n	8005856 <TIM_Base_SetConfig+0xb2>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a29      	ldr	r2, [pc, #164]	; (80058c8 <TIM_Base_SetConfig+0x124>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d017      	beq.n	8005856 <TIM_Base_SetConfig+0xb2>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a28      	ldr	r2, [pc, #160]	; (80058cc <TIM_Base_SetConfig+0x128>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d013      	beq.n	8005856 <TIM_Base_SetConfig+0xb2>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a27      	ldr	r2, [pc, #156]	; (80058d0 <TIM_Base_SetConfig+0x12c>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d00f      	beq.n	8005856 <TIM_Base_SetConfig+0xb2>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4a26      	ldr	r2, [pc, #152]	; (80058d4 <TIM_Base_SetConfig+0x130>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d00b      	beq.n	8005856 <TIM_Base_SetConfig+0xb2>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	4a25      	ldr	r2, [pc, #148]	; (80058d8 <TIM_Base_SetConfig+0x134>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d007      	beq.n	8005856 <TIM_Base_SetConfig+0xb2>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a24      	ldr	r2, [pc, #144]	; (80058dc <TIM_Base_SetConfig+0x138>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d003      	beq.n	8005856 <TIM_Base_SetConfig+0xb2>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	4a23      	ldr	r2, [pc, #140]	; (80058e0 <TIM_Base_SetConfig+0x13c>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d108      	bne.n	8005868 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800585c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	68db      	ldr	r3, [r3, #12]
 8005862:	68fa      	ldr	r2, [r7, #12]
 8005864:	4313      	orrs	r3, r2
 8005866:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	695b      	ldr	r3, [r3, #20]
 8005872:	4313      	orrs	r3, r2
 8005874:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	689a      	ldr	r2, [r3, #8]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	4a0a      	ldr	r2, [pc, #40]	; (80058b8 <TIM_Base_SetConfig+0x114>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d003      	beq.n	800589c <TIM_Base_SetConfig+0xf8>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	4a0c      	ldr	r2, [pc, #48]	; (80058c8 <TIM_Base_SetConfig+0x124>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d103      	bne.n	80058a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	691a      	ldr	r2, [r3, #16]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	615a      	str	r2, [r3, #20]
}
 80058aa:	bf00      	nop
 80058ac:	3714      	adds	r7, #20
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr
 80058b6:	bf00      	nop
 80058b8:	40010000 	.word	0x40010000
 80058bc:	40000400 	.word	0x40000400
 80058c0:	40000800 	.word	0x40000800
 80058c4:	40000c00 	.word	0x40000c00
 80058c8:	40010400 	.word	0x40010400
 80058cc:	40014000 	.word	0x40014000
 80058d0:	40014400 	.word	0x40014400
 80058d4:	40014800 	.word	0x40014800
 80058d8:	40001800 	.word	0x40001800
 80058dc:	40001c00 	.word	0x40001c00
 80058e0:	40002000 	.word	0x40002000

080058e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b087      	sub	sp, #28
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6a1b      	ldr	r3, [r3, #32]
 80058f2:	f023 0201 	bic.w	r2, r3, #1
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a1b      	ldr	r3, [r3, #32]
 80058fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	699b      	ldr	r3, [r3, #24]
 800590a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f023 0303 	bic.w	r3, r3, #3
 800591a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68fa      	ldr	r2, [r7, #12]
 8005922:	4313      	orrs	r3, r2
 8005924:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	f023 0302 	bic.w	r3, r3, #2
 800592c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	697a      	ldr	r2, [r7, #20]
 8005934:	4313      	orrs	r3, r2
 8005936:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a20      	ldr	r2, [pc, #128]	; (80059bc <TIM_OC1_SetConfig+0xd8>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d003      	beq.n	8005948 <TIM_OC1_SetConfig+0x64>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a1f      	ldr	r2, [pc, #124]	; (80059c0 <TIM_OC1_SetConfig+0xdc>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d10c      	bne.n	8005962 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	f023 0308 	bic.w	r3, r3, #8
 800594e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	697a      	ldr	r2, [r7, #20]
 8005956:	4313      	orrs	r3, r2
 8005958:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	f023 0304 	bic.w	r3, r3, #4
 8005960:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a15      	ldr	r2, [pc, #84]	; (80059bc <TIM_OC1_SetConfig+0xd8>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d003      	beq.n	8005972 <TIM_OC1_SetConfig+0x8e>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a14      	ldr	r2, [pc, #80]	; (80059c0 <TIM_OC1_SetConfig+0xdc>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d111      	bne.n	8005996 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005978:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005980:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	695b      	ldr	r3, [r3, #20]
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	4313      	orrs	r3, r2
 800598a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	699b      	ldr	r3, [r3, #24]
 8005990:	693a      	ldr	r2, [r7, #16]
 8005992:	4313      	orrs	r3, r2
 8005994:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	693a      	ldr	r2, [r7, #16]
 800599a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	685a      	ldr	r2, [r3, #4]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	697a      	ldr	r2, [r7, #20]
 80059ae:	621a      	str	r2, [r3, #32]
}
 80059b0:	bf00      	nop
 80059b2:	371c      	adds	r7, #28
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr
 80059bc:	40010000 	.word	0x40010000
 80059c0:	40010400 	.word	0x40010400

080059c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b087      	sub	sp, #28
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a1b      	ldr	r3, [r3, #32]
 80059d2:	f023 0210 	bic.w	r2, r3, #16
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	699b      	ldr	r3, [r3, #24]
 80059ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	021b      	lsls	r3, r3, #8
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	f023 0320 	bic.w	r3, r3, #32
 8005a0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	011b      	lsls	r3, r3, #4
 8005a16:	697a      	ldr	r2, [r7, #20]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	4a22      	ldr	r2, [pc, #136]	; (8005aa8 <TIM_OC2_SetConfig+0xe4>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d003      	beq.n	8005a2c <TIM_OC2_SetConfig+0x68>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	4a21      	ldr	r2, [pc, #132]	; (8005aac <TIM_OC2_SetConfig+0xe8>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d10d      	bne.n	8005a48 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	011b      	lsls	r3, r3, #4
 8005a3a:	697a      	ldr	r2, [r7, #20]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a46:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a17      	ldr	r2, [pc, #92]	; (8005aa8 <TIM_OC2_SetConfig+0xe4>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d003      	beq.n	8005a58 <TIM_OC2_SetConfig+0x94>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a16      	ldr	r2, [pc, #88]	; (8005aac <TIM_OC2_SetConfig+0xe8>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d113      	bne.n	8005a80 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	695b      	ldr	r3, [r3, #20]
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	693a      	ldr	r2, [r7, #16]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	699b      	ldr	r3, [r3, #24]
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	693a      	ldr	r2, [r7, #16]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	685a      	ldr	r2, [r3, #4]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	621a      	str	r2, [r3, #32]
}
 8005a9a:	bf00      	nop
 8005a9c:	371c      	adds	r7, #28
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	40010000 	.word	0x40010000
 8005aac:	40010400 	.word	0x40010400

08005ab0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b087      	sub	sp, #28
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6a1b      	ldr	r3, [r3, #32]
 8005abe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6a1b      	ldr	r3, [r3, #32]
 8005aca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	69db      	ldr	r3, [r3, #28]
 8005ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ade:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f023 0303 	bic.w	r3, r3, #3
 8005ae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	68fa      	ldr	r2, [r7, #12]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005af8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	021b      	lsls	r3, r3, #8
 8005b00:	697a      	ldr	r2, [r7, #20]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a21      	ldr	r2, [pc, #132]	; (8005b90 <TIM_OC3_SetConfig+0xe0>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d003      	beq.n	8005b16 <TIM_OC3_SetConfig+0x66>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a20      	ldr	r2, [pc, #128]	; (8005b94 <TIM_OC3_SetConfig+0xe4>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d10d      	bne.n	8005b32 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	021b      	lsls	r3, r3, #8
 8005b24:	697a      	ldr	r2, [r7, #20]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a16      	ldr	r2, [pc, #88]	; (8005b90 <TIM_OC3_SetConfig+0xe0>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d003      	beq.n	8005b42 <TIM_OC3_SetConfig+0x92>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a15      	ldr	r2, [pc, #84]	; (8005b94 <TIM_OC3_SetConfig+0xe4>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d113      	bne.n	8005b6a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	695b      	ldr	r3, [r3, #20]
 8005b56:	011b      	lsls	r3, r3, #4
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	011b      	lsls	r3, r3, #4
 8005b64:	693a      	ldr	r2, [r7, #16]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	693a      	ldr	r2, [r7, #16]
 8005b6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	68fa      	ldr	r2, [r7, #12]
 8005b74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	685a      	ldr	r2, [r3, #4]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	697a      	ldr	r2, [r7, #20]
 8005b82:	621a      	str	r2, [r3, #32]
}
 8005b84:	bf00      	nop
 8005b86:	371c      	adds	r7, #28
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr
 8005b90:	40010000 	.word	0x40010000
 8005b94:	40010400 	.word	0x40010400

08005b98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a1b      	ldr	r3, [r3, #32]
 8005ba6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a1b      	ldr	r3, [r3, #32]
 8005bb2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	69db      	ldr	r3, [r3, #28]
 8005bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	021b      	lsls	r3, r3, #8
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005be2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	031b      	lsls	r3, r3, #12
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4a12      	ldr	r2, [pc, #72]	; (8005c3c <TIM_OC4_SetConfig+0xa4>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d003      	beq.n	8005c00 <TIM_OC4_SetConfig+0x68>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	4a11      	ldr	r2, [pc, #68]	; (8005c40 <TIM_OC4_SetConfig+0xa8>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d109      	bne.n	8005c14 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	695b      	ldr	r3, [r3, #20]
 8005c0c:	019b      	lsls	r3, r3, #6
 8005c0e:	697a      	ldr	r2, [r7, #20]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	685a      	ldr	r2, [r3, #4]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	693a      	ldr	r2, [r7, #16]
 8005c2c:	621a      	str	r2, [r3, #32]
}
 8005c2e:	bf00      	nop
 8005c30:	371c      	adds	r7, #28
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr
 8005c3a:	bf00      	nop
 8005c3c:	40010000 	.word	0x40010000
 8005c40:	40010400 	.word	0x40010400

08005c44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b087      	sub	sp, #28
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6a1b      	ldr	r3, [r3, #32]
 8005c54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	f023 0201 	bic.w	r2, r3, #1
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	699b      	ldr	r3, [r3, #24]
 8005c66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	011b      	lsls	r3, r3, #4
 8005c74:	693a      	ldr	r2, [r7, #16]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	f023 030a 	bic.w	r3, r3, #10
 8005c80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c82:	697a      	ldr	r2, [r7, #20]
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	693a      	ldr	r2, [r7, #16]
 8005c8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	621a      	str	r2, [r3, #32]
}
 8005c96:	bf00      	nop
 8005c98:	371c      	adds	r7, #28
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr

08005ca2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	b087      	sub	sp, #28
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	60f8      	str	r0, [r7, #12]
 8005caa:	60b9      	str	r1, [r7, #8]
 8005cac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	6a1b      	ldr	r3, [r3, #32]
 8005cb2:	f023 0210 	bic.w	r2, r3, #16
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	699b      	ldr	r3, [r3, #24]
 8005cbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6a1b      	ldr	r3, [r3, #32]
 8005cc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ccc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	031b      	lsls	r3, r3, #12
 8005cd2:	697a      	ldr	r2, [r7, #20]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005cde:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	011b      	lsls	r3, r3, #4
 8005ce4:	693a      	ldr	r2, [r7, #16]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	697a      	ldr	r2, [r7, #20]
 8005cee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	693a      	ldr	r2, [r7, #16]
 8005cf4:	621a      	str	r2, [r3, #32]
}
 8005cf6:	bf00      	nop
 8005cf8:	371c      	adds	r7, #28
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr

08005d02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d02:	b480      	push	{r7}
 8005d04:	b085      	sub	sp, #20
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	6078      	str	r0, [r7, #4]
 8005d0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d1a:	683a      	ldr	r2, [r7, #0]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	f043 0307 	orr.w	r3, r3, #7
 8005d24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	68fa      	ldr	r2, [r7, #12]
 8005d2a:	609a      	str	r2, [r3, #8]
}
 8005d2c:	bf00      	nop
 8005d2e:	3714      	adds	r7, #20
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b087      	sub	sp, #28
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	60f8      	str	r0, [r7, #12]
 8005d40:	60b9      	str	r1, [r7, #8]
 8005d42:	607a      	str	r2, [r7, #4]
 8005d44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	021a      	lsls	r2, r3, #8
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	697a      	ldr	r2, [r7, #20]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	609a      	str	r2, [r3, #8]
}
 8005d6c:	bf00      	nop
 8005d6e:	371c      	adds	r7, #28
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b087      	sub	sp, #28
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	f003 031f 	and.w	r3, r3, #31
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6a1a      	ldr	r2, [r3, #32]
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	43db      	mvns	r3, r3
 8005d9a:	401a      	ands	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6a1a      	ldr	r2, [r3, #32]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	f003 031f 	and.w	r3, r3, #31
 8005daa:	6879      	ldr	r1, [r7, #4]
 8005dac:	fa01 f303 	lsl.w	r3, r1, r3
 8005db0:	431a      	orrs	r2, r3
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	621a      	str	r2, [r3, #32]
}
 8005db6:	bf00      	nop
 8005db8:	371c      	adds	r7, #28
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr
	...

08005dc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d101      	bne.n	8005ddc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005dd8:	2302      	movs	r3, #2
 8005dda:	e05a      	b.n	8005e92 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2202      	movs	r2, #2
 8005de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	68fa      	ldr	r2, [r7, #12]
 8005e14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a21      	ldr	r2, [pc, #132]	; (8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d022      	beq.n	8005e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e28:	d01d      	beq.n	8005e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a1d      	ldr	r2, [pc, #116]	; (8005ea4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d018      	beq.n	8005e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a1b      	ldr	r2, [pc, #108]	; (8005ea8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d013      	beq.n	8005e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a1a      	ldr	r2, [pc, #104]	; (8005eac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d00e      	beq.n	8005e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a18      	ldr	r2, [pc, #96]	; (8005eb0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d009      	beq.n	8005e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a17      	ldr	r2, [pc, #92]	; (8005eb4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d004      	beq.n	8005e66 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a15      	ldr	r2, [pc, #84]	; (8005eb8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d10c      	bne.n	8005e80 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	68ba      	ldr	r2, [r7, #8]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	68ba      	ldr	r2, [r7, #8]
 8005e7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e90:	2300      	movs	r3, #0
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3714      	adds	r7, #20
 8005e96:	46bd      	mov	sp, r7
 8005e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	40010000 	.word	0x40010000
 8005ea4:	40000400 	.word	0x40000400
 8005ea8:	40000800 	.word	0x40000800
 8005eac:	40000c00 	.word	0x40000c00
 8005eb0:	40010400 	.word	0x40010400
 8005eb4:	40014000 	.word	0x40014000
 8005eb8:	40001800 	.word	0x40001800

08005ebc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b082      	sub	sp, #8
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d101      	bne.n	8005ece <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e03f      	b.n	8005f4e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ed4:	b2db      	uxtb	r3, r3
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d106      	bne.n	8005ee8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f7fc fae2 	bl	80024ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2224      	movs	r2, #36	; 0x24
 8005eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68da      	ldr	r2, [r3, #12]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005efe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 fddf 	bl	8006ac4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	691a      	ldr	r2, [r3, #16]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	695a      	ldr	r2, [r3, #20]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	68da      	ldr	r2, [r3, #12]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2220      	movs	r2, #32
 8005f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2220      	movs	r2, #32
 8005f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3708      	adds	r7, #8
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f56:	b580      	push	{r7, lr}
 8005f58:	b08a      	sub	sp, #40	; 0x28
 8005f5a:	af02      	add	r7, sp, #8
 8005f5c:	60f8      	str	r0, [r7, #12]
 8005f5e:	60b9      	str	r1, [r7, #8]
 8005f60:	603b      	str	r3, [r7, #0]
 8005f62:	4613      	mov	r3, r2
 8005f64:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f66:	2300      	movs	r3, #0
 8005f68:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2b20      	cmp	r3, #32
 8005f74:	d17c      	bne.n	8006070 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d002      	beq.n	8005f82 <HAL_UART_Transmit+0x2c>
 8005f7c:	88fb      	ldrh	r3, [r7, #6]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d101      	bne.n	8005f86 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e075      	b.n	8006072 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d101      	bne.n	8005f94 <HAL_UART_Transmit+0x3e>
 8005f90:	2302      	movs	r3, #2
 8005f92:	e06e      	b.n	8006072 <HAL_UART_Transmit+0x11c>
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2221      	movs	r2, #33	; 0x21
 8005fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005faa:	f7fc fe9d 	bl	8002ce8 <HAL_GetTick>
 8005fae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	88fa      	ldrh	r2, [r7, #6]
 8005fb4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	88fa      	ldrh	r2, [r7, #6]
 8005fba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fc4:	d108      	bne.n	8005fd8 <HAL_UART_Transmit+0x82>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	691b      	ldr	r3, [r3, #16]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d104      	bne.n	8005fd8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	61bb      	str	r3, [r7, #24]
 8005fd6:	e003      	b.n	8005fe0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005fe8:	e02a      	b.n	8006040 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	9300      	str	r3, [sp, #0]
 8005fee:	697b      	ldr	r3, [r7, #20]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	2180      	movs	r1, #128	; 0x80
 8005ff4:	68f8      	ldr	r0, [r7, #12]
 8005ff6:	f000 fb1f 	bl	8006638 <UART_WaitOnFlagUntilTimeout>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d001      	beq.n	8006004 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006000:	2303      	movs	r3, #3
 8006002:	e036      	b.n	8006072 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d10b      	bne.n	8006022 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800600a:	69bb      	ldr	r3, [r7, #24]
 800600c:	881b      	ldrh	r3, [r3, #0]
 800600e:	461a      	mov	r2, r3
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006018:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	3302      	adds	r3, #2
 800601e:	61bb      	str	r3, [r7, #24]
 8006020:	e007      	b.n	8006032 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	781a      	ldrb	r2, [r3, #0]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800602c:	69fb      	ldr	r3, [r7, #28]
 800602e:	3301      	adds	r3, #1
 8006030:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006036:	b29b      	uxth	r3, r3
 8006038:	3b01      	subs	r3, #1
 800603a:	b29a      	uxth	r2, r3
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006044:	b29b      	uxth	r3, r3
 8006046:	2b00      	cmp	r3, #0
 8006048:	d1cf      	bne.n	8005fea <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	9300      	str	r3, [sp, #0]
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	2200      	movs	r2, #0
 8006052:	2140      	movs	r1, #64	; 0x40
 8006054:	68f8      	ldr	r0, [r7, #12]
 8006056:	f000 faef 	bl	8006638 <UART_WaitOnFlagUntilTimeout>
 800605a:	4603      	mov	r3, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	d001      	beq.n	8006064 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006060:	2303      	movs	r3, #3
 8006062:	e006      	b.n	8006072 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2220      	movs	r2, #32
 8006068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800606c:	2300      	movs	r3, #0
 800606e:	e000      	b.n	8006072 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006070:	2302      	movs	r3, #2
  }
}
 8006072:	4618      	mov	r0, r3
 8006074:	3720      	adds	r7, #32
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}

0800607a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b084      	sub	sp, #16
 800607e:	af00      	add	r7, sp, #0
 8006080:	60f8      	str	r0, [r7, #12]
 8006082:	60b9      	str	r1, [r7, #8]
 8006084:	4613      	mov	r3, r2
 8006086:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800608e:	b2db      	uxtb	r3, r3
 8006090:	2b20      	cmp	r3, #32
 8006092:	d11d      	bne.n	80060d0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d002      	beq.n	80060a0 <HAL_UART_Receive_IT+0x26>
 800609a:	88fb      	ldrh	r3, [r7, #6]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d101      	bne.n	80060a4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e016      	b.n	80060d2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d101      	bne.n	80060b2 <HAL_UART_Receive_IT+0x38>
 80060ae:	2302      	movs	r3, #2
 80060b0:	e00f      	b.n	80060d2 <HAL_UART_Receive_IT+0x58>
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2201      	movs	r2, #1
 80060b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80060c0:	88fb      	ldrh	r3, [r7, #6]
 80060c2:	461a      	mov	r2, r3
 80060c4:	68b9      	ldr	r1, [r7, #8]
 80060c6:	68f8      	ldr	r0, [r7, #12]
 80060c8:	f000 fb24 	bl	8006714 <UART_Start_Receive_IT>
 80060cc:	4603      	mov	r3, r0
 80060ce:	e000      	b.n	80060d2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80060d0:	2302      	movs	r3, #2
  }
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3710      	adds	r7, #16
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
	...

080060dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b0ba      	sub	sp, #232	; 0xe8
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	695b      	ldr	r3, [r3, #20]
 80060fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006102:	2300      	movs	r3, #0
 8006104:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006108:	2300      	movs	r3, #0
 800610a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800610e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006112:	f003 030f 	and.w	r3, r3, #15
 8006116:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800611a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800611e:	2b00      	cmp	r3, #0
 8006120:	d10f      	bne.n	8006142 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006126:	f003 0320 	and.w	r3, r3, #32
 800612a:	2b00      	cmp	r3, #0
 800612c:	d009      	beq.n	8006142 <HAL_UART_IRQHandler+0x66>
 800612e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006132:	f003 0320 	and.w	r3, r3, #32
 8006136:	2b00      	cmp	r3, #0
 8006138:	d003      	beq.n	8006142 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f000 fc07 	bl	800694e <UART_Receive_IT>
      return;
 8006140:	e256      	b.n	80065f0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006142:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006146:	2b00      	cmp	r3, #0
 8006148:	f000 80de 	beq.w	8006308 <HAL_UART_IRQHandler+0x22c>
 800614c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006150:	f003 0301 	and.w	r3, r3, #1
 8006154:	2b00      	cmp	r3, #0
 8006156:	d106      	bne.n	8006166 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800615c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006160:	2b00      	cmp	r3, #0
 8006162:	f000 80d1 	beq.w	8006308 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800616a:	f003 0301 	and.w	r3, r3, #1
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00b      	beq.n	800618a <HAL_UART_IRQHandler+0xae>
 8006172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800617a:	2b00      	cmp	r3, #0
 800617c:	d005      	beq.n	800618a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006182:	f043 0201 	orr.w	r2, r3, #1
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800618a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800618e:	f003 0304 	and.w	r3, r3, #4
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00b      	beq.n	80061ae <HAL_UART_IRQHandler+0xd2>
 8006196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d005      	beq.n	80061ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a6:	f043 0202 	orr.w	r2, r3, #2
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80061ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061b2:	f003 0302 	and.w	r3, r3, #2
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d00b      	beq.n	80061d2 <HAL_UART_IRQHandler+0xf6>
 80061ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061be:	f003 0301 	and.w	r3, r3, #1
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d005      	beq.n	80061d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ca:	f043 0204 	orr.w	r2, r3, #4
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80061d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061d6:	f003 0308 	and.w	r3, r3, #8
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d011      	beq.n	8006202 <HAL_UART_IRQHandler+0x126>
 80061de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061e2:	f003 0320 	and.w	r3, r3, #32
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d105      	bne.n	80061f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80061ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061ee:	f003 0301 	and.w	r3, r3, #1
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d005      	beq.n	8006202 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fa:	f043 0208 	orr.w	r2, r3, #8
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006206:	2b00      	cmp	r3, #0
 8006208:	f000 81ed 	beq.w	80065e6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800620c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006210:	f003 0320 	and.w	r3, r3, #32
 8006214:	2b00      	cmp	r3, #0
 8006216:	d008      	beq.n	800622a <HAL_UART_IRQHandler+0x14e>
 8006218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800621c:	f003 0320 	and.w	r3, r3, #32
 8006220:	2b00      	cmp	r3, #0
 8006222:	d002      	beq.n	800622a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 fb92 	bl	800694e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	695b      	ldr	r3, [r3, #20]
 8006230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006234:	2b40      	cmp	r3, #64	; 0x40
 8006236:	bf0c      	ite	eq
 8006238:	2301      	moveq	r3, #1
 800623a:	2300      	movne	r3, #0
 800623c:	b2db      	uxtb	r3, r3
 800623e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006246:	f003 0308 	and.w	r3, r3, #8
 800624a:	2b00      	cmp	r3, #0
 800624c:	d103      	bne.n	8006256 <HAL_UART_IRQHandler+0x17a>
 800624e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006252:	2b00      	cmp	r3, #0
 8006254:	d04f      	beq.n	80062f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 fa9a 	bl	8006790 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006266:	2b40      	cmp	r3, #64	; 0x40
 8006268:	d141      	bne.n	80062ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	3314      	adds	r3, #20
 8006270:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006274:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006278:	e853 3f00 	ldrex	r3, [r3]
 800627c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006280:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006284:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006288:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	3314      	adds	r3, #20
 8006292:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006296:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800629a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80062a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80062a6:	e841 2300 	strex	r3, r2, [r1]
 80062aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80062ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d1d9      	bne.n	800626a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d013      	beq.n	80062e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062c2:	4a7d      	ldr	r2, [pc, #500]	; (80064b8 <HAL_UART_IRQHandler+0x3dc>)
 80062c4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ca:	4618      	mov	r0, r3
 80062cc:	f7fc febd 	bl	800304a <HAL_DMA_Abort_IT>
 80062d0:	4603      	mov	r3, r0
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d016      	beq.n	8006304 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80062e0:	4610      	mov	r0, r2
 80062e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062e4:	e00e      	b.n	8006304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 f990 	bl	800660c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062ec:	e00a      	b.n	8006304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f000 f98c 	bl	800660c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062f4:	e006      	b.n	8006304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f000 f988 	bl	800660c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006302:	e170      	b.n	80065e6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006304:	bf00      	nop
    return;
 8006306:	e16e      	b.n	80065e6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800630c:	2b01      	cmp	r3, #1
 800630e:	f040 814a 	bne.w	80065a6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006316:	f003 0310 	and.w	r3, r3, #16
 800631a:	2b00      	cmp	r3, #0
 800631c:	f000 8143 	beq.w	80065a6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006324:	f003 0310 	and.w	r3, r3, #16
 8006328:	2b00      	cmp	r3, #0
 800632a:	f000 813c 	beq.w	80065a6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800632e:	2300      	movs	r3, #0
 8006330:	60bb      	str	r3, [r7, #8]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	60bb      	str	r3, [r7, #8]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	60bb      	str	r3, [r7, #8]
 8006342:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	695b      	ldr	r3, [r3, #20]
 800634a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800634e:	2b40      	cmp	r3, #64	; 0x40
 8006350:	f040 80b4 	bne.w	80064bc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006360:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006364:	2b00      	cmp	r3, #0
 8006366:	f000 8140 	beq.w	80065ea <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800636e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006372:	429a      	cmp	r2, r3
 8006374:	f080 8139 	bcs.w	80065ea <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800637e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006384:	69db      	ldr	r3, [r3, #28]
 8006386:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800638a:	f000 8088 	beq.w	800649e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	330c      	adds	r3, #12
 8006394:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006398:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800639c:	e853 3f00 	ldrex	r3, [r3]
 80063a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80063a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80063a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063ac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	330c      	adds	r3, #12
 80063b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80063ba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80063be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80063c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80063ca:	e841 2300 	strex	r3, r2, [r1]
 80063ce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80063d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d1d9      	bne.n	800638e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	3314      	adds	r3, #20
 80063e0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80063e4:	e853 3f00 	ldrex	r3, [r3]
 80063e8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80063ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80063ec:	f023 0301 	bic.w	r3, r3, #1
 80063f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	3314      	adds	r3, #20
 80063fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80063fe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006402:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006404:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006406:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800640a:	e841 2300 	strex	r3, r2, [r1]
 800640e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006410:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006412:	2b00      	cmp	r3, #0
 8006414:	d1e1      	bne.n	80063da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	3314      	adds	r3, #20
 800641c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800641e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006420:	e853 3f00 	ldrex	r3, [r3]
 8006424:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006426:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006428:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800642c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	3314      	adds	r3, #20
 8006436:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800643a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800643c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006440:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006442:	e841 2300 	strex	r3, r2, [r1]
 8006446:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006448:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800644a:	2b00      	cmp	r3, #0
 800644c:	d1e3      	bne.n	8006416 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2220      	movs	r2, #32
 8006452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2200      	movs	r2, #0
 800645a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	330c      	adds	r3, #12
 8006462:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006464:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006466:	e853 3f00 	ldrex	r3, [r3]
 800646a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800646c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800646e:	f023 0310 	bic.w	r3, r3, #16
 8006472:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	330c      	adds	r3, #12
 800647c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006480:	65ba      	str	r2, [r7, #88]	; 0x58
 8006482:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006484:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006486:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006488:	e841 2300 	strex	r3, r2, [r1]
 800648c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800648e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006490:	2b00      	cmp	r3, #0
 8006492:	d1e3      	bne.n	800645c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006498:	4618      	mov	r0, r3
 800649a:	f7fc fd66 	bl	8002f6a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	1ad3      	subs	r3, r2, r3
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	4619      	mov	r1, r3
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 f8b6 	bl	8006620 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80064b4:	e099      	b.n	80065ea <HAL_UART_IRQHandler+0x50e>
 80064b6:	bf00      	nop
 80064b8:	08006857 	.word	0x08006857
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	f000 808b 	beq.w	80065ee <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80064d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f000 8086 	beq.w	80065ee <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	330c      	adds	r3, #12
 80064e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ec:	e853 3f00 	ldrex	r3, [r3]
 80064f0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80064f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80064f8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	330c      	adds	r3, #12
 8006502:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006506:	647a      	str	r2, [r7, #68]	; 0x44
 8006508:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800650c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800650e:	e841 2300 	strex	r3, r2, [r1]
 8006512:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006516:	2b00      	cmp	r3, #0
 8006518:	d1e3      	bne.n	80064e2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	3314      	adds	r3, #20
 8006520:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006524:	e853 3f00 	ldrex	r3, [r3]
 8006528:	623b      	str	r3, [r7, #32]
   return(result);
 800652a:	6a3b      	ldr	r3, [r7, #32]
 800652c:	f023 0301 	bic.w	r3, r3, #1
 8006530:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	3314      	adds	r3, #20
 800653a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800653e:	633a      	str	r2, [r7, #48]	; 0x30
 8006540:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006542:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006544:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006546:	e841 2300 	strex	r3, r2, [r1]
 800654a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800654c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800654e:	2b00      	cmp	r3, #0
 8006550:	d1e3      	bne.n	800651a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2220      	movs	r2, #32
 8006556:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	330c      	adds	r3, #12
 8006566:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	e853 3f00 	ldrex	r3, [r3]
 800656e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f023 0310 	bic.w	r3, r3, #16
 8006576:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	330c      	adds	r3, #12
 8006580:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006584:	61fa      	str	r2, [r7, #28]
 8006586:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006588:	69b9      	ldr	r1, [r7, #24]
 800658a:	69fa      	ldr	r2, [r7, #28]
 800658c:	e841 2300 	strex	r3, r2, [r1]
 8006590:	617b      	str	r3, [r7, #20]
   return(result);
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d1e3      	bne.n	8006560 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006598:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800659c:	4619      	mov	r1, r3
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 f83e 	bl	8006620 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80065a4:	e023      	b.n	80065ee <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80065a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d009      	beq.n	80065c6 <HAL_UART_IRQHandler+0x4ea>
 80065b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d003      	beq.n	80065c6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f000 f95d 	bl	800687e <UART_Transmit_IT>
    return;
 80065c4:	e014      	b.n	80065f0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80065c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d00e      	beq.n	80065f0 <HAL_UART_IRQHandler+0x514>
 80065d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d008      	beq.n	80065f0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f000 f99d 	bl	800691e <UART_EndTransmit_IT>
    return;
 80065e4:	e004      	b.n	80065f0 <HAL_UART_IRQHandler+0x514>
    return;
 80065e6:	bf00      	nop
 80065e8:	e002      	b.n	80065f0 <HAL_UART_IRQHandler+0x514>
      return;
 80065ea:	bf00      	nop
 80065ec:	e000      	b.n	80065f0 <HAL_UART_IRQHandler+0x514>
      return;
 80065ee:	bf00      	nop
  }
}
 80065f0:	37e8      	adds	r7, #232	; 0xe8
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop

080065f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006600:	bf00      	nop
 8006602:	370c      	adds	r7, #12
 8006604:	46bd      	mov	sp, r7
 8006606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660a:	4770      	bx	lr

0800660c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	460b      	mov	r3, r1
 800662a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800662c:	bf00      	nop
 800662e:	370c      	adds	r7, #12
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b090      	sub	sp, #64	; 0x40
 800663c:	af00      	add	r7, sp, #0
 800663e:	60f8      	str	r0, [r7, #12]
 8006640:	60b9      	str	r1, [r7, #8]
 8006642:	603b      	str	r3, [r7, #0]
 8006644:	4613      	mov	r3, r2
 8006646:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006648:	e050      	b.n	80066ec <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800664a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800664c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006650:	d04c      	beq.n	80066ec <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006652:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006654:	2b00      	cmp	r3, #0
 8006656:	d007      	beq.n	8006668 <UART_WaitOnFlagUntilTimeout+0x30>
 8006658:	f7fc fb46 	bl	8002ce8 <HAL_GetTick>
 800665c:	4602      	mov	r2, r0
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	1ad3      	subs	r3, r2, r3
 8006662:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006664:	429a      	cmp	r2, r3
 8006666:	d241      	bcs.n	80066ec <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	330c      	adds	r3, #12
 800666e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006672:	e853 3f00 	ldrex	r3, [r3]
 8006676:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800667e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	330c      	adds	r3, #12
 8006686:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006688:	637a      	str	r2, [r7, #52]	; 0x34
 800668a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800668c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800668e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006690:	e841 2300 	strex	r3, r2, [r1]
 8006694:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006698:	2b00      	cmp	r3, #0
 800669a:	d1e5      	bne.n	8006668 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	3314      	adds	r3, #20
 80066a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	e853 3f00 	ldrex	r3, [r3]
 80066aa:	613b      	str	r3, [r7, #16]
   return(result);
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	f023 0301 	bic.w	r3, r3, #1
 80066b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	3314      	adds	r3, #20
 80066ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80066bc:	623a      	str	r2, [r7, #32]
 80066be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c0:	69f9      	ldr	r1, [r7, #28]
 80066c2:	6a3a      	ldr	r2, [r7, #32]
 80066c4:	e841 2300 	strex	r3, r2, [r1]
 80066c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d1e5      	bne.n	800669c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2220      	movs	r2, #32
 80066d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2220      	movs	r2, #32
 80066dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80066e8:	2303      	movs	r3, #3
 80066ea:	e00f      	b.n	800670c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	4013      	ands	r3, r2
 80066f6:	68ba      	ldr	r2, [r7, #8]
 80066f8:	429a      	cmp	r2, r3
 80066fa:	bf0c      	ite	eq
 80066fc:	2301      	moveq	r3, #1
 80066fe:	2300      	movne	r3, #0
 8006700:	b2db      	uxtb	r3, r3
 8006702:	461a      	mov	r2, r3
 8006704:	79fb      	ldrb	r3, [r7, #7]
 8006706:	429a      	cmp	r2, r3
 8006708:	d09f      	beq.n	800664a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800670a:	2300      	movs	r3, #0
}
 800670c:	4618      	mov	r0, r3
 800670e:	3740      	adds	r7, #64	; 0x40
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006714:	b480      	push	{r7}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	4613      	mov	r3, r2
 8006720:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	68ba      	ldr	r2, [r7, #8]
 8006726:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	88fa      	ldrh	r2, [r7, #6]
 800672c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	88fa      	ldrh	r2, [r7, #6]
 8006732:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2200      	movs	r2, #0
 8006738:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2222      	movs	r2, #34	; 0x22
 800673e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2200      	movs	r2, #0
 8006746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d007      	beq.n	8006762 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68da      	ldr	r2, [r3, #12]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006760:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	695a      	ldr	r2, [r3, #20]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f042 0201 	orr.w	r2, r2, #1
 8006770:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	68da      	ldr	r2, [r3, #12]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f042 0220 	orr.w	r2, r2, #32
 8006780:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3714      	adds	r7, #20
 8006788:	46bd      	mov	sp, r7
 800678a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678e:	4770      	bx	lr

08006790 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006790:	b480      	push	{r7}
 8006792:	b095      	sub	sp, #84	; 0x54
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	330c      	adds	r3, #12
 800679e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067a2:	e853 3f00 	ldrex	r3, [r3]
 80067a6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80067a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067aa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80067ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	330c      	adds	r3, #12
 80067b6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80067b8:	643a      	str	r2, [r7, #64]	; 0x40
 80067ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067bc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80067be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80067c0:	e841 2300 	strex	r3, r2, [r1]
 80067c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80067c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d1e5      	bne.n	8006798 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	3314      	adds	r3, #20
 80067d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d4:	6a3b      	ldr	r3, [r7, #32]
 80067d6:	e853 3f00 	ldrex	r3, [r3]
 80067da:	61fb      	str	r3, [r7, #28]
   return(result);
 80067dc:	69fb      	ldr	r3, [r7, #28]
 80067de:	f023 0301 	bic.w	r3, r3, #1
 80067e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	3314      	adds	r3, #20
 80067ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80067ec:	62fa      	str	r2, [r7, #44]	; 0x2c
 80067ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80067f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80067f4:	e841 2300 	strex	r3, r2, [r1]
 80067f8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80067fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d1e5      	bne.n	80067cc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006804:	2b01      	cmp	r3, #1
 8006806:	d119      	bne.n	800683c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	330c      	adds	r3, #12
 800680e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	e853 3f00 	ldrex	r3, [r3]
 8006816:	60bb      	str	r3, [r7, #8]
   return(result);
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	f023 0310 	bic.w	r3, r3, #16
 800681e:	647b      	str	r3, [r7, #68]	; 0x44
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	330c      	adds	r3, #12
 8006826:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006828:	61ba      	str	r2, [r7, #24]
 800682a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682c:	6979      	ldr	r1, [r7, #20]
 800682e:	69ba      	ldr	r2, [r7, #24]
 8006830:	e841 2300 	strex	r3, r2, [r1]
 8006834:	613b      	str	r3, [r7, #16]
   return(result);
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d1e5      	bne.n	8006808 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2220      	movs	r2, #32
 8006840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	631a      	str	r2, [r3, #48]	; 0x30
}
 800684a:	bf00      	nop
 800684c:	3754      	adds	r7, #84	; 0x54
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr

08006856 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006856:	b580      	push	{r7, lr}
 8006858:	b084      	sub	sp, #16
 800685a:	af00      	add	r7, sp, #0
 800685c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006862:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2200      	movs	r2, #0
 8006868:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2200      	movs	r2, #0
 800686e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f7ff fecb 	bl	800660c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006876:	bf00      	nop
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800687e:	b480      	push	{r7}
 8006880:	b085      	sub	sp, #20
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800688c:	b2db      	uxtb	r3, r3
 800688e:	2b21      	cmp	r3, #33	; 0x21
 8006890:	d13e      	bne.n	8006910 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800689a:	d114      	bne.n	80068c6 <UART_Transmit_IT+0x48>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	691b      	ldr	r3, [r3, #16]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d110      	bne.n	80068c6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6a1b      	ldr	r3, [r3, #32]
 80068a8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	881b      	ldrh	r3, [r3, #0]
 80068ae:	461a      	mov	r2, r3
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068b8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6a1b      	ldr	r3, [r3, #32]
 80068be:	1c9a      	adds	r2, r3, #2
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	621a      	str	r2, [r3, #32]
 80068c4:	e008      	b.n	80068d8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6a1b      	ldr	r3, [r3, #32]
 80068ca:	1c59      	adds	r1, r3, #1
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	6211      	str	r1, [r2, #32]
 80068d0:	781a      	ldrb	r2, [r3, #0]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80068dc:	b29b      	uxth	r3, r3
 80068de:	3b01      	subs	r3, #1
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	4619      	mov	r1, r3
 80068e6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d10f      	bne.n	800690c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68da      	ldr	r2, [r3, #12]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068fa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	68da      	ldr	r2, [r3, #12]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800690a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800690c:	2300      	movs	r3, #0
 800690e:	e000      	b.n	8006912 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006910:	2302      	movs	r3, #2
  }
}
 8006912:	4618      	mov	r0, r3
 8006914:	3714      	adds	r7, #20
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr

0800691e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800691e:	b580      	push	{r7, lr}
 8006920:	b082      	sub	sp, #8
 8006922:	af00      	add	r7, sp, #0
 8006924:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	68da      	ldr	r2, [r3, #12]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006934:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2220      	movs	r2, #32
 800693a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f7ff fe5a 	bl	80065f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	3708      	adds	r7, #8
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}

0800694e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800694e:	b580      	push	{r7, lr}
 8006950:	b08c      	sub	sp, #48	; 0x30
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800695c:	b2db      	uxtb	r3, r3
 800695e:	2b22      	cmp	r3, #34	; 0x22
 8006960:	f040 80ab 	bne.w	8006aba <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	689b      	ldr	r3, [r3, #8]
 8006968:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800696c:	d117      	bne.n	800699e <UART_Receive_IT+0x50>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	691b      	ldr	r3, [r3, #16]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d113      	bne.n	800699e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006976:	2300      	movs	r3, #0
 8006978:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800697e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	b29b      	uxth	r3, r3
 8006988:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800698c:	b29a      	uxth	r2, r3
 800698e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006990:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006996:	1c9a      	adds	r2, r3, #2
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	629a      	str	r2, [r3, #40]	; 0x28
 800699c:	e026      	b.n	80069ec <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069a2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80069a4:	2300      	movs	r3, #0
 80069a6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069b0:	d007      	beq.n	80069c2 <UART_Receive_IT+0x74>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d10a      	bne.n	80069d0 <UART_Receive_IT+0x82>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	691b      	ldr	r3, [r3, #16]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d106      	bne.n	80069d0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	685b      	ldr	r3, [r3, #4]
 80069c8:	b2da      	uxtb	r2, r3
 80069ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069cc:	701a      	strb	r2, [r3, #0]
 80069ce:	e008      	b.n	80069e2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069dc:	b2da      	uxtb	r2, r3
 80069de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069e0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e6:	1c5a      	adds	r2, r3, #1
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	3b01      	subs	r3, #1
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	4619      	mov	r1, r3
 80069fa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d15a      	bne.n	8006ab6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	68da      	ldr	r2, [r3, #12]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f022 0220 	bic.w	r2, r2, #32
 8006a0e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68da      	ldr	r2, [r3, #12]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	695a      	ldr	r2, [r3, #20]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f022 0201 	bic.w	r2, r2, #1
 8006a2e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2220      	movs	r2, #32
 8006a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d135      	bne.n	8006aac <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	330c      	adds	r3, #12
 8006a4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	e853 3f00 	ldrex	r3, [r3]
 8006a54:	613b      	str	r3, [r7, #16]
   return(result);
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	f023 0310 	bic.w	r3, r3, #16
 8006a5c:	627b      	str	r3, [r7, #36]	; 0x24
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	330c      	adds	r3, #12
 8006a64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a66:	623a      	str	r2, [r7, #32]
 8006a68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6a:	69f9      	ldr	r1, [r7, #28]
 8006a6c:	6a3a      	ldr	r2, [r7, #32]
 8006a6e:	e841 2300 	strex	r3, r2, [r1]
 8006a72:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a74:	69bb      	ldr	r3, [r7, #24]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d1e5      	bne.n	8006a46 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f003 0310 	and.w	r3, r3, #16
 8006a84:	2b10      	cmp	r3, #16
 8006a86:	d10a      	bne.n	8006a9e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a88:	2300      	movs	r3, #0
 8006a8a:	60fb      	str	r3, [r7, #12]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	60fb      	str	r3, [r7, #12]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	60fb      	str	r3, [r7, #12]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006aa2:	4619      	mov	r1, r3
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f7ff fdbb 	bl	8006620 <HAL_UARTEx_RxEventCallback>
 8006aaa:	e002      	b.n	8006ab2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f7fa fb9f 	bl	80011f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	e002      	b.n	8006abc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	e000      	b.n	8006abc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006aba:	2302      	movs	r3, #2
  }
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3730      	adds	r7, #48	; 0x30
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ac4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ac8:	b0c0      	sub	sp, #256	; 0x100
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ae0:	68d9      	ldr	r1, [r3, #12]
 8006ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	ea40 0301 	orr.w	r3, r0, r1
 8006aec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006af2:	689a      	ldr	r2, [r3, #8]
 8006af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	431a      	orrs	r2, r3
 8006afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b00:	695b      	ldr	r3, [r3, #20]
 8006b02:	431a      	orrs	r2, r3
 8006b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b08:	69db      	ldr	r3, [r3, #28]
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006b1c:	f021 010c 	bic.w	r1, r1, #12
 8006b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006b2a:	430b      	orrs	r3, r1
 8006b2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006b2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	695b      	ldr	r3, [r3, #20]
 8006b36:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b3e:	6999      	ldr	r1, [r3, #24]
 8006b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	ea40 0301 	orr.w	r3, r0, r1
 8006b4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	4b8f      	ldr	r3, [pc, #572]	; (8006d90 <UART_SetConfig+0x2cc>)
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d005      	beq.n	8006b64 <UART_SetConfig+0xa0>
 8006b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	4b8d      	ldr	r3, [pc, #564]	; (8006d94 <UART_SetConfig+0x2d0>)
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d104      	bne.n	8006b6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b64:	f7fe f9dc 	bl	8004f20 <HAL_RCC_GetPCLK2Freq>
 8006b68:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006b6c:	e003      	b.n	8006b76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006b6e:	f7fe f9c3 	bl	8004ef8 <HAL_RCC_GetPCLK1Freq>
 8006b72:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b7a:	69db      	ldr	r3, [r3, #28]
 8006b7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b80:	f040 810c 	bne.w	8006d9c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006b84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006b8e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006b92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006b96:	4622      	mov	r2, r4
 8006b98:	462b      	mov	r3, r5
 8006b9a:	1891      	adds	r1, r2, r2
 8006b9c:	65b9      	str	r1, [r7, #88]	; 0x58
 8006b9e:	415b      	adcs	r3, r3
 8006ba0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006ba2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006ba6:	4621      	mov	r1, r4
 8006ba8:	eb12 0801 	adds.w	r8, r2, r1
 8006bac:	4629      	mov	r1, r5
 8006bae:	eb43 0901 	adc.w	r9, r3, r1
 8006bb2:	f04f 0200 	mov.w	r2, #0
 8006bb6:	f04f 0300 	mov.w	r3, #0
 8006bba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006bbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006bc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006bc6:	4690      	mov	r8, r2
 8006bc8:	4699      	mov	r9, r3
 8006bca:	4623      	mov	r3, r4
 8006bcc:	eb18 0303 	adds.w	r3, r8, r3
 8006bd0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006bd4:	462b      	mov	r3, r5
 8006bd6:	eb49 0303 	adc.w	r3, r9, r3
 8006bda:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006bea:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006bee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	18db      	adds	r3, r3, r3
 8006bf6:	653b      	str	r3, [r7, #80]	; 0x50
 8006bf8:	4613      	mov	r3, r2
 8006bfa:	eb42 0303 	adc.w	r3, r2, r3
 8006bfe:	657b      	str	r3, [r7, #84]	; 0x54
 8006c00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006c04:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006c08:	f7f9 ffde 	bl	8000bc8 <__aeabi_uldivmod>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	460b      	mov	r3, r1
 8006c10:	4b61      	ldr	r3, [pc, #388]	; (8006d98 <UART_SetConfig+0x2d4>)
 8006c12:	fba3 2302 	umull	r2, r3, r3, r2
 8006c16:	095b      	lsrs	r3, r3, #5
 8006c18:	011c      	lsls	r4, r3, #4
 8006c1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006c24:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006c28:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006c2c:	4642      	mov	r2, r8
 8006c2e:	464b      	mov	r3, r9
 8006c30:	1891      	adds	r1, r2, r2
 8006c32:	64b9      	str	r1, [r7, #72]	; 0x48
 8006c34:	415b      	adcs	r3, r3
 8006c36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c38:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006c3c:	4641      	mov	r1, r8
 8006c3e:	eb12 0a01 	adds.w	sl, r2, r1
 8006c42:	4649      	mov	r1, r9
 8006c44:	eb43 0b01 	adc.w	fp, r3, r1
 8006c48:	f04f 0200 	mov.w	r2, #0
 8006c4c:	f04f 0300 	mov.w	r3, #0
 8006c50:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006c54:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c5c:	4692      	mov	sl, r2
 8006c5e:	469b      	mov	fp, r3
 8006c60:	4643      	mov	r3, r8
 8006c62:	eb1a 0303 	adds.w	r3, sl, r3
 8006c66:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006c6a:	464b      	mov	r3, r9
 8006c6c:	eb4b 0303 	adc.w	r3, fp, r3
 8006c70:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006c80:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006c84:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006c88:	460b      	mov	r3, r1
 8006c8a:	18db      	adds	r3, r3, r3
 8006c8c:	643b      	str	r3, [r7, #64]	; 0x40
 8006c8e:	4613      	mov	r3, r2
 8006c90:	eb42 0303 	adc.w	r3, r2, r3
 8006c94:	647b      	str	r3, [r7, #68]	; 0x44
 8006c96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006c9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006c9e:	f7f9 ff93 	bl	8000bc8 <__aeabi_uldivmod>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	460b      	mov	r3, r1
 8006ca6:	4611      	mov	r1, r2
 8006ca8:	4b3b      	ldr	r3, [pc, #236]	; (8006d98 <UART_SetConfig+0x2d4>)
 8006caa:	fba3 2301 	umull	r2, r3, r3, r1
 8006cae:	095b      	lsrs	r3, r3, #5
 8006cb0:	2264      	movs	r2, #100	; 0x64
 8006cb2:	fb02 f303 	mul.w	r3, r2, r3
 8006cb6:	1acb      	subs	r3, r1, r3
 8006cb8:	00db      	lsls	r3, r3, #3
 8006cba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006cbe:	4b36      	ldr	r3, [pc, #216]	; (8006d98 <UART_SetConfig+0x2d4>)
 8006cc0:	fba3 2302 	umull	r2, r3, r3, r2
 8006cc4:	095b      	lsrs	r3, r3, #5
 8006cc6:	005b      	lsls	r3, r3, #1
 8006cc8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006ccc:	441c      	add	r4, r3
 8006cce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006cd8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006cdc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006ce0:	4642      	mov	r2, r8
 8006ce2:	464b      	mov	r3, r9
 8006ce4:	1891      	adds	r1, r2, r2
 8006ce6:	63b9      	str	r1, [r7, #56]	; 0x38
 8006ce8:	415b      	adcs	r3, r3
 8006cea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006cec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006cf0:	4641      	mov	r1, r8
 8006cf2:	1851      	adds	r1, r2, r1
 8006cf4:	6339      	str	r1, [r7, #48]	; 0x30
 8006cf6:	4649      	mov	r1, r9
 8006cf8:	414b      	adcs	r3, r1
 8006cfa:	637b      	str	r3, [r7, #52]	; 0x34
 8006cfc:	f04f 0200 	mov.w	r2, #0
 8006d00:	f04f 0300 	mov.w	r3, #0
 8006d04:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006d08:	4659      	mov	r1, fp
 8006d0a:	00cb      	lsls	r3, r1, #3
 8006d0c:	4651      	mov	r1, sl
 8006d0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d12:	4651      	mov	r1, sl
 8006d14:	00ca      	lsls	r2, r1, #3
 8006d16:	4610      	mov	r0, r2
 8006d18:	4619      	mov	r1, r3
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	4642      	mov	r2, r8
 8006d1e:	189b      	adds	r3, r3, r2
 8006d20:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006d24:	464b      	mov	r3, r9
 8006d26:	460a      	mov	r2, r1
 8006d28:	eb42 0303 	adc.w	r3, r2, r3
 8006d2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006d3c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006d40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006d44:	460b      	mov	r3, r1
 8006d46:	18db      	adds	r3, r3, r3
 8006d48:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d4a:	4613      	mov	r3, r2
 8006d4c:	eb42 0303 	adc.w	r3, r2, r3
 8006d50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006d56:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006d5a:	f7f9 ff35 	bl	8000bc8 <__aeabi_uldivmod>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	460b      	mov	r3, r1
 8006d62:	4b0d      	ldr	r3, [pc, #52]	; (8006d98 <UART_SetConfig+0x2d4>)
 8006d64:	fba3 1302 	umull	r1, r3, r3, r2
 8006d68:	095b      	lsrs	r3, r3, #5
 8006d6a:	2164      	movs	r1, #100	; 0x64
 8006d6c:	fb01 f303 	mul.w	r3, r1, r3
 8006d70:	1ad3      	subs	r3, r2, r3
 8006d72:	00db      	lsls	r3, r3, #3
 8006d74:	3332      	adds	r3, #50	; 0x32
 8006d76:	4a08      	ldr	r2, [pc, #32]	; (8006d98 <UART_SetConfig+0x2d4>)
 8006d78:	fba2 2303 	umull	r2, r3, r2, r3
 8006d7c:	095b      	lsrs	r3, r3, #5
 8006d7e:	f003 0207 	and.w	r2, r3, #7
 8006d82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4422      	add	r2, r4
 8006d8a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006d8c:	e105      	b.n	8006f9a <UART_SetConfig+0x4d6>
 8006d8e:	bf00      	nop
 8006d90:	40011000 	.word	0x40011000
 8006d94:	40011400 	.word	0x40011400
 8006d98:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006da0:	2200      	movs	r2, #0
 8006da2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006da6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006daa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006dae:	4642      	mov	r2, r8
 8006db0:	464b      	mov	r3, r9
 8006db2:	1891      	adds	r1, r2, r2
 8006db4:	6239      	str	r1, [r7, #32]
 8006db6:	415b      	adcs	r3, r3
 8006db8:	627b      	str	r3, [r7, #36]	; 0x24
 8006dba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006dbe:	4641      	mov	r1, r8
 8006dc0:	1854      	adds	r4, r2, r1
 8006dc2:	4649      	mov	r1, r9
 8006dc4:	eb43 0501 	adc.w	r5, r3, r1
 8006dc8:	f04f 0200 	mov.w	r2, #0
 8006dcc:	f04f 0300 	mov.w	r3, #0
 8006dd0:	00eb      	lsls	r3, r5, #3
 8006dd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006dd6:	00e2      	lsls	r2, r4, #3
 8006dd8:	4614      	mov	r4, r2
 8006dda:	461d      	mov	r5, r3
 8006ddc:	4643      	mov	r3, r8
 8006dde:	18e3      	adds	r3, r4, r3
 8006de0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006de4:	464b      	mov	r3, r9
 8006de6:	eb45 0303 	adc.w	r3, r5, r3
 8006dea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	2200      	movs	r2, #0
 8006df6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006dfa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006dfe:	f04f 0200 	mov.w	r2, #0
 8006e02:	f04f 0300 	mov.w	r3, #0
 8006e06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006e0a:	4629      	mov	r1, r5
 8006e0c:	008b      	lsls	r3, r1, #2
 8006e0e:	4621      	mov	r1, r4
 8006e10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e14:	4621      	mov	r1, r4
 8006e16:	008a      	lsls	r2, r1, #2
 8006e18:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006e1c:	f7f9 fed4 	bl	8000bc8 <__aeabi_uldivmod>
 8006e20:	4602      	mov	r2, r0
 8006e22:	460b      	mov	r3, r1
 8006e24:	4b60      	ldr	r3, [pc, #384]	; (8006fa8 <UART_SetConfig+0x4e4>)
 8006e26:	fba3 2302 	umull	r2, r3, r3, r2
 8006e2a:	095b      	lsrs	r3, r3, #5
 8006e2c:	011c      	lsls	r4, r3, #4
 8006e2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e32:	2200      	movs	r2, #0
 8006e34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006e38:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006e3c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006e40:	4642      	mov	r2, r8
 8006e42:	464b      	mov	r3, r9
 8006e44:	1891      	adds	r1, r2, r2
 8006e46:	61b9      	str	r1, [r7, #24]
 8006e48:	415b      	adcs	r3, r3
 8006e4a:	61fb      	str	r3, [r7, #28]
 8006e4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e50:	4641      	mov	r1, r8
 8006e52:	1851      	adds	r1, r2, r1
 8006e54:	6139      	str	r1, [r7, #16]
 8006e56:	4649      	mov	r1, r9
 8006e58:	414b      	adcs	r3, r1
 8006e5a:	617b      	str	r3, [r7, #20]
 8006e5c:	f04f 0200 	mov.w	r2, #0
 8006e60:	f04f 0300 	mov.w	r3, #0
 8006e64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e68:	4659      	mov	r1, fp
 8006e6a:	00cb      	lsls	r3, r1, #3
 8006e6c:	4651      	mov	r1, sl
 8006e6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e72:	4651      	mov	r1, sl
 8006e74:	00ca      	lsls	r2, r1, #3
 8006e76:	4610      	mov	r0, r2
 8006e78:	4619      	mov	r1, r3
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	4642      	mov	r2, r8
 8006e7e:	189b      	adds	r3, r3, r2
 8006e80:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006e84:	464b      	mov	r3, r9
 8006e86:	460a      	mov	r2, r1
 8006e88:	eb42 0303 	adc.w	r3, r2, r3
 8006e8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	67bb      	str	r3, [r7, #120]	; 0x78
 8006e9a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006e9c:	f04f 0200 	mov.w	r2, #0
 8006ea0:	f04f 0300 	mov.w	r3, #0
 8006ea4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006ea8:	4649      	mov	r1, r9
 8006eaa:	008b      	lsls	r3, r1, #2
 8006eac:	4641      	mov	r1, r8
 8006eae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006eb2:	4641      	mov	r1, r8
 8006eb4:	008a      	lsls	r2, r1, #2
 8006eb6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006eba:	f7f9 fe85 	bl	8000bc8 <__aeabi_uldivmod>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	460b      	mov	r3, r1
 8006ec2:	4b39      	ldr	r3, [pc, #228]	; (8006fa8 <UART_SetConfig+0x4e4>)
 8006ec4:	fba3 1302 	umull	r1, r3, r3, r2
 8006ec8:	095b      	lsrs	r3, r3, #5
 8006eca:	2164      	movs	r1, #100	; 0x64
 8006ecc:	fb01 f303 	mul.w	r3, r1, r3
 8006ed0:	1ad3      	subs	r3, r2, r3
 8006ed2:	011b      	lsls	r3, r3, #4
 8006ed4:	3332      	adds	r3, #50	; 0x32
 8006ed6:	4a34      	ldr	r2, [pc, #208]	; (8006fa8 <UART_SetConfig+0x4e4>)
 8006ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8006edc:	095b      	lsrs	r3, r3, #5
 8006ede:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ee2:	441c      	add	r4, r3
 8006ee4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ee8:	2200      	movs	r2, #0
 8006eea:	673b      	str	r3, [r7, #112]	; 0x70
 8006eec:	677a      	str	r2, [r7, #116]	; 0x74
 8006eee:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006ef2:	4642      	mov	r2, r8
 8006ef4:	464b      	mov	r3, r9
 8006ef6:	1891      	adds	r1, r2, r2
 8006ef8:	60b9      	str	r1, [r7, #8]
 8006efa:	415b      	adcs	r3, r3
 8006efc:	60fb      	str	r3, [r7, #12]
 8006efe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f02:	4641      	mov	r1, r8
 8006f04:	1851      	adds	r1, r2, r1
 8006f06:	6039      	str	r1, [r7, #0]
 8006f08:	4649      	mov	r1, r9
 8006f0a:	414b      	adcs	r3, r1
 8006f0c:	607b      	str	r3, [r7, #4]
 8006f0e:	f04f 0200 	mov.w	r2, #0
 8006f12:	f04f 0300 	mov.w	r3, #0
 8006f16:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006f1a:	4659      	mov	r1, fp
 8006f1c:	00cb      	lsls	r3, r1, #3
 8006f1e:	4651      	mov	r1, sl
 8006f20:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f24:	4651      	mov	r1, sl
 8006f26:	00ca      	lsls	r2, r1, #3
 8006f28:	4610      	mov	r0, r2
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	4642      	mov	r2, r8
 8006f30:	189b      	adds	r3, r3, r2
 8006f32:	66bb      	str	r3, [r7, #104]	; 0x68
 8006f34:	464b      	mov	r3, r9
 8006f36:	460a      	mov	r2, r1
 8006f38:	eb42 0303 	adc.w	r3, r2, r3
 8006f3c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	2200      	movs	r2, #0
 8006f46:	663b      	str	r3, [r7, #96]	; 0x60
 8006f48:	667a      	str	r2, [r7, #100]	; 0x64
 8006f4a:	f04f 0200 	mov.w	r2, #0
 8006f4e:	f04f 0300 	mov.w	r3, #0
 8006f52:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006f56:	4649      	mov	r1, r9
 8006f58:	008b      	lsls	r3, r1, #2
 8006f5a:	4641      	mov	r1, r8
 8006f5c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f60:	4641      	mov	r1, r8
 8006f62:	008a      	lsls	r2, r1, #2
 8006f64:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006f68:	f7f9 fe2e 	bl	8000bc8 <__aeabi_uldivmod>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	460b      	mov	r3, r1
 8006f70:	4b0d      	ldr	r3, [pc, #52]	; (8006fa8 <UART_SetConfig+0x4e4>)
 8006f72:	fba3 1302 	umull	r1, r3, r3, r2
 8006f76:	095b      	lsrs	r3, r3, #5
 8006f78:	2164      	movs	r1, #100	; 0x64
 8006f7a:	fb01 f303 	mul.w	r3, r1, r3
 8006f7e:	1ad3      	subs	r3, r2, r3
 8006f80:	011b      	lsls	r3, r3, #4
 8006f82:	3332      	adds	r3, #50	; 0x32
 8006f84:	4a08      	ldr	r2, [pc, #32]	; (8006fa8 <UART_SetConfig+0x4e4>)
 8006f86:	fba2 2303 	umull	r2, r3, r2, r3
 8006f8a:	095b      	lsrs	r3, r3, #5
 8006f8c:	f003 020f 	and.w	r2, r3, #15
 8006f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4422      	add	r2, r4
 8006f98:	609a      	str	r2, [r3, #8]
}
 8006f9a:	bf00      	nop
 8006f9c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fa6:	bf00      	nop
 8006fa8:	51eb851f 	.word	0x51eb851f

08006fac <__NVIC_SetPriority>:
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	6039      	str	r1, [r7, #0]
 8006fb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	db0a      	blt.n	8006fd6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	b2da      	uxtb	r2, r3
 8006fc4:	490c      	ldr	r1, [pc, #48]	; (8006ff8 <__NVIC_SetPriority+0x4c>)
 8006fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fca:	0112      	lsls	r2, r2, #4
 8006fcc:	b2d2      	uxtb	r2, r2
 8006fce:	440b      	add	r3, r1
 8006fd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006fd4:	e00a      	b.n	8006fec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	b2da      	uxtb	r2, r3
 8006fda:	4908      	ldr	r1, [pc, #32]	; (8006ffc <__NVIC_SetPriority+0x50>)
 8006fdc:	79fb      	ldrb	r3, [r7, #7]
 8006fde:	f003 030f 	and.w	r3, r3, #15
 8006fe2:	3b04      	subs	r3, #4
 8006fe4:	0112      	lsls	r2, r2, #4
 8006fe6:	b2d2      	uxtb	r2, r2
 8006fe8:	440b      	add	r3, r1
 8006fea:	761a      	strb	r2, [r3, #24]
}
 8006fec:	bf00      	nop
 8006fee:	370c      	adds	r7, #12
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr
 8006ff8:	e000e100 	.word	0xe000e100
 8006ffc:	e000ed00 	.word	0xe000ed00

08007000 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007000:	b580      	push	{r7, lr}
 8007002:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007004:	2100      	movs	r1, #0
 8007006:	f06f 0004 	mvn.w	r0, #4
 800700a:	f7ff ffcf 	bl	8006fac <__NVIC_SetPriority>
#endif
}
 800700e:	bf00      	nop
 8007010:	bd80      	pop	{r7, pc}
	...

08007014 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007014:	b480      	push	{r7}
 8007016:	b083      	sub	sp, #12
 8007018:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800701a:	f3ef 8305 	mrs	r3, IPSR
 800701e:	603b      	str	r3, [r7, #0]
  return(result);
 8007020:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007022:	2b00      	cmp	r3, #0
 8007024:	d003      	beq.n	800702e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007026:	f06f 0305 	mvn.w	r3, #5
 800702a:	607b      	str	r3, [r7, #4]
 800702c:	e00c      	b.n	8007048 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800702e:	4b0a      	ldr	r3, [pc, #40]	; (8007058 <osKernelInitialize+0x44>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d105      	bne.n	8007042 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007036:	4b08      	ldr	r3, [pc, #32]	; (8007058 <osKernelInitialize+0x44>)
 8007038:	2201      	movs	r2, #1
 800703a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800703c:	2300      	movs	r3, #0
 800703e:	607b      	str	r3, [r7, #4]
 8007040:	e002      	b.n	8007048 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007042:	f04f 33ff 	mov.w	r3, #4294967295
 8007046:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007048:	687b      	ldr	r3, [r7, #4]
}
 800704a:	4618      	mov	r0, r3
 800704c:	370c      	adds	r7, #12
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	20000894 	.word	0x20000894

0800705c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800705c:	b580      	push	{r7, lr}
 800705e:	b082      	sub	sp, #8
 8007060:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007062:	f3ef 8305 	mrs	r3, IPSR
 8007066:	603b      	str	r3, [r7, #0]
  return(result);
 8007068:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800706a:	2b00      	cmp	r3, #0
 800706c:	d003      	beq.n	8007076 <osKernelStart+0x1a>
    stat = osErrorISR;
 800706e:	f06f 0305 	mvn.w	r3, #5
 8007072:	607b      	str	r3, [r7, #4]
 8007074:	e010      	b.n	8007098 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007076:	4b0b      	ldr	r3, [pc, #44]	; (80070a4 <osKernelStart+0x48>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	2b01      	cmp	r3, #1
 800707c:	d109      	bne.n	8007092 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800707e:	f7ff ffbf 	bl	8007000 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007082:	4b08      	ldr	r3, [pc, #32]	; (80070a4 <osKernelStart+0x48>)
 8007084:	2202      	movs	r2, #2
 8007086:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007088:	f001 f8a0 	bl	80081cc <vTaskStartScheduler>
      stat = osOK;
 800708c:	2300      	movs	r3, #0
 800708e:	607b      	str	r3, [r7, #4]
 8007090:	e002      	b.n	8007098 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007092:	f04f 33ff 	mov.w	r3, #4294967295
 8007096:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007098:	687b      	ldr	r3, [r7, #4]
}
 800709a:	4618      	mov	r0, r3
 800709c:	3708      	adds	r7, #8
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	20000894 	.word	0x20000894

080070a8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b08e      	sub	sp, #56	; 0x38
 80070ac:	af04      	add	r7, sp, #16
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80070b4:	2300      	movs	r3, #0
 80070b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80070b8:	f3ef 8305 	mrs	r3, IPSR
 80070bc:	617b      	str	r3, [r7, #20]
  return(result);
 80070be:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d17e      	bne.n	80071c2 <osThreadNew+0x11a>
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d07b      	beq.n	80071c2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80070ca:	2380      	movs	r3, #128	; 0x80
 80070cc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80070ce:	2318      	movs	r3, #24
 80070d0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80070d2:	2300      	movs	r3, #0
 80070d4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80070d6:	f04f 33ff 	mov.w	r3, #4294967295
 80070da:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d045      	beq.n	800716e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d002      	beq.n	80070f0 <osThreadNew+0x48>
        name = attr->name;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	699b      	ldr	r3, [r3, #24]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d002      	beq.n	80070fe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	699b      	ldr	r3, [r3, #24]
 80070fc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d008      	beq.n	8007116 <osThreadNew+0x6e>
 8007104:	69fb      	ldr	r3, [r7, #28]
 8007106:	2b38      	cmp	r3, #56	; 0x38
 8007108:	d805      	bhi.n	8007116 <osThreadNew+0x6e>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f003 0301 	and.w	r3, r3, #1
 8007112:	2b00      	cmp	r3, #0
 8007114:	d001      	beq.n	800711a <osThreadNew+0x72>
        return (NULL);
 8007116:	2300      	movs	r3, #0
 8007118:	e054      	b.n	80071c4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	695b      	ldr	r3, [r3, #20]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d003      	beq.n	800712a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	695b      	ldr	r3, [r3, #20]
 8007126:	089b      	lsrs	r3, r3, #2
 8007128:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d00e      	beq.n	8007150 <osThreadNew+0xa8>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	68db      	ldr	r3, [r3, #12]
 8007136:	2b5b      	cmp	r3, #91	; 0x5b
 8007138:	d90a      	bls.n	8007150 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800713e:	2b00      	cmp	r3, #0
 8007140:	d006      	beq.n	8007150 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	695b      	ldr	r3, [r3, #20]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d002      	beq.n	8007150 <osThreadNew+0xa8>
        mem = 1;
 800714a:	2301      	movs	r3, #1
 800714c:	61bb      	str	r3, [r7, #24]
 800714e:	e010      	b.n	8007172 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d10c      	bne.n	8007172 <osThreadNew+0xca>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	68db      	ldr	r3, [r3, #12]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d108      	bne.n	8007172 <osThreadNew+0xca>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	691b      	ldr	r3, [r3, #16]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d104      	bne.n	8007172 <osThreadNew+0xca>
          mem = 0;
 8007168:	2300      	movs	r3, #0
 800716a:	61bb      	str	r3, [r7, #24]
 800716c:	e001      	b.n	8007172 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800716e:	2300      	movs	r3, #0
 8007170:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	2b01      	cmp	r3, #1
 8007176:	d110      	bne.n	800719a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007180:	9202      	str	r2, [sp, #8]
 8007182:	9301      	str	r3, [sp, #4]
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	9300      	str	r3, [sp, #0]
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	6a3a      	ldr	r2, [r7, #32]
 800718c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800718e:	68f8      	ldr	r0, [r7, #12]
 8007190:	f000 fe46 	bl	8007e20 <xTaskCreateStatic>
 8007194:	4603      	mov	r3, r0
 8007196:	613b      	str	r3, [r7, #16]
 8007198:	e013      	b.n	80071c2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800719a:	69bb      	ldr	r3, [r7, #24]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d110      	bne.n	80071c2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80071a0:	6a3b      	ldr	r3, [r7, #32]
 80071a2:	b29a      	uxth	r2, r3
 80071a4:	f107 0310 	add.w	r3, r7, #16
 80071a8:	9301      	str	r3, [sp, #4]
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	9300      	str	r3, [sp, #0]
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80071b2:	68f8      	ldr	r0, [r7, #12]
 80071b4:	f000 fe91 	bl	8007eda <xTaskCreate>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d001      	beq.n	80071c2 <osThreadNew+0x11a>
            hTask = NULL;
 80071be:	2300      	movs	r3, #0
 80071c0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80071c2:	693b      	ldr	r3, [r7, #16]
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3728      	adds	r7, #40	; 0x28
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}

080071cc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b084      	sub	sp, #16
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071d4:	f3ef 8305 	mrs	r3, IPSR
 80071d8:	60bb      	str	r3, [r7, #8]
  return(result);
 80071da:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d003      	beq.n	80071e8 <osDelay+0x1c>
    stat = osErrorISR;
 80071e0:	f06f 0305 	mvn.w	r3, #5
 80071e4:	60fb      	str	r3, [r7, #12]
 80071e6:	e007      	b.n	80071f8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80071e8:	2300      	movs	r3, #0
 80071ea:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d002      	beq.n	80071f8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f000 ffb6 	bl	8008164 <vTaskDelay>
    }
  }

  return (stat);
 80071f8:	68fb      	ldr	r3, [r7, #12]
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3710      	adds	r7, #16
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}
	...

08007204 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007204:	b480      	push	{r7}
 8007206:	b085      	sub	sp, #20
 8007208:	af00      	add	r7, sp, #0
 800720a:	60f8      	str	r0, [r7, #12]
 800720c:	60b9      	str	r1, [r7, #8]
 800720e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	4a07      	ldr	r2, [pc, #28]	; (8007230 <vApplicationGetIdleTaskMemory+0x2c>)
 8007214:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	4a06      	ldr	r2, [pc, #24]	; (8007234 <vApplicationGetIdleTaskMemory+0x30>)
 800721a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2280      	movs	r2, #128	; 0x80
 8007220:	601a      	str	r2, [r3, #0]
}
 8007222:	bf00      	nop
 8007224:	3714      	adds	r7, #20
 8007226:	46bd      	mov	sp, r7
 8007228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	20000898 	.word	0x20000898
 8007234:	200008f4 	.word	0x200008f4

08007238 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007238:	b480      	push	{r7}
 800723a:	b085      	sub	sp, #20
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	4a07      	ldr	r2, [pc, #28]	; (8007264 <vApplicationGetTimerTaskMemory+0x2c>)
 8007248:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	4a06      	ldr	r2, [pc, #24]	; (8007268 <vApplicationGetTimerTaskMemory+0x30>)
 800724e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007256:	601a      	str	r2, [r3, #0]
}
 8007258:	bf00      	nop
 800725a:	3714      	adds	r7, #20
 800725c:	46bd      	mov	sp, r7
 800725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007262:	4770      	bx	lr
 8007264:	20000af4 	.word	0x20000af4
 8007268:	20000b50 	.word	0x20000b50

0800726c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f103 0208 	add.w	r2, r3, #8
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f04f 32ff 	mov.w	r2, #4294967295
 8007284:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f103 0208 	add.w	r2, r3, #8
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f103 0208 	add.w	r2, r3, #8
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2200      	movs	r2, #0
 80072b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80072ba:	bf00      	nop
 80072bc:	370c      	adds	r7, #12
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr

080072c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80072c6:	b480      	push	{r7}
 80072c8:	b085      	sub	sp, #20
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	6078      	str	r0, [r7, #4]
 80072ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	68fa      	ldr	r2, [r7, #12]
 80072da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	689a      	ldr	r2, [r3, #8]
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	683a      	ldr	r2, [r7, #0]
 80072ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	683a      	ldr	r2, [r7, #0]
 80072f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	687a      	ldr	r2, [r7, #4]
 80072f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	1c5a      	adds	r2, r3, #1
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	601a      	str	r2, [r3, #0]
}
 8007302:	bf00      	nop
 8007304:	3714      	adds	r7, #20
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr

0800730e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800730e:	b480      	push	{r7}
 8007310:	b085      	sub	sp, #20
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
 8007316:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007324:	d103      	bne.n	800732e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	691b      	ldr	r3, [r3, #16]
 800732a:	60fb      	str	r3, [r7, #12]
 800732c:	e00c      	b.n	8007348 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	3308      	adds	r3, #8
 8007332:	60fb      	str	r3, [r7, #12]
 8007334:	e002      	b.n	800733c <vListInsert+0x2e>
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	60fb      	str	r3, [r7, #12]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68ba      	ldr	r2, [r7, #8]
 8007344:	429a      	cmp	r2, r3
 8007346:	d2f6      	bcs.n	8007336 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	685a      	ldr	r2, [r3, #4]
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	683a      	ldr	r2, [r7, #0]
 8007356:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	68fa      	ldr	r2, [r7, #12]
 800735c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	683a      	ldr	r2, [r7, #0]
 8007362:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	1c5a      	adds	r2, r3, #1
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	601a      	str	r2, [r3, #0]
}
 8007374:	bf00      	nop
 8007376:	3714      	adds	r7, #20
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr

08007380 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007380:	b480      	push	{r7}
 8007382:	b085      	sub	sp, #20
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	687a      	ldr	r2, [r7, #4]
 8007394:	6892      	ldr	r2, [r2, #8]
 8007396:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	687a      	ldr	r2, [r7, #4]
 800739e:	6852      	ldr	r2, [r2, #4]
 80073a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d103      	bne.n	80073b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	689a      	ldr	r2, [r3, #8]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	1e5a      	subs	r2, r3, #1
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3714      	adds	r7, #20
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr

080073d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b084      	sub	sp, #16
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d10a      	bne.n	80073fe <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80073e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ec:	f383 8811 	msr	BASEPRI, r3
 80073f0:	f3bf 8f6f 	isb	sy
 80073f4:	f3bf 8f4f 	dsb	sy
 80073f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80073fa:	bf00      	nop
 80073fc:	e7fe      	b.n	80073fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80073fe:	f002 f889 	bl	8009514 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800740a:	68f9      	ldr	r1, [r7, #12]
 800740c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800740e:	fb01 f303 	mul.w	r3, r1, r3
 8007412:	441a      	add	r2, r3
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681a      	ldr	r2, [r3, #0]
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800742e:	3b01      	subs	r3, #1
 8007430:	68f9      	ldr	r1, [r7, #12]
 8007432:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007434:	fb01 f303 	mul.w	r3, r1, r3
 8007438:	441a      	add	r2, r3
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	22ff      	movs	r2, #255	; 0xff
 8007442:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	22ff      	movs	r2, #255	; 0xff
 800744a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d114      	bne.n	800747e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	691b      	ldr	r3, [r3, #16]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d01a      	beq.n	8007492 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	3310      	adds	r3, #16
 8007460:	4618      	mov	r0, r3
 8007462:	f001 f93d 	bl	80086e0 <xTaskRemoveFromEventList>
 8007466:	4603      	mov	r3, r0
 8007468:	2b00      	cmp	r3, #0
 800746a:	d012      	beq.n	8007492 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800746c:	4b0c      	ldr	r3, [pc, #48]	; (80074a0 <xQueueGenericReset+0xcc>)
 800746e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007472:	601a      	str	r2, [r3, #0]
 8007474:	f3bf 8f4f 	dsb	sy
 8007478:	f3bf 8f6f 	isb	sy
 800747c:	e009      	b.n	8007492 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	3310      	adds	r3, #16
 8007482:	4618      	mov	r0, r3
 8007484:	f7ff fef2 	bl	800726c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	3324      	adds	r3, #36	; 0x24
 800748c:	4618      	mov	r0, r3
 800748e:	f7ff feed 	bl	800726c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007492:	f002 f86f 	bl	8009574 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007496:	2301      	movs	r3, #1
}
 8007498:	4618      	mov	r0, r3
 800749a:	3710      	adds	r7, #16
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	e000ed04 	.word	0xe000ed04

080074a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b08e      	sub	sp, #56	; 0x38
 80074a8:	af02      	add	r7, sp, #8
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	607a      	str	r2, [r7, #4]
 80074b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d10a      	bne.n	80074ce <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80074b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074bc:	f383 8811 	msr	BASEPRI, r3
 80074c0:	f3bf 8f6f 	isb	sy
 80074c4:	f3bf 8f4f 	dsb	sy
 80074c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80074ca:	bf00      	nop
 80074cc:	e7fe      	b.n	80074cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d10a      	bne.n	80074ea <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80074d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074d8:	f383 8811 	msr	BASEPRI, r3
 80074dc:	f3bf 8f6f 	isb	sy
 80074e0:	f3bf 8f4f 	dsb	sy
 80074e4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80074e6:	bf00      	nop
 80074e8:	e7fe      	b.n	80074e8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d002      	beq.n	80074f6 <xQueueGenericCreateStatic+0x52>
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d001      	beq.n	80074fa <xQueueGenericCreateStatic+0x56>
 80074f6:	2301      	movs	r3, #1
 80074f8:	e000      	b.n	80074fc <xQueueGenericCreateStatic+0x58>
 80074fa:	2300      	movs	r3, #0
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d10a      	bne.n	8007516 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007504:	f383 8811 	msr	BASEPRI, r3
 8007508:	f3bf 8f6f 	isb	sy
 800750c:	f3bf 8f4f 	dsb	sy
 8007510:	623b      	str	r3, [r7, #32]
}
 8007512:	bf00      	nop
 8007514:	e7fe      	b.n	8007514 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d102      	bne.n	8007522 <xQueueGenericCreateStatic+0x7e>
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d101      	bne.n	8007526 <xQueueGenericCreateStatic+0x82>
 8007522:	2301      	movs	r3, #1
 8007524:	e000      	b.n	8007528 <xQueueGenericCreateStatic+0x84>
 8007526:	2300      	movs	r3, #0
 8007528:	2b00      	cmp	r3, #0
 800752a:	d10a      	bne.n	8007542 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800752c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007530:	f383 8811 	msr	BASEPRI, r3
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	f3bf 8f4f 	dsb	sy
 800753c:	61fb      	str	r3, [r7, #28]
}
 800753e:	bf00      	nop
 8007540:	e7fe      	b.n	8007540 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007542:	2350      	movs	r3, #80	; 0x50
 8007544:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	2b50      	cmp	r3, #80	; 0x50
 800754a:	d00a      	beq.n	8007562 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800754c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007550:	f383 8811 	msr	BASEPRI, r3
 8007554:	f3bf 8f6f 	isb	sy
 8007558:	f3bf 8f4f 	dsb	sy
 800755c:	61bb      	str	r3, [r7, #24]
}
 800755e:	bf00      	nop
 8007560:	e7fe      	b.n	8007560 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007562:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800756a:	2b00      	cmp	r3, #0
 800756c:	d00d      	beq.n	800758a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800756e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007570:	2201      	movs	r2, #1
 8007572:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007576:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800757a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800757c:	9300      	str	r3, [sp, #0]
 800757e:	4613      	mov	r3, r2
 8007580:	687a      	ldr	r2, [r7, #4]
 8007582:	68b9      	ldr	r1, [r7, #8]
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	f000 f83f 	bl	8007608 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800758a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800758c:	4618      	mov	r0, r3
 800758e:	3730      	adds	r7, #48	; 0x30
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}

08007594 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007594:	b580      	push	{r7, lr}
 8007596:	b08a      	sub	sp, #40	; 0x28
 8007598:	af02      	add	r7, sp, #8
 800759a:	60f8      	str	r0, [r7, #12]
 800759c:	60b9      	str	r1, [r7, #8]
 800759e:	4613      	mov	r3, r2
 80075a0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d10a      	bne.n	80075be <xQueueGenericCreate+0x2a>
	__asm volatile
 80075a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ac:	f383 8811 	msr	BASEPRI, r3
 80075b0:	f3bf 8f6f 	isb	sy
 80075b4:	f3bf 8f4f 	dsb	sy
 80075b8:	613b      	str	r3, [r7, #16]
}
 80075ba:	bf00      	nop
 80075bc:	e7fe      	b.n	80075bc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	68ba      	ldr	r2, [r7, #8]
 80075c2:	fb02 f303 	mul.w	r3, r2, r3
 80075c6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80075c8:	69fb      	ldr	r3, [r7, #28]
 80075ca:	3350      	adds	r3, #80	; 0x50
 80075cc:	4618      	mov	r0, r3
 80075ce:	f002 f8c3 	bl	8009758 <pvPortMalloc>
 80075d2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80075d4:	69bb      	ldr	r3, [r7, #24]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d011      	beq.n	80075fe <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80075da:	69bb      	ldr	r3, [r7, #24]
 80075dc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	3350      	adds	r3, #80	; 0x50
 80075e2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	2200      	movs	r2, #0
 80075e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80075ec:	79fa      	ldrb	r2, [r7, #7]
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	9300      	str	r3, [sp, #0]
 80075f2:	4613      	mov	r3, r2
 80075f4:	697a      	ldr	r2, [r7, #20]
 80075f6:	68b9      	ldr	r1, [r7, #8]
 80075f8:	68f8      	ldr	r0, [r7, #12]
 80075fa:	f000 f805 	bl	8007608 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80075fe:	69bb      	ldr	r3, [r7, #24]
	}
 8007600:	4618      	mov	r0, r3
 8007602:	3720      	adds	r7, #32
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
 8007614:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d103      	bne.n	8007624 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800761c:	69bb      	ldr	r3, [r7, #24]
 800761e:	69ba      	ldr	r2, [r7, #24]
 8007620:	601a      	str	r2, [r3, #0]
 8007622:	e002      	b.n	800762a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	687a      	ldr	r2, [r7, #4]
 8007628:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	68fa      	ldr	r2, [r7, #12]
 800762e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	68ba      	ldr	r2, [r7, #8]
 8007634:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007636:	2101      	movs	r1, #1
 8007638:	69b8      	ldr	r0, [r7, #24]
 800763a:	f7ff fecb 	bl	80073d4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	78fa      	ldrb	r2, [r7, #3]
 8007642:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007646:	bf00      	nop
 8007648:	3710      	adds	r7, #16
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
	...

08007650 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b08e      	sub	sp, #56	; 0x38
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	607a      	str	r2, [r7, #4]
 800765c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800765e:	2300      	movs	r3, #0
 8007660:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007668:	2b00      	cmp	r3, #0
 800766a:	d10a      	bne.n	8007682 <xQueueGenericSend+0x32>
	__asm volatile
 800766c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007670:	f383 8811 	msr	BASEPRI, r3
 8007674:	f3bf 8f6f 	isb	sy
 8007678:	f3bf 8f4f 	dsb	sy
 800767c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800767e:	bf00      	nop
 8007680:	e7fe      	b.n	8007680 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d103      	bne.n	8007690 <xQueueGenericSend+0x40>
 8007688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800768a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800768c:	2b00      	cmp	r3, #0
 800768e:	d101      	bne.n	8007694 <xQueueGenericSend+0x44>
 8007690:	2301      	movs	r3, #1
 8007692:	e000      	b.n	8007696 <xQueueGenericSend+0x46>
 8007694:	2300      	movs	r3, #0
 8007696:	2b00      	cmp	r3, #0
 8007698:	d10a      	bne.n	80076b0 <xQueueGenericSend+0x60>
	__asm volatile
 800769a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800769e:	f383 8811 	msr	BASEPRI, r3
 80076a2:	f3bf 8f6f 	isb	sy
 80076a6:	f3bf 8f4f 	dsb	sy
 80076aa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80076ac:	bf00      	nop
 80076ae:	e7fe      	b.n	80076ae <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	2b02      	cmp	r3, #2
 80076b4:	d103      	bne.n	80076be <xQueueGenericSend+0x6e>
 80076b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	d101      	bne.n	80076c2 <xQueueGenericSend+0x72>
 80076be:	2301      	movs	r3, #1
 80076c0:	e000      	b.n	80076c4 <xQueueGenericSend+0x74>
 80076c2:	2300      	movs	r3, #0
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d10a      	bne.n	80076de <xQueueGenericSend+0x8e>
	__asm volatile
 80076c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076cc:	f383 8811 	msr	BASEPRI, r3
 80076d0:	f3bf 8f6f 	isb	sy
 80076d4:	f3bf 8f4f 	dsb	sy
 80076d8:	623b      	str	r3, [r7, #32]
}
 80076da:	bf00      	nop
 80076dc:	e7fe      	b.n	80076dc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076de:	f001 f9bd 	bl	8008a5c <xTaskGetSchedulerState>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d102      	bne.n	80076ee <xQueueGenericSend+0x9e>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d101      	bne.n	80076f2 <xQueueGenericSend+0xa2>
 80076ee:	2301      	movs	r3, #1
 80076f0:	e000      	b.n	80076f4 <xQueueGenericSend+0xa4>
 80076f2:	2300      	movs	r3, #0
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d10a      	bne.n	800770e <xQueueGenericSend+0xbe>
	__asm volatile
 80076f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076fc:	f383 8811 	msr	BASEPRI, r3
 8007700:	f3bf 8f6f 	isb	sy
 8007704:	f3bf 8f4f 	dsb	sy
 8007708:	61fb      	str	r3, [r7, #28]
}
 800770a:	bf00      	nop
 800770c:	e7fe      	b.n	800770c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800770e:	f001 ff01 	bl	8009514 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007714:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800771a:	429a      	cmp	r2, r3
 800771c:	d302      	bcc.n	8007724 <xQueueGenericSend+0xd4>
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	2b02      	cmp	r3, #2
 8007722:	d129      	bne.n	8007778 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007724:	683a      	ldr	r2, [r7, #0]
 8007726:	68b9      	ldr	r1, [r7, #8]
 8007728:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800772a:	f000 fa0b 	bl	8007b44 <prvCopyDataToQueue>
 800772e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007734:	2b00      	cmp	r3, #0
 8007736:	d010      	beq.n	800775a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800773a:	3324      	adds	r3, #36	; 0x24
 800773c:	4618      	mov	r0, r3
 800773e:	f000 ffcf 	bl	80086e0 <xTaskRemoveFromEventList>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d013      	beq.n	8007770 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007748:	4b3f      	ldr	r3, [pc, #252]	; (8007848 <xQueueGenericSend+0x1f8>)
 800774a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800774e:	601a      	str	r2, [r3, #0]
 8007750:	f3bf 8f4f 	dsb	sy
 8007754:	f3bf 8f6f 	isb	sy
 8007758:	e00a      	b.n	8007770 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800775a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800775c:	2b00      	cmp	r3, #0
 800775e:	d007      	beq.n	8007770 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007760:	4b39      	ldr	r3, [pc, #228]	; (8007848 <xQueueGenericSend+0x1f8>)
 8007762:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007766:	601a      	str	r2, [r3, #0]
 8007768:	f3bf 8f4f 	dsb	sy
 800776c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007770:	f001 ff00 	bl	8009574 <vPortExitCritical>
				return pdPASS;
 8007774:	2301      	movs	r3, #1
 8007776:	e063      	b.n	8007840 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d103      	bne.n	8007786 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800777e:	f001 fef9 	bl	8009574 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007782:	2300      	movs	r3, #0
 8007784:	e05c      	b.n	8007840 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007788:	2b00      	cmp	r3, #0
 800778a:	d106      	bne.n	800779a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800778c:	f107 0314 	add.w	r3, r7, #20
 8007790:	4618      	mov	r0, r3
 8007792:	f001 f809 	bl	80087a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007796:	2301      	movs	r3, #1
 8007798:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800779a:	f001 feeb 	bl	8009574 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800779e:	f000 fd7b 	bl	8008298 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80077a2:	f001 feb7 	bl	8009514 <vPortEnterCritical>
 80077a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077ac:	b25b      	sxtb	r3, r3
 80077ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077b2:	d103      	bne.n	80077bc <xQueueGenericSend+0x16c>
 80077b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077b6:	2200      	movs	r2, #0
 80077b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077c2:	b25b      	sxtb	r3, r3
 80077c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077c8:	d103      	bne.n	80077d2 <xQueueGenericSend+0x182>
 80077ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80077d2:	f001 fecf 	bl	8009574 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077d6:	1d3a      	adds	r2, r7, #4
 80077d8:	f107 0314 	add.w	r3, r7, #20
 80077dc:	4611      	mov	r1, r2
 80077de:	4618      	mov	r0, r3
 80077e0:	f000 fff8 	bl	80087d4 <xTaskCheckForTimeOut>
 80077e4:	4603      	mov	r3, r0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d124      	bne.n	8007834 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80077ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80077ec:	f000 faa2 	bl	8007d34 <prvIsQueueFull>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d018      	beq.n	8007828 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80077f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077f8:	3310      	adds	r3, #16
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	4611      	mov	r1, r2
 80077fe:	4618      	mov	r0, r3
 8007800:	f000 ff1e 	bl	8008640 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007804:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007806:	f000 fa2d 	bl	8007c64 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800780a:	f000 fd53 	bl	80082b4 <xTaskResumeAll>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	f47f af7c 	bne.w	800770e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007816:	4b0c      	ldr	r3, [pc, #48]	; (8007848 <xQueueGenericSend+0x1f8>)
 8007818:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800781c:	601a      	str	r2, [r3, #0]
 800781e:	f3bf 8f4f 	dsb	sy
 8007822:	f3bf 8f6f 	isb	sy
 8007826:	e772      	b.n	800770e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007828:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800782a:	f000 fa1b 	bl	8007c64 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800782e:	f000 fd41 	bl	80082b4 <xTaskResumeAll>
 8007832:	e76c      	b.n	800770e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007834:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007836:	f000 fa15 	bl	8007c64 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800783a:	f000 fd3b 	bl	80082b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800783e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007840:	4618      	mov	r0, r3
 8007842:	3738      	adds	r7, #56	; 0x38
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}
 8007848:	e000ed04 	.word	0xe000ed04

0800784c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b090      	sub	sp, #64	; 0x40
 8007850:	af00      	add	r7, sp, #0
 8007852:	60f8      	str	r0, [r7, #12]
 8007854:	60b9      	str	r1, [r7, #8]
 8007856:	607a      	str	r2, [r7, #4]
 8007858:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800785e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007860:	2b00      	cmp	r3, #0
 8007862:	d10a      	bne.n	800787a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007868:	f383 8811 	msr	BASEPRI, r3
 800786c:	f3bf 8f6f 	isb	sy
 8007870:	f3bf 8f4f 	dsb	sy
 8007874:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007876:	bf00      	nop
 8007878:	e7fe      	b.n	8007878 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d103      	bne.n	8007888 <xQueueGenericSendFromISR+0x3c>
 8007880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007884:	2b00      	cmp	r3, #0
 8007886:	d101      	bne.n	800788c <xQueueGenericSendFromISR+0x40>
 8007888:	2301      	movs	r3, #1
 800788a:	e000      	b.n	800788e <xQueueGenericSendFromISR+0x42>
 800788c:	2300      	movs	r3, #0
 800788e:	2b00      	cmp	r3, #0
 8007890:	d10a      	bne.n	80078a8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8007892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007896:	f383 8811 	msr	BASEPRI, r3
 800789a:	f3bf 8f6f 	isb	sy
 800789e:	f3bf 8f4f 	dsb	sy
 80078a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80078a4:	bf00      	nop
 80078a6:	e7fe      	b.n	80078a6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	2b02      	cmp	r3, #2
 80078ac:	d103      	bne.n	80078b6 <xQueueGenericSendFromISR+0x6a>
 80078ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	d101      	bne.n	80078ba <xQueueGenericSendFromISR+0x6e>
 80078b6:	2301      	movs	r3, #1
 80078b8:	e000      	b.n	80078bc <xQueueGenericSendFromISR+0x70>
 80078ba:	2300      	movs	r3, #0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d10a      	bne.n	80078d6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80078c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c4:	f383 8811 	msr	BASEPRI, r3
 80078c8:	f3bf 8f6f 	isb	sy
 80078cc:	f3bf 8f4f 	dsb	sy
 80078d0:	623b      	str	r3, [r7, #32]
}
 80078d2:	bf00      	nop
 80078d4:	e7fe      	b.n	80078d4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80078d6:	f001 feff 	bl	80096d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80078da:	f3ef 8211 	mrs	r2, BASEPRI
 80078de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078e2:	f383 8811 	msr	BASEPRI, r3
 80078e6:	f3bf 8f6f 	isb	sy
 80078ea:	f3bf 8f4f 	dsb	sy
 80078ee:	61fa      	str	r2, [r7, #28]
 80078f0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80078f2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80078f4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80078f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078fe:	429a      	cmp	r2, r3
 8007900:	d302      	bcc.n	8007908 <xQueueGenericSendFromISR+0xbc>
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	2b02      	cmp	r3, #2
 8007906:	d12f      	bne.n	8007968 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800790a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800790e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007916:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007918:	683a      	ldr	r2, [r7, #0]
 800791a:	68b9      	ldr	r1, [r7, #8]
 800791c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800791e:	f000 f911 	bl	8007b44 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007922:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800792a:	d112      	bne.n	8007952 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800792c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800792e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007930:	2b00      	cmp	r3, #0
 8007932:	d016      	beq.n	8007962 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007936:	3324      	adds	r3, #36	; 0x24
 8007938:	4618      	mov	r0, r3
 800793a:	f000 fed1 	bl	80086e0 <xTaskRemoveFromEventList>
 800793e:	4603      	mov	r3, r0
 8007940:	2b00      	cmp	r3, #0
 8007942:	d00e      	beq.n	8007962 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d00b      	beq.n	8007962 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2201      	movs	r2, #1
 800794e:	601a      	str	r2, [r3, #0]
 8007950:	e007      	b.n	8007962 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007952:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007956:	3301      	adds	r3, #1
 8007958:	b2db      	uxtb	r3, r3
 800795a:	b25a      	sxtb	r2, r3
 800795c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800795e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007962:	2301      	movs	r3, #1
 8007964:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007966:	e001      	b.n	800796c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007968:	2300      	movs	r3, #0
 800796a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800796c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800796e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007970:	697b      	ldr	r3, [r7, #20]
 8007972:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007976:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800797a:	4618      	mov	r0, r3
 800797c:	3740      	adds	r7, #64	; 0x40
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
	...

08007984 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b08c      	sub	sp, #48	; 0x30
 8007988:	af00      	add	r7, sp, #0
 800798a:	60f8      	str	r0, [r7, #12]
 800798c:	60b9      	str	r1, [r7, #8]
 800798e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007990:	2300      	movs	r3, #0
 8007992:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800799a:	2b00      	cmp	r3, #0
 800799c:	d10a      	bne.n	80079b4 <xQueueReceive+0x30>
	__asm volatile
 800799e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a2:	f383 8811 	msr	BASEPRI, r3
 80079a6:	f3bf 8f6f 	isb	sy
 80079aa:	f3bf 8f4f 	dsb	sy
 80079ae:	623b      	str	r3, [r7, #32]
}
 80079b0:	bf00      	nop
 80079b2:	e7fe      	b.n	80079b2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d103      	bne.n	80079c2 <xQueueReceive+0x3e>
 80079ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d101      	bne.n	80079c6 <xQueueReceive+0x42>
 80079c2:	2301      	movs	r3, #1
 80079c4:	e000      	b.n	80079c8 <xQueueReceive+0x44>
 80079c6:	2300      	movs	r3, #0
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d10a      	bne.n	80079e2 <xQueueReceive+0x5e>
	__asm volatile
 80079cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079d0:	f383 8811 	msr	BASEPRI, r3
 80079d4:	f3bf 8f6f 	isb	sy
 80079d8:	f3bf 8f4f 	dsb	sy
 80079dc:	61fb      	str	r3, [r7, #28]
}
 80079de:	bf00      	nop
 80079e0:	e7fe      	b.n	80079e0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80079e2:	f001 f83b 	bl	8008a5c <xTaskGetSchedulerState>
 80079e6:	4603      	mov	r3, r0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d102      	bne.n	80079f2 <xQueueReceive+0x6e>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d101      	bne.n	80079f6 <xQueueReceive+0x72>
 80079f2:	2301      	movs	r3, #1
 80079f4:	e000      	b.n	80079f8 <xQueueReceive+0x74>
 80079f6:	2300      	movs	r3, #0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d10a      	bne.n	8007a12 <xQueueReceive+0x8e>
	__asm volatile
 80079fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a00:	f383 8811 	msr	BASEPRI, r3
 8007a04:	f3bf 8f6f 	isb	sy
 8007a08:	f3bf 8f4f 	dsb	sy
 8007a0c:	61bb      	str	r3, [r7, #24]
}
 8007a0e:	bf00      	nop
 8007a10:	e7fe      	b.n	8007a10 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007a12:	f001 fd7f 	bl	8009514 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a1a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d01f      	beq.n	8007a62 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007a22:	68b9      	ldr	r1, [r7, #8]
 8007a24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007a26:	f000 f8f7 	bl	8007c18 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a2c:	1e5a      	subs	r2, r3, #1
 8007a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a30:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a34:	691b      	ldr	r3, [r3, #16]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00f      	beq.n	8007a5a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a3c:	3310      	adds	r3, #16
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f000 fe4e 	bl	80086e0 <xTaskRemoveFromEventList>
 8007a44:	4603      	mov	r3, r0
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d007      	beq.n	8007a5a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007a4a:	4b3d      	ldr	r3, [pc, #244]	; (8007b40 <xQueueReceive+0x1bc>)
 8007a4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a50:	601a      	str	r2, [r3, #0]
 8007a52:	f3bf 8f4f 	dsb	sy
 8007a56:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007a5a:	f001 fd8b 	bl	8009574 <vPortExitCritical>
				return pdPASS;
 8007a5e:	2301      	movs	r3, #1
 8007a60:	e069      	b.n	8007b36 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d103      	bne.n	8007a70 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a68:	f001 fd84 	bl	8009574 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	e062      	b.n	8007b36 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d106      	bne.n	8007a84 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a76:	f107 0310 	add.w	r3, r7, #16
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f000 fe94 	bl	80087a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a80:	2301      	movs	r3, #1
 8007a82:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a84:	f001 fd76 	bl	8009574 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a88:	f000 fc06 	bl	8008298 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a8c:	f001 fd42 	bl	8009514 <vPortEnterCritical>
 8007a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a92:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007a96:	b25b      	sxtb	r3, r3
 8007a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a9c:	d103      	bne.n	8007aa6 <xQueueReceive+0x122>
 8007a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aa8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007aac:	b25b      	sxtb	r3, r3
 8007aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ab2:	d103      	bne.n	8007abc <xQueueReceive+0x138>
 8007ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007abc:	f001 fd5a 	bl	8009574 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007ac0:	1d3a      	adds	r2, r7, #4
 8007ac2:	f107 0310 	add.w	r3, r7, #16
 8007ac6:	4611      	mov	r1, r2
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f000 fe83 	bl	80087d4 <xTaskCheckForTimeOut>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d123      	bne.n	8007b1c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ad4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ad6:	f000 f917 	bl	8007d08 <prvIsQueueEmpty>
 8007ada:	4603      	mov	r3, r0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d017      	beq.n	8007b10 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ae2:	3324      	adds	r3, #36	; 0x24
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	4611      	mov	r1, r2
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f000 fda9 	bl	8008640 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007aee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007af0:	f000 f8b8 	bl	8007c64 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007af4:	f000 fbde 	bl	80082b4 <xTaskResumeAll>
 8007af8:	4603      	mov	r3, r0
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d189      	bne.n	8007a12 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007afe:	4b10      	ldr	r3, [pc, #64]	; (8007b40 <xQueueReceive+0x1bc>)
 8007b00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b04:	601a      	str	r2, [r3, #0]
 8007b06:	f3bf 8f4f 	dsb	sy
 8007b0a:	f3bf 8f6f 	isb	sy
 8007b0e:	e780      	b.n	8007a12 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007b10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b12:	f000 f8a7 	bl	8007c64 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007b16:	f000 fbcd 	bl	80082b4 <xTaskResumeAll>
 8007b1a:	e77a      	b.n	8007a12 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007b1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b1e:	f000 f8a1 	bl	8007c64 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b22:	f000 fbc7 	bl	80082b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b26:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b28:	f000 f8ee 	bl	8007d08 <prvIsQueueEmpty>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	f43f af6f 	beq.w	8007a12 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007b34:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3730      	adds	r7, #48	; 0x30
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop
 8007b40:	e000ed04 	.word	0xe000ed04

08007b44 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b086      	sub	sp, #24
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	60f8      	str	r0, [r7, #12]
 8007b4c:	60b9      	str	r1, [r7, #8]
 8007b4e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007b50:	2300      	movs	r3, #0
 8007b52:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b58:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d10d      	bne.n	8007b7e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d14d      	bne.n	8007c06 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	689b      	ldr	r3, [r3, #8]
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f000 ff92 	bl	8008a98 <xTaskPriorityDisinherit>
 8007b74:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	609a      	str	r2, [r3, #8]
 8007b7c:	e043      	b.n	8007c06 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d119      	bne.n	8007bb8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	6858      	ldr	r0, [r3, #4]
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	68b9      	ldr	r1, [r7, #8]
 8007b90:	f001 fff6 	bl	8009b80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	685a      	ldr	r2, [r3, #4]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9c:	441a      	add	r2, r3
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	685a      	ldr	r2, [r3, #4]
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	429a      	cmp	r2, r3
 8007bac:	d32b      	bcc.n	8007c06 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681a      	ldr	r2, [r3, #0]
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	605a      	str	r2, [r3, #4]
 8007bb6:	e026      	b.n	8007c06 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	68d8      	ldr	r0, [r3, #12]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc0:	461a      	mov	r2, r3
 8007bc2:	68b9      	ldr	r1, [r7, #8]
 8007bc4:	f001 ffdc 	bl	8009b80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	68da      	ldr	r2, [r3, #12]
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bd0:	425b      	negs	r3, r3
 8007bd2:	441a      	add	r2, r3
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	68da      	ldr	r2, [r3, #12]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d207      	bcs.n	8007bf4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	689a      	ldr	r2, [r3, #8]
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bec:	425b      	negs	r3, r3
 8007bee:	441a      	add	r2, r3
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2b02      	cmp	r3, #2
 8007bf8:	d105      	bne.n	8007c06 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d002      	beq.n	8007c06 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	3b01      	subs	r3, #1
 8007c04:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	1c5a      	adds	r2, r3, #1
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007c0e:	697b      	ldr	r3, [r7, #20]
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3718      	adds	r7, #24
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
 8007c20:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d018      	beq.n	8007c5c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	68da      	ldr	r2, [r3, #12]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c32:	441a      	add	r2, r3
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	68da      	ldr	r2, [r3, #12]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d303      	bcc.n	8007c4c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681a      	ldr	r2, [r3, #0]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	68d9      	ldr	r1, [r3, #12]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c54:	461a      	mov	r2, r3
 8007c56:	6838      	ldr	r0, [r7, #0]
 8007c58:	f001 ff92 	bl	8009b80 <memcpy>
	}
}
 8007c5c:	bf00      	nop
 8007c5e:	3708      	adds	r7, #8
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007c6c:	f001 fc52 	bl	8009514 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007c76:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c78:	e011      	b.n	8007c9e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d012      	beq.n	8007ca8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	3324      	adds	r3, #36	; 0x24
 8007c86:	4618      	mov	r0, r3
 8007c88:	f000 fd2a 	bl	80086e0 <xTaskRemoveFromEventList>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d001      	beq.n	8007c96 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007c92:	f000 fe01 	bl	8008898 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007c96:	7bfb      	ldrb	r3, [r7, #15]
 8007c98:	3b01      	subs	r3, #1
 8007c9a:	b2db      	uxtb	r3, r3
 8007c9c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	dce9      	bgt.n	8007c7a <prvUnlockQueue+0x16>
 8007ca6:	e000      	b.n	8007caa <prvUnlockQueue+0x46>
					break;
 8007ca8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	22ff      	movs	r2, #255	; 0xff
 8007cae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007cb2:	f001 fc5f 	bl	8009574 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007cb6:	f001 fc2d 	bl	8009514 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007cc0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007cc2:	e011      	b.n	8007ce8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	691b      	ldr	r3, [r3, #16]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d012      	beq.n	8007cf2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	3310      	adds	r3, #16
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	f000 fd05 	bl	80086e0 <xTaskRemoveFromEventList>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d001      	beq.n	8007ce0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007cdc:	f000 fddc 	bl	8008898 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007ce0:	7bbb      	ldrb	r3, [r7, #14]
 8007ce2:	3b01      	subs	r3, #1
 8007ce4:	b2db      	uxtb	r3, r3
 8007ce6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ce8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	dce9      	bgt.n	8007cc4 <prvUnlockQueue+0x60>
 8007cf0:	e000      	b.n	8007cf4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007cf2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	22ff      	movs	r2, #255	; 0xff
 8007cf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007cfc:	f001 fc3a 	bl	8009574 <vPortExitCritical>
}
 8007d00:	bf00      	nop
 8007d02:	3710      	adds	r7, #16
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}

08007d08 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b084      	sub	sp, #16
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007d10:	f001 fc00 	bl	8009514 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d102      	bne.n	8007d22 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	60fb      	str	r3, [r7, #12]
 8007d20:	e001      	b.n	8007d26 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007d22:	2300      	movs	r3, #0
 8007d24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007d26:	f001 fc25 	bl	8009574 <vPortExitCritical>

	return xReturn;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3710      	adds	r7, #16
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b084      	sub	sp, #16
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007d3c:	f001 fbea 	bl	8009514 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d102      	bne.n	8007d52 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	60fb      	str	r3, [r7, #12]
 8007d50:	e001      	b.n	8007d56 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007d52:	2300      	movs	r3, #0
 8007d54:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007d56:	f001 fc0d 	bl	8009574 <vPortExitCritical>

	return xReturn;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	3710      	adds	r7, #16
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}

08007d64 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007d64:	b480      	push	{r7}
 8007d66:	b085      	sub	sp, #20
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
 8007d6c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d6e:	2300      	movs	r3, #0
 8007d70:	60fb      	str	r3, [r7, #12]
 8007d72:	e014      	b.n	8007d9e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007d74:	4a0f      	ldr	r2, [pc, #60]	; (8007db4 <vQueueAddToRegistry+0x50>)
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d10b      	bne.n	8007d98 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007d80:	490c      	ldr	r1, [pc, #48]	; (8007db4 <vQueueAddToRegistry+0x50>)
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	683a      	ldr	r2, [r7, #0]
 8007d86:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007d8a:	4a0a      	ldr	r2, [pc, #40]	; (8007db4 <vQueueAddToRegistry+0x50>)
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	00db      	lsls	r3, r3, #3
 8007d90:	4413      	add	r3, r2
 8007d92:	687a      	ldr	r2, [r7, #4]
 8007d94:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007d96:	e006      	b.n	8007da6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	3301      	adds	r3, #1
 8007d9c:	60fb      	str	r3, [r7, #12]
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2b07      	cmp	r3, #7
 8007da2:	d9e7      	bls.n	8007d74 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007da4:	bf00      	nop
 8007da6:	bf00      	nop
 8007da8:	3714      	adds	r7, #20
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	20000f50 	.word	0x20000f50

08007db8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b086      	sub	sp, #24
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007dc8:	f001 fba4 	bl	8009514 <vPortEnterCritical>
 8007dcc:	697b      	ldr	r3, [r7, #20]
 8007dce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007dd2:	b25b      	sxtb	r3, r3
 8007dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dd8:	d103      	bne.n	8007de2 <vQueueWaitForMessageRestricted+0x2a>
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007de8:	b25b      	sxtb	r3, r3
 8007dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dee:	d103      	bne.n	8007df8 <vQueueWaitForMessageRestricted+0x40>
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	2200      	movs	r2, #0
 8007df4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007df8:	f001 fbbc 	bl	8009574 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d106      	bne.n	8007e12 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	3324      	adds	r3, #36	; 0x24
 8007e08:	687a      	ldr	r2, [r7, #4]
 8007e0a:	68b9      	ldr	r1, [r7, #8]
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f000 fc3b 	bl	8008688 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007e12:	6978      	ldr	r0, [r7, #20]
 8007e14:	f7ff ff26 	bl	8007c64 <prvUnlockQueue>
	}
 8007e18:	bf00      	nop
 8007e1a:	3718      	adds	r7, #24
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}

08007e20 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b08e      	sub	sp, #56	; 0x38
 8007e24:	af04      	add	r7, sp, #16
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	607a      	str	r2, [r7, #4]
 8007e2c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d10a      	bne.n	8007e4a <xTaskCreateStatic+0x2a>
	__asm volatile
 8007e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e38:	f383 8811 	msr	BASEPRI, r3
 8007e3c:	f3bf 8f6f 	isb	sy
 8007e40:	f3bf 8f4f 	dsb	sy
 8007e44:	623b      	str	r3, [r7, #32]
}
 8007e46:	bf00      	nop
 8007e48:	e7fe      	b.n	8007e48 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d10a      	bne.n	8007e66 <xTaskCreateStatic+0x46>
	__asm volatile
 8007e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e54:	f383 8811 	msr	BASEPRI, r3
 8007e58:	f3bf 8f6f 	isb	sy
 8007e5c:	f3bf 8f4f 	dsb	sy
 8007e60:	61fb      	str	r3, [r7, #28]
}
 8007e62:	bf00      	nop
 8007e64:	e7fe      	b.n	8007e64 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007e66:	235c      	movs	r3, #92	; 0x5c
 8007e68:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	2b5c      	cmp	r3, #92	; 0x5c
 8007e6e:	d00a      	beq.n	8007e86 <xTaskCreateStatic+0x66>
	__asm volatile
 8007e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e74:	f383 8811 	msr	BASEPRI, r3
 8007e78:	f3bf 8f6f 	isb	sy
 8007e7c:	f3bf 8f4f 	dsb	sy
 8007e80:	61bb      	str	r3, [r7, #24]
}
 8007e82:	bf00      	nop
 8007e84:	e7fe      	b.n	8007e84 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007e86:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d01e      	beq.n	8007ecc <xTaskCreateStatic+0xac>
 8007e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d01b      	beq.n	8007ecc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e96:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007e9c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea0:	2202      	movs	r2, #2
 8007ea2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	9303      	str	r3, [sp, #12]
 8007eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eac:	9302      	str	r3, [sp, #8]
 8007eae:	f107 0314 	add.w	r3, r7, #20
 8007eb2:	9301      	str	r3, [sp, #4]
 8007eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eb6:	9300      	str	r3, [sp, #0]
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	687a      	ldr	r2, [r7, #4]
 8007ebc:	68b9      	ldr	r1, [r7, #8]
 8007ebe:	68f8      	ldr	r0, [r7, #12]
 8007ec0:	f000 f850 	bl	8007f64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007ec4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007ec6:	f000 f8dd 	bl	8008084 <prvAddNewTaskToReadyList>
 8007eca:	e001      	b.n	8007ed0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007ed0:	697b      	ldr	r3, [r7, #20]
	}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3728      	adds	r7, #40	; 0x28
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}

08007eda <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007eda:	b580      	push	{r7, lr}
 8007edc:	b08c      	sub	sp, #48	; 0x30
 8007ede:	af04      	add	r7, sp, #16
 8007ee0:	60f8      	str	r0, [r7, #12]
 8007ee2:	60b9      	str	r1, [r7, #8]
 8007ee4:	603b      	str	r3, [r7, #0]
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007eea:	88fb      	ldrh	r3, [r7, #6]
 8007eec:	009b      	lsls	r3, r3, #2
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f001 fc32 	bl	8009758 <pvPortMalloc>
 8007ef4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d00e      	beq.n	8007f1a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007efc:	205c      	movs	r0, #92	; 0x5c
 8007efe:	f001 fc2b 	bl	8009758 <pvPortMalloc>
 8007f02:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d003      	beq.n	8007f12 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007f0a:	69fb      	ldr	r3, [r7, #28]
 8007f0c:	697a      	ldr	r2, [r7, #20]
 8007f0e:	631a      	str	r2, [r3, #48]	; 0x30
 8007f10:	e005      	b.n	8007f1e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007f12:	6978      	ldr	r0, [r7, #20]
 8007f14:	f001 fcec 	bl	80098f0 <vPortFree>
 8007f18:	e001      	b.n	8007f1e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007f1e:	69fb      	ldr	r3, [r7, #28]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d017      	beq.n	8007f54 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007f24:	69fb      	ldr	r3, [r7, #28]
 8007f26:	2200      	movs	r2, #0
 8007f28:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007f2c:	88fa      	ldrh	r2, [r7, #6]
 8007f2e:	2300      	movs	r3, #0
 8007f30:	9303      	str	r3, [sp, #12]
 8007f32:	69fb      	ldr	r3, [r7, #28]
 8007f34:	9302      	str	r3, [sp, #8]
 8007f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f38:	9301      	str	r3, [sp, #4]
 8007f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f3c:	9300      	str	r3, [sp, #0]
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	68b9      	ldr	r1, [r7, #8]
 8007f42:	68f8      	ldr	r0, [r7, #12]
 8007f44:	f000 f80e 	bl	8007f64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007f48:	69f8      	ldr	r0, [r7, #28]
 8007f4a:	f000 f89b 	bl	8008084 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007f4e:	2301      	movs	r3, #1
 8007f50:	61bb      	str	r3, [r7, #24]
 8007f52:	e002      	b.n	8007f5a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007f54:	f04f 33ff 	mov.w	r3, #4294967295
 8007f58:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007f5a:	69bb      	ldr	r3, [r7, #24]
	}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3720      	adds	r7, #32
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b088      	sub	sp, #32
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
 8007f70:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f74:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	009b      	lsls	r3, r3, #2
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	21a5      	movs	r1, #165	; 0xa5
 8007f7e:	f001 fe0d 	bl	8009b9c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007f8c:	3b01      	subs	r3, #1
 8007f8e:	009b      	lsls	r3, r3, #2
 8007f90:	4413      	add	r3, r2
 8007f92:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007f94:	69bb      	ldr	r3, [r7, #24]
 8007f96:	f023 0307 	bic.w	r3, r3, #7
 8007f9a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	f003 0307 	and.w	r3, r3, #7
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d00a      	beq.n	8007fbc <prvInitialiseNewTask+0x58>
	__asm volatile
 8007fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007faa:	f383 8811 	msr	BASEPRI, r3
 8007fae:	f3bf 8f6f 	isb	sy
 8007fb2:	f3bf 8f4f 	dsb	sy
 8007fb6:	617b      	str	r3, [r7, #20]
}
 8007fb8:	bf00      	nop
 8007fba:	e7fe      	b.n	8007fba <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d01f      	beq.n	8008002 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	61fb      	str	r3, [r7, #28]
 8007fc6:	e012      	b.n	8007fee <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007fc8:	68ba      	ldr	r2, [r7, #8]
 8007fca:	69fb      	ldr	r3, [r7, #28]
 8007fcc:	4413      	add	r3, r2
 8007fce:	7819      	ldrb	r1, [r3, #0]
 8007fd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fd2:	69fb      	ldr	r3, [r7, #28]
 8007fd4:	4413      	add	r3, r2
 8007fd6:	3334      	adds	r3, #52	; 0x34
 8007fd8:	460a      	mov	r2, r1
 8007fda:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007fdc:	68ba      	ldr	r2, [r7, #8]
 8007fde:	69fb      	ldr	r3, [r7, #28]
 8007fe0:	4413      	add	r3, r2
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d006      	beq.n	8007ff6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007fe8:	69fb      	ldr	r3, [r7, #28]
 8007fea:	3301      	adds	r3, #1
 8007fec:	61fb      	str	r3, [r7, #28]
 8007fee:	69fb      	ldr	r3, [r7, #28]
 8007ff0:	2b0f      	cmp	r3, #15
 8007ff2:	d9e9      	bls.n	8007fc8 <prvInitialiseNewTask+0x64>
 8007ff4:	e000      	b.n	8007ff8 <prvInitialiseNewTask+0x94>
			{
				break;
 8007ff6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008000:	e003      	b.n	800800a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008004:	2200      	movs	r2, #0
 8008006:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800800a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800800c:	2b37      	cmp	r3, #55	; 0x37
 800800e:	d901      	bls.n	8008014 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008010:	2337      	movs	r3, #55	; 0x37
 8008012:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008016:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008018:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800801a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800801c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800801e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008022:	2200      	movs	r2, #0
 8008024:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008028:	3304      	adds	r3, #4
 800802a:	4618      	mov	r0, r3
 800802c:	f7ff f93e 	bl	80072ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008032:	3318      	adds	r3, #24
 8008034:	4618      	mov	r0, r3
 8008036:	f7ff f939 	bl	80072ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800803a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800803c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800803e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008042:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008048:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800804a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800804c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800804e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008052:	2200      	movs	r2, #0
 8008054:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008058:	2200      	movs	r2, #0
 800805a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800805e:	683a      	ldr	r2, [r7, #0]
 8008060:	68f9      	ldr	r1, [r7, #12]
 8008062:	69b8      	ldr	r0, [r7, #24]
 8008064:	f001 f928 	bl	80092b8 <pxPortInitialiseStack>
 8008068:	4602      	mov	r2, r0
 800806a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800806c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800806e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008070:	2b00      	cmp	r3, #0
 8008072:	d002      	beq.n	800807a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008076:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008078:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800807a:	bf00      	nop
 800807c:	3720      	adds	r7, #32
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}
	...

08008084 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b082      	sub	sp, #8
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800808c:	f001 fa42 	bl	8009514 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008090:	4b2d      	ldr	r3, [pc, #180]	; (8008148 <prvAddNewTaskToReadyList+0xc4>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	3301      	adds	r3, #1
 8008096:	4a2c      	ldr	r2, [pc, #176]	; (8008148 <prvAddNewTaskToReadyList+0xc4>)
 8008098:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800809a:	4b2c      	ldr	r3, [pc, #176]	; (800814c <prvAddNewTaskToReadyList+0xc8>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d109      	bne.n	80080b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80080a2:	4a2a      	ldr	r2, [pc, #168]	; (800814c <prvAddNewTaskToReadyList+0xc8>)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80080a8:	4b27      	ldr	r3, [pc, #156]	; (8008148 <prvAddNewTaskToReadyList+0xc4>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d110      	bne.n	80080d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80080b0:	f000 fc16 	bl	80088e0 <prvInitialiseTaskLists>
 80080b4:	e00d      	b.n	80080d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80080b6:	4b26      	ldr	r3, [pc, #152]	; (8008150 <prvAddNewTaskToReadyList+0xcc>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d109      	bne.n	80080d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80080be:	4b23      	ldr	r3, [pc, #140]	; (800814c <prvAddNewTaskToReadyList+0xc8>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d802      	bhi.n	80080d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80080cc:	4a1f      	ldr	r2, [pc, #124]	; (800814c <prvAddNewTaskToReadyList+0xc8>)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80080d2:	4b20      	ldr	r3, [pc, #128]	; (8008154 <prvAddNewTaskToReadyList+0xd0>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	3301      	adds	r3, #1
 80080d8:	4a1e      	ldr	r2, [pc, #120]	; (8008154 <prvAddNewTaskToReadyList+0xd0>)
 80080da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80080dc:	4b1d      	ldr	r3, [pc, #116]	; (8008154 <prvAddNewTaskToReadyList+0xd0>)
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080e8:	4b1b      	ldr	r3, [pc, #108]	; (8008158 <prvAddNewTaskToReadyList+0xd4>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	429a      	cmp	r2, r3
 80080ee:	d903      	bls.n	80080f8 <prvAddNewTaskToReadyList+0x74>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f4:	4a18      	ldr	r2, [pc, #96]	; (8008158 <prvAddNewTaskToReadyList+0xd4>)
 80080f6:	6013      	str	r3, [r2, #0]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080fc:	4613      	mov	r3, r2
 80080fe:	009b      	lsls	r3, r3, #2
 8008100:	4413      	add	r3, r2
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	4a15      	ldr	r2, [pc, #84]	; (800815c <prvAddNewTaskToReadyList+0xd8>)
 8008106:	441a      	add	r2, r3
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	3304      	adds	r3, #4
 800810c:	4619      	mov	r1, r3
 800810e:	4610      	mov	r0, r2
 8008110:	f7ff f8d9 	bl	80072c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008114:	f001 fa2e 	bl	8009574 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008118:	4b0d      	ldr	r3, [pc, #52]	; (8008150 <prvAddNewTaskToReadyList+0xcc>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d00e      	beq.n	800813e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008120:	4b0a      	ldr	r3, [pc, #40]	; (800814c <prvAddNewTaskToReadyList+0xc8>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800812a:	429a      	cmp	r2, r3
 800812c:	d207      	bcs.n	800813e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800812e:	4b0c      	ldr	r3, [pc, #48]	; (8008160 <prvAddNewTaskToReadyList+0xdc>)
 8008130:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008134:	601a      	str	r2, [r3, #0]
 8008136:	f3bf 8f4f 	dsb	sy
 800813a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800813e:	bf00      	nop
 8008140:	3708      	adds	r7, #8
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop
 8008148:	20001464 	.word	0x20001464
 800814c:	20000f90 	.word	0x20000f90
 8008150:	20001470 	.word	0x20001470
 8008154:	20001480 	.word	0x20001480
 8008158:	2000146c 	.word	0x2000146c
 800815c:	20000f94 	.word	0x20000f94
 8008160:	e000ed04 	.word	0xe000ed04

08008164 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008164:	b580      	push	{r7, lr}
 8008166:	b084      	sub	sp, #16
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800816c:	2300      	movs	r3, #0
 800816e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d017      	beq.n	80081a6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008176:	4b13      	ldr	r3, [pc, #76]	; (80081c4 <vTaskDelay+0x60>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d00a      	beq.n	8008194 <vTaskDelay+0x30>
	__asm volatile
 800817e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008182:	f383 8811 	msr	BASEPRI, r3
 8008186:	f3bf 8f6f 	isb	sy
 800818a:	f3bf 8f4f 	dsb	sy
 800818e:	60bb      	str	r3, [r7, #8]
}
 8008190:	bf00      	nop
 8008192:	e7fe      	b.n	8008192 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008194:	f000 f880 	bl	8008298 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008198:	2100      	movs	r1, #0
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f000 fcea 	bl	8008b74 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80081a0:	f000 f888 	bl	80082b4 <xTaskResumeAll>
 80081a4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d107      	bne.n	80081bc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80081ac:	4b06      	ldr	r3, [pc, #24]	; (80081c8 <vTaskDelay+0x64>)
 80081ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081b2:	601a      	str	r2, [r3, #0]
 80081b4:	f3bf 8f4f 	dsb	sy
 80081b8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80081bc:	bf00      	nop
 80081be:	3710      	adds	r7, #16
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}
 80081c4:	2000148c 	.word	0x2000148c
 80081c8:	e000ed04 	.word	0xe000ed04

080081cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b08a      	sub	sp, #40	; 0x28
 80081d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80081d2:	2300      	movs	r3, #0
 80081d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80081d6:	2300      	movs	r3, #0
 80081d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80081da:	463a      	mov	r2, r7
 80081dc:	1d39      	adds	r1, r7, #4
 80081de:	f107 0308 	add.w	r3, r7, #8
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7ff f80e 	bl	8007204 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80081e8:	6839      	ldr	r1, [r7, #0]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	68ba      	ldr	r2, [r7, #8]
 80081ee:	9202      	str	r2, [sp, #8]
 80081f0:	9301      	str	r3, [sp, #4]
 80081f2:	2300      	movs	r3, #0
 80081f4:	9300      	str	r3, [sp, #0]
 80081f6:	2300      	movs	r3, #0
 80081f8:	460a      	mov	r2, r1
 80081fa:	4921      	ldr	r1, [pc, #132]	; (8008280 <vTaskStartScheduler+0xb4>)
 80081fc:	4821      	ldr	r0, [pc, #132]	; (8008284 <vTaskStartScheduler+0xb8>)
 80081fe:	f7ff fe0f 	bl	8007e20 <xTaskCreateStatic>
 8008202:	4603      	mov	r3, r0
 8008204:	4a20      	ldr	r2, [pc, #128]	; (8008288 <vTaskStartScheduler+0xbc>)
 8008206:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008208:	4b1f      	ldr	r3, [pc, #124]	; (8008288 <vTaskStartScheduler+0xbc>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d002      	beq.n	8008216 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008210:	2301      	movs	r3, #1
 8008212:	617b      	str	r3, [r7, #20]
 8008214:	e001      	b.n	800821a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008216:	2300      	movs	r3, #0
 8008218:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	2b01      	cmp	r3, #1
 800821e:	d102      	bne.n	8008226 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008220:	f000 fcfc 	bl	8008c1c <xTimerCreateTimerTask>
 8008224:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	2b01      	cmp	r3, #1
 800822a:	d116      	bne.n	800825a <vTaskStartScheduler+0x8e>
	__asm volatile
 800822c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008230:	f383 8811 	msr	BASEPRI, r3
 8008234:	f3bf 8f6f 	isb	sy
 8008238:	f3bf 8f4f 	dsb	sy
 800823c:	613b      	str	r3, [r7, #16]
}
 800823e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008240:	4b12      	ldr	r3, [pc, #72]	; (800828c <vTaskStartScheduler+0xc0>)
 8008242:	f04f 32ff 	mov.w	r2, #4294967295
 8008246:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008248:	4b11      	ldr	r3, [pc, #68]	; (8008290 <vTaskStartScheduler+0xc4>)
 800824a:	2201      	movs	r2, #1
 800824c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800824e:	4b11      	ldr	r3, [pc, #68]	; (8008294 <vTaskStartScheduler+0xc8>)
 8008250:	2200      	movs	r2, #0
 8008252:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008254:	f001 f8bc 	bl	80093d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008258:	e00e      	b.n	8008278 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008260:	d10a      	bne.n	8008278 <vTaskStartScheduler+0xac>
	__asm volatile
 8008262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008266:	f383 8811 	msr	BASEPRI, r3
 800826a:	f3bf 8f6f 	isb	sy
 800826e:	f3bf 8f4f 	dsb	sy
 8008272:	60fb      	str	r3, [r7, #12]
}
 8008274:	bf00      	nop
 8008276:	e7fe      	b.n	8008276 <vTaskStartScheduler+0xaa>
}
 8008278:	bf00      	nop
 800827a:	3718      	adds	r7, #24
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}
 8008280:	0800d52c 	.word	0x0800d52c
 8008284:	080088b1 	.word	0x080088b1
 8008288:	20001488 	.word	0x20001488
 800828c:	20001484 	.word	0x20001484
 8008290:	20001470 	.word	0x20001470
 8008294:	20001468 	.word	0x20001468

08008298 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008298:	b480      	push	{r7}
 800829a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800829c:	4b04      	ldr	r3, [pc, #16]	; (80082b0 <vTaskSuspendAll+0x18>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	3301      	adds	r3, #1
 80082a2:	4a03      	ldr	r2, [pc, #12]	; (80082b0 <vTaskSuspendAll+0x18>)
 80082a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80082a6:	bf00      	nop
 80082a8:	46bd      	mov	sp, r7
 80082aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ae:	4770      	bx	lr
 80082b0:	2000148c 	.word	0x2000148c

080082b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80082ba:	2300      	movs	r3, #0
 80082bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80082be:	2300      	movs	r3, #0
 80082c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80082c2:	4b42      	ldr	r3, [pc, #264]	; (80083cc <xTaskResumeAll+0x118>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d10a      	bne.n	80082e0 <xTaskResumeAll+0x2c>
	__asm volatile
 80082ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ce:	f383 8811 	msr	BASEPRI, r3
 80082d2:	f3bf 8f6f 	isb	sy
 80082d6:	f3bf 8f4f 	dsb	sy
 80082da:	603b      	str	r3, [r7, #0]
}
 80082dc:	bf00      	nop
 80082de:	e7fe      	b.n	80082de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80082e0:	f001 f918 	bl	8009514 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80082e4:	4b39      	ldr	r3, [pc, #228]	; (80083cc <xTaskResumeAll+0x118>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	3b01      	subs	r3, #1
 80082ea:	4a38      	ldr	r2, [pc, #224]	; (80083cc <xTaskResumeAll+0x118>)
 80082ec:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082ee:	4b37      	ldr	r3, [pc, #220]	; (80083cc <xTaskResumeAll+0x118>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d162      	bne.n	80083bc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80082f6:	4b36      	ldr	r3, [pc, #216]	; (80083d0 <xTaskResumeAll+0x11c>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d05e      	beq.n	80083bc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80082fe:	e02f      	b.n	8008360 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008300:	4b34      	ldr	r3, [pc, #208]	; (80083d4 <xTaskResumeAll+0x120>)
 8008302:	68db      	ldr	r3, [r3, #12]
 8008304:	68db      	ldr	r3, [r3, #12]
 8008306:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	3318      	adds	r3, #24
 800830c:	4618      	mov	r0, r3
 800830e:	f7ff f837 	bl	8007380 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	3304      	adds	r3, #4
 8008316:	4618      	mov	r0, r3
 8008318:	f7ff f832 	bl	8007380 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008320:	4b2d      	ldr	r3, [pc, #180]	; (80083d8 <xTaskResumeAll+0x124>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	429a      	cmp	r2, r3
 8008326:	d903      	bls.n	8008330 <xTaskResumeAll+0x7c>
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800832c:	4a2a      	ldr	r2, [pc, #168]	; (80083d8 <xTaskResumeAll+0x124>)
 800832e:	6013      	str	r3, [r2, #0]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008334:	4613      	mov	r3, r2
 8008336:	009b      	lsls	r3, r3, #2
 8008338:	4413      	add	r3, r2
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	4a27      	ldr	r2, [pc, #156]	; (80083dc <xTaskResumeAll+0x128>)
 800833e:	441a      	add	r2, r3
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	3304      	adds	r3, #4
 8008344:	4619      	mov	r1, r3
 8008346:	4610      	mov	r0, r2
 8008348:	f7fe ffbd 	bl	80072c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008350:	4b23      	ldr	r3, [pc, #140]	; (80083e0 <xTaskResumeAll+0x12c>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008356:	429a      	cmp	r2, r3
 8008358:	d302      	bcc.n	8008360 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800835a:	4b22      	ldr	r3, [pc, #136]	; (80083e4 <xTaskResumeAll+0x130>)
 800835c:	2201      	movs	r2, #1
 800835e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008360:	4b1c      	ldr	r3, [pc, #112]	; (80083d4 <xTaskResumeAll+0x120>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d1cb      	bne.n	8008300 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d001      	beq.n	8008372 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800836e:	f000 fb55 	bl	8008a1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008372:	4b1d      	ldr	r3, [pc, #116]	; (80083e8 <xTaskResumeAll+0x134>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d010      	beq.n	80083a0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800837e:	f000 f847 	bl	8008410 <xTaskIncrementTick>
 8008382:	4603      	mov	r3, r0
 8008384:	2b00      	cmp	r3, #0
 8008386:	d002      	beq.n	800838e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008388:	4b16      	ldr	r3, [pc, #88]	; (80083e4 <xTaskResumeAll+0x130>)
 800838a:	2201      	movs	r2, #1
 800838c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	3b01      	subs	r3, #1
 8008392:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1f1      	bne.n	800837e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800839a:	4b13      	ldr	r3, [pc, #76]	; (80083e8 <xTaskResumeAll+0x134>)
 800839c:	2200      	movs	r2, #0
 800839e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80083a0:	4b10      	ldr	r3, [pc, #64]	; (80083e4 <xTaskResumeAll+0x130>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d009      	beq.n	80083bc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80083a8:	2301      	movs	r3, #1
 80083aa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80083ac:	4b0f      	ldr	r3, [pc, #60]	; (80083ec <xTaskResumeAll+0x138>)
 80083ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083b2:	601a      	str	r2, [r3, #0]
 80083b4:	f3bf 8f4f 	dsb	sy
 80083b8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80083bc:	f001 f8da 	bl	8009574 <vPortExitCritical>

	return xAlreadyYielded;
 80083c0:	68bb      	ldr	r3, [r7, #8]
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3710      	adds	r7, #16
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	bf00      	nop
 80083cc:	2000148c 	.word	0x2000148c
 80083d0:	20001464 	.word	0x20001464
 80083d4:	20001424 	.word	0x20001424
 80083d8:	2000146c 	.word	0x2000146c
 80083dc:	20000f94 	.word	0x20000f94
 80083e0:	20000f90 	.word	0x20000f90
 80083e4:	20001478 	.word	0x20001478
 80083e8:	20001474 	.word	0x20001474
 80083ec:	e000ed04 	.word	0xe000ed04

080083f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80083f0:	b480      	push	{r7}
 80083f2:	b083      	sub	sp, #12
 80083f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80083f6:	4b05      	ldr	r3, [pc, #20]	; (800840c <xTaskGetTickCount+0x1c>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80083fc:	687b      	ldr	r3, [r7, #4]
}
 80083fe:	4618      	mov	r0, r3
 8008400:	370c      	adds	r7, #12
 8008402:	46bd      	mov	sp, r7
 8008404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008408:	4770      	bx	lr
 800840a:	bf00      	nop
 800840c:	20001468 	.word	0x20001468

08008410 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b086      	sub	sp, #24
 8008414:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008416:	2300      	movs	r3, #0
 8008418:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800841a:	4b4f      	ldr	r3, [pc, #316]	; (8008558 <xTaskIncrementTick+0x148>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	2b00      	cmp	r3, #0
 8008420:	f040 808f 	bne.w	8008542 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008424:	4b4d      	ldr	r3, [pc, #308]	; (800855c <xTaskIncrementTick+0x14c>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	3301      	adds	r3, #1
 800842a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800842c:	4a4b      	ldr	r2, [pc, #300]	; (800855c <xTaskIncrementTick+0x14c>)
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d120      	bne.n	800847a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008438:	4b49      	ldr	r3, [pc, #292]	; (8008560 <xTaskIncrementTick+0x150>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d00a      	beq.n	8008458 <xTaskIncrementTick+0x48>
	__asm volatile
 8008442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008446:	f383 8811 	msr	BASEPRI, r3
 800844a:	f3bf 8f6f 	isb	sy
 800844e:	f3bf 8f4f 	dsb	sy
 8008452:	603b      	str	r3, [r7, #0]
}
 8008454:	bf00      	nop
 8008456:	e7fe      	b.n	8008456 <xTaskIncrementTick+0x46>
 8008458:	4b41      	ldr	r3, [pc, #260]	; (8008560 <xTaskIncrementTick+0x150>)
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	60fb      	str	r3, [r7, #12]
 800845e:	4b41      	ldr	r3, [pc, #260]	; (8008564 <xTaskIncrementTick+0x154>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a3f      	ldr	r2, [pc, #252]	; (8008560 <xTaskIncrementTick+0x150>)
 8008464:	6013      	str	r3, [r2, #0]
 8008466:	4a3f      	ldr	r2, [pc, #252]	; (8008564 <xTaskIncrementTick+0x154>)
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	6013      	str	r3, [r2, #0]
 800846c:	4b3e      	ldr	r3, [pc, #248]	; (8008568 <xTaskIncrementTick+0x158>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	3301      	adds	r3, #1
 8008472:	4a3d      	ldr	r2, [pc, #244]	; (8008568 <xTaskIncrementTick+0x158>)
 8008474:	6013      	str	r3, [r2, #0]
 8008476:	f000 fad1 	bl	8008a1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800847a:	4b3c      	ldr	r3, [pc, #240]	; (800856c <xTaskIncrementTick+0x15c>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	693a      	ldr	r2, [r7, #16]
 8008480:	429a      	cmp	r2, r3
 8008482:	d349      	bcc.n	8008518 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008484:	4b36      	ldr	r3, [pc, #216]	; (8008560 <xTaskIncrementTick+0x150>)
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d104      	bne.n	8008498 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800848e:	4b37      	ldr	r3, [pc, #220]	; (800856c <xTaskIncrementTick+0x15c>)
 8008490:	f04f 32ff 	mov.w	r2, #4294967295
 8008494:	601a      	str	r2, [r3, #0]
					break;
 8008496:	e03f      	b.n	8008518 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008498:	4b31      	ldr	r3, [pc, #196]	; (8008560 <xTaskIncrementTick+0x150>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	68db      	ldr	r3, [r3, #12]
 800849e:	68db      	ldr	r3, [r3, #12]
 80084a0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80084a8:	693a      	ldr	r2, [r7, #16]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	429a      	cmp	r2, r3
 80084ae:	d203      	bcs.n	80084b8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80084b0:	4a2e      	ldr	r2, [pc, #184]	; (800856c <xTaskIncrementTick+0x15c>)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80084b6:	e02f      	b.n	8008518 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	3304      	adds	r3, #4
 80084bc:	4618      	mov	r0, r3
 80084be:	f7fe ff5f 	bl	8007380 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d004      	beq.n	80084d4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	3318      	adds	r3, #24
 80084ce:	4618      	mov	r0, r3
 80084d0:	f7fe ff56 	bl	8007380 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084d8:	4b25      	ldr	r3, [pc, #148]	; (8008570 <xTaskIncrementTick+0x160>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	429a      	cmp	r2, r3
 80084de:	d903      	bls.n	80084e8 <xTaskIncrementTick+0xd8>
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084e4:	4a22      	ldr	r2, [pc, #136]	; (8008570 <xTaskIncrementTick+0x160>)
 80084e6:	6013      	str	r3, [r2, #0]
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084ec:	4613      	mov	r3, r2
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	4413      	add	r3, r2
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	4a1f      	ldr	r2, [pc, #124]	; (8008574 <xTaskIncrementTick+0x164>)
 80084f6:	441a      	add	r2, r3
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	3304      	adds	r3, #4
 80084fc:	4619      	mov	r1, r3
 80084fe:	4610      	mov	r0, r2
 8008500:	f7fe fee1 	bl	80072c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008508:	4b1b      	ldr	r3, [pc, #108]	; (8008578 <xTaskIncrementTick+0x168>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800850e:	429a      	cmp	r2, r3
 8008510:	d3b8      	bcc.n	8008484 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008512:	2301      	movs	r3, #1
 8008514:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008516:	e7b5      	b.n	8008484 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008518:	4b17      	ldr	r3, [pc, #92]	; (8008578 <xTaskIncrementTick+0x168>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800851e:	4915      	ldr	r1, [pc, #84]	; (8008574 <xTaskIncrementTick+0x164>)
 8008520:	4613      	mov	r3, r2
 8008522:	009b      	lsls	r3, r3, #2
 8008524:	4413      	add	r3, r2
 8008526:	009b      	lsls	r3, r3, #2
 8008528:	440b      	add	r3, r1
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	2b01      	cmp	r3, #1
 800852e:	d901      	bls.n	8008534 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008530:	2301      	movs	r3, #1
 8008532:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008534:	4b11      	ldr	r3, [pc, #68]	; (800857c <xTaskIncrementTick+0x16c>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d007      	beq.n	800854c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800853c:	2301      	movs	r3, #1
 800853e:	617b      	str	r3, [r7, #20]
 8008540:	e004      	b.n	800854c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008542:	4b0f      	ldr	r3, [pc, #60]	; (8008580 <xTaskIncrementTick+0x170>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	3301      	adds	r3, #1
 8008548:	4a0d      	ldr	r2, [pc, #52]	; (8008580 <xTaskIncrementTick+0x170>)
 800854a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800854c:	697b      	ldr	r3, [r7, #20]
}
 800854e:	4618      	mov	r0, r3
 8008550:	3718      	adds	r7, #24
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}
 8008556:	bf00      	nop
 8008558:	2000148c 	.word	0x2000148c
 800855c:	20001468 	.word	0x20001468
 8008560:	2000141c 	.word	0x2000141c
 8008564:	20001420 	.word	0x20001420
 8008568:	2000147c 	.word	0x2000147c
 800856c:	20001484 	.word	0x20001484
 8008570:	2000146c 	.word	0x2000146c
 8008574:	20000f94 	.word	0x20000f94
 8008578:	20000f90 	.word	0x20000f90
 800857c:	20001478 	.word	0x20001478
 8008580:	20001474 	.word	0x20001474

08008584 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008584:	b480      	push	{r7}
 8008586:	b085      	sub	sp, #20
 8008588:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800858a:	4b28      	ldr	r3, [pc, #160]	; (800862c <vTaskSwitchContext+0xa8>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d003      	beq.n	800859a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008592:	4b27      	ldr	r3, [pc, #156]	; (8008630 <vTaskSwitchContext+0xac>)
 8008594:	2201      	movs	r2, #1
 8008596:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008598:	e041      	b.n	800861e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800859a:	4b25      	ldr	r3, [pc, #148]	; (8008630 <vTaskSwitchContext+0xac>)
 800859c:	2200      	movs	r2, #0
 800859e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085a0:	4b24      	ldr	r3, [pc, #144]	; (8008634 <vTaskSwitchContext+0xb0>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	60fb      	str	r3, [r7, #12]
 80085a6:	e010      	b.n	80085ca <vTaskSwitchContext+0x46>
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d10a      	bne.n	80085c4 <vTaskSwitchContext+0x40>
	__asm volatile
 80085ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b2:	f383 8811 	msr	BASEPRI, r3
 80085b6:	f3bf 8f6f 	isb	sy
 80085ba:	f3bf 8f4f 	dsb	sy
 80085be:	607b      	str	r3, [r7, #4]
}
 80085c0:	bf00      	nop
 80085c2:	e7fe      	b.n	80085c2 <vTaskSwitchContext+0x3e>
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	3b01      	subs	r3, #1
 80085c8:	60fb      	str	r3, [r7, #12]
 80085ca:	491b      	ldr	r1, [pc, #108]	; (8008638 <vTaskSwitchContext+0xb4>)
 80085cc:	68fa      	ldr	r2, [r7, #12]
 80085ce:	4613      	mov	r3, r2
 80085d0:	009b      	lsls	r3, r3, #2
 80085d2:	4413      	add	r3, r2
 80085d4:	009b      	lsls	r3, r3, #2
 80085d6:	440b      	add	r3, r1
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d0e4      	beq.n	80085a8 <vTaskSwitchContext+0x24>
 80085de:	68fa      	ldr	r2, [r7, #12]
 80085e0:	4613      	mov	r3, r2
 80085e2:	009b      	lsls	r3, r3, #2
 80085e4:	4413      	add	r3, r2
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	4a13      	ldr	r2, [pc, #76]	; (8008638 <vTaskSwitchContext+0xb4>)
 80085ea:	4413      	add	r3, r2
 80085ec:	60bb      	str	r3, [r7, #8]
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	685a      	ldr	r2, [r3, #4]
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	605a      	str	r2, [r3, #4]
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	685a      	ldr	r2, [r3, #4]
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	3308      	adds	r3, #8
 8008600:	429a      	cmp	r2, r3
 8008602:	d104      	bne.n	800860e <vTaskSwitchContext+0x8a>
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	685a      	ldr	r2, [r3, #4]
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	605a      	str	r2, [r3, #4]
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	68db      	ldr	r3, [r3, #12]
 8008614:	4a09      	ldr	r2, [pc, #36]	; (800863c <vTaskSwitchContext+0xb8>)
 8008616:	6013      	str	r3, [r2, #0]
 8008618:	4a06      	ldr	r2, [pc, #24]	; (8008634 <vTaskSwitchContext+0xb0>)
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	6013      	str	r3, [r2, #0]
}
 800861e:	bf00      	nop
 8008620:	3714      	adds	r7, #20
 8008622:	46bd      	mov	sp, r7
 8008624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008628:	4770      	bx	lr
 800862a:	bf00      	nop
 800862c:	2000148c 	.word	0x2000148c
 8008630:	20001478 	.word	0x20001478
 8008634:	2000146c 	.word	0x2000146c
 8008638:	20000f94 	.word	0x20000f94
 800863c:	20000f90 	.word	0x20000f90

08008640 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b084      	sub	sp, #16
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
 8008648:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d10a      	bne.n	8008666 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008654:	f383 8811 	msr	BASEPRI, r3
 8008658:	f3bf 8f6f 	isb	sy
 800865c:	f3bf 8f4f 	dsb	sy
 8008660:	60fb      	str	r3, [r7, #12]
}
 8008662:	bf00      	nop
 8008664:	e7fe      	b.n	8008664 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008666:	4b07      	ldr	r3, [pc, #28]	; (8008684 <vTaskPlaceOnEventList+0x44>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	3318      	adds	r3, #24
 800866c:	4619      	mov	r1, r3
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f7fe fe4d 	bl	800730e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008674:	2101      	movs	r1, #1
 8008676:	6838      	ldr	r0, [r7, #0]
 8008678:	f000 fa7c 	bl	8008b74 <prvAddCurrentTaskToDelayedList>
}
 800867c:	bf00      	nop
 800867e:	3710      	adds	r7, #16
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}
 8008684:	20000f90 	.word	0x20000f90

08008688 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008688:	b580      	push	{r7, lr}
 800868a:	b086      	sub	sp, #24
 800868c:	af00      	add	r7, sp, #0
 800868e:	60f8      	str	r0, [r7, #12]
 8008690:	60b9      	str	r1, [r7, #8]
 8008692:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d10a      	bne.n	80086b0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800869a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800869e:	f383 8811 	msr	BASEPRI, r3
 80086a2:	f3bf 8f6f 	isb	sy
 80086a6:	f3bf 8f4f 	dsb	sy
 80086aa:	617b      	str	r3, [r7, #20]
}
 80086ac:	bf00      	nop
 80086ae:	e7fe      	b.n	80086ae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80086b0:	4b0a      	ldr	r3, [pc, #40]	; (80086dc <vTaskPlaceOnEventListRestricted+0x54>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	3318      	adds	r3, #24
 80086b6:	4619      	mov	r1, r3
 80086b8:	68f8      	ldr	r0, [r7, #12]
 80086ba:	f7fe fe04 	bl	80072c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d002      	beq.n	80086ca <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80086c4:	f04f 33ff 	mov.w	r3, #4294967295
 80086c8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80086ca:	6879      	ldr	r1, [r7, #4]
 80086cc:	68b8      	ldr	r0, [r7, #8]
 80086ce:	f000 fa51 	bl	8008b74 <prvAddCurrentTaskToDelayedList>
	}
 80086d2:	bf00      	nop
 80086d4:	3718      	adds	r7, #24
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}
 80086da:	bf00      	nop
 80086dc:	20000f90 	.word	0x20000f90

080086e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80086e0:	b580      	push	{r7, lr}
 80086e2:	b086      	sub	sp, #24
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	68db      	ldr	r3, [r3, #12]
 80086ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d10a      	bne.n	800870c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80086f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086fa:	f383 8811 	msr	BASEPRI, r3
 80086fe:	f3bf 8f6f 	isb	sy
 8008702:	f3bf 8f4f 	dsb	sy
 8008706:	60fb      	str	r3, [r7, #12]
}
 8008708:	bf00      	nop
 800870a:	e7fe      	b.n	800870a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	3318      	adds	r3, #24
 8008710:	4618      	mov	r0, r3
 8008712:	f7fe fe35 	bl	8007380 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008716:	4b1e      	ldr	r3, [pc, #120]	; (8008790 <xTaskRemoveFromEventList+0xb0>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d11d      	bne.n	800875a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800871e:	693b      	ldr	r3, [r7, #16]
 8008720:	3304      	adds	r3, #4
 8008722:	4618      	mov	r0, r3
 8008724:	f7fe fe2c 	bl	8007380 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008728:	693b      	ldr	r3, [r7, #16]
 800872a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800872c:	4b19      	ldr	r3, [pc, #100]	; (8008794 <xTaskRemoveFromEventList+0xb4>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	429a      	cmp	r2, r3
 8008732:	d903      	bls.n	800873c <xTaskRemoveFromEventList+0x5c>
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008738:	4a16      	ldr	r2, [pc, #88]	; (8008794 <xTaskRemoveFromEventList+0xb4>)
 800873a:	6013      	str	r3, [r2, #0]
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008740:	4613      	mov	r3, r2
 8008742:	009b      	lsls	r3, r3, #2
 8008744:	4413      	add	r3, r2
 8008746:	009b      	lsls	r3, r3, #2
 8008748:	4a13      	ldr	r2, [pc, #76]	; (8008798 <xTaskRemoveFromEventList+0xb8>)
 800874a:	441a      	add	r2, r3
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	3304      	adds	r3, #4
 8008750:	4619      	mov	r1, r3
 8008752:	4610      	mov	r0, r2
 8008754:	f7fe fdb7 	bl	80072c6 <vListInsertEnd>
 8008758:	e005      	b.n	8008766 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	3318      	adds	r3, #24
 800875e:	4619      	mov	r1, r3
 8008760:	480e      	ldr	r0, [pc, #56]	; (800879c <xTaskRemoveFromEventList+0xbc>)
 8008762:	f7fe fdb0 	bl	80072c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800876a:	4b0d      	ldr	r3, [pc, #52]	; (80087a0 <xTaskRemoveFromEventList+0xc0>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008770:	429a      	cmp	r2, r3
 8008772:	d905      	bls.n	8008780 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008774:	2301      	movs	r3, #1
 8008776:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008778:	4b0a      	ldr	r3, [pc, #40]	; (80087a4 <xTaskRemoveFromEventList+0xc4>)
 800877a:	2201      	movs	r2, #1
 800877c:	601a      	str	r2, [r3, #0]
 800877e:	e001      	b.n	8008784 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008780:	2300      	movs	r3, #0
 8008782:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008784:	697b      	ldr	r3, [r7, #20]
}
 8008786:	4618      	mov	r0, r3
 8008788:	3718      	adds	r7, #24
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}
 800878e:	bf00      	nop
 8008790:	2000148c 	.word	0x2000148c
 8008794:	2000146c 	.word	0x2000146c
 8008798:	20000f94 	.word	0x20000f94
 800879c:	20001424 	.word	0x20001424
 80087a0:	20000f90 	.word	0x20000f90
 80087a4:	20001478 	.word	0x20001478

080087a8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80087a8:	b480      	push	{r7}
 80087aa:	b083      	sub	sp, #12
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80087b0:	4b06      	ldr	r3, [pc, #24]	; (80087cc <vTaskInternalSetTimeOutState+0x24>)
 80087b2:	681a      	ldr	r2, [r3, #0]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80087b8:	4b05      	ldr	r3, [pc, #20]	; (80087d0 <vTaskInternalSetTimeOutState+0x28>)
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	605a      	str	r2, [r3, #4]
}
 80087c0:	bf00      	nop
 80087c2:	370c      	adds	r7, #12
 80087c4:	46bd      	mov	sp, r7
 80087c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ca:	4770      	bx	lr
 80087cc:	2000147c 	.word	0x2000147c
 80087d0:	20001468 	.word	0x20001468

080087d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b088      	sub	sp, #32
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
 80087dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d10a      	bne.n	80087fa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80087e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e8:	f383 8811 	msr	BASEPRI, r3
 80087ec:	f3bf 8f6f 	isb	sy
 80087f0:	f3bf 8f4f 	dsb	sy
 80087f4:	613b      	str	r3, [r7, #16]
}
 80087f6:	bf00      	nop
 80087f8:	e7fe      	b.n	80087f8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80087fa:	683b      	ldr	r3, [r7, #0]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d10a      	bne.n	8008816 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008804:	f383 8811 	msr	BASEPRI, r3
 8008808:	f3bf 8f6f 	isb	sy
 800880c:	f3bf 8f4f 	dsb	sy
 8008810:	60fb      	str	r3, [r7, #12]
}
 8008812:	bf00      	nop
 8008814:	e7fe      	b.n	8008814 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008816:	f000 fe7d 	bl	8009514 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800881a:	4b1d      	ldr	r3, [pc, #116]	; (8008890 <xTaskCheckForTimeOut+0xbc>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	69ba      	ldr	r2, [r7, #24]
 8008826:	1ad3      	subs	r3, r2, r3
 8008828:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008832:	d102      	bne.n	800883a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008834:	2300      	movs	r3, #0
 8008836:	61fb      	str	r3, [r7, #28]
 8008838:	e023      	b.n	8008882 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681a      	ldr	r2, [r3, #0]
 800883e:	4b15      	ldr	r3, [pc, #84]	; (8008894 <xTaskCheckForTimeOut+0xc0>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	429a      	cmp	r2, r3
 8008844:	d007      	beq.n	8008856 <xTaskCheckForTimeOut+0x82>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	69ba      	ldr	r2, [r7, #24]
 800884c:	429a      	cmp	r2, r3
 800884e:	d302      	bcc.n	8008856 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008850:	2301      	movs	r3, #1
 8008852:	61fb      	str	r3, [r7, #28]
 8008854:	e015      	b.n	8008882 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	697a      	ldr	r2, [r7, #20]
 800885c:	429a      	cmp	r2, r3
 800885e:	d20b      	bcs.n	8008878 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	681a      	ldr	r2, [r3, #0]
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	1ad2      	subs	r2, r2, r3
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f7ff ff9b 	bl	80087a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008872:	2300      	movs	r3, #0
 8008874:	61fb      	str	r3, [r7, #28]
 8008876:	e004      	b.n	8008882 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	2200      	movs	r2, #0
 800887c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800887e:	2301      	movs	r3, #1
 8008880:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008882:	f000 fe77 	bl	8009574 <vPortExitCritical>

	return xReturn;
 8008886:	69fb      	ldr	r3, [r7, #28]
}
 8008888:	4618      	mov	r0, r3
 800888a:	3720      	adds	r7, #32
 800888c:	46bd      	mov	sp, r7
 800888e:	bd80      	pop	{r7, pc}
 8008890:	20001468 	.word	0x20001468
 8008894:	2000147c 	.word	0x2000147c

08008898 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008898:	b480      	push	{r7}
 800889a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800889c:	4b03      	ldr	r3, [pc, #12]	; (80088ac <vTaskMissedYield+0x14>)
 800889e:	2201      	movs	r2, #1
 80088a0:	601a      	str	r2, [r3, #0]
}
 80088a2:	bf00      	nop
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr
 80088ac:	20001478 	.word	0x20001478

080088b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b082      	sub	sp, #8
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80088b8:	f000 f852 	bl	8008960 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80088bc:	4b06      	ldr	r3, [pc, #24]	; (80088d8 <prvIdleTask+0x28>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d9f9      	bls.n	80088b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80088c4:	4b05      	ldr	r3, [pc, #20]	; (80088dc <prvIdleTask+0x2c>)
 80088c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088ca:	601a      	str	r2, [r3, #0]
 80088cc:	f3bf 8f4f 	dsb	sy
 80088d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80088d4:	e7f0      	b.n	80088b8 <prvIdleTask+0x8>
 80088d6:	bf00      	nop
 80088d8:	20000f94 	.word	0x20000f94
 80088dc:	e000ed04 	.word	0xe000ed04

080088e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b082      	sub	sp, #8
 80088e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80088e6:	2300      	movs	r3, #0
 80088e8:	607b      	str	r3, [r7, #4]
 80088ea:	e00c      	b.n	8008906 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80088ec:	687a      	ldr	r2, [r7, #4]
 80088ee:	4613      	mov	r3, r2
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	4413      	add	r3, r2
 80088f4:	009b      	lsls	r3, r3, #2
 80088f6:	4a12      	ldr	r2, [pc, #72]	; (8008940 <prvInitialiseTaskLists+0x60>)
 80088f8:	4413      	add	r3, r2
 80088fa:	4618      	mov	r0, r3
 80088fc:	f7fe fcb6 	bl	800726c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	3301      	adds	r3, #1
 8008904:	607b      	str	r3, [r7, #4]
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2b37      	cmp	r3, #55	; 0x37
 800890a:	d9ef      	bls.n	80088ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800890c:	480d      	ldr	r0, [pc, #52]	; (8008944 <prvInitialiseTaskLists+0x64>)
 800890e:	f7fe fcad 	bl	800726c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008912:	480d      	ldr	r0, [pc, #52]	; (8008948 <prvInitialiseTaskLists+0x68>)
 8008914:	f7fe fcaa 	bl	800726c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008918:	480c      	ldr	r0, [pc, #48]	; (800894c <prvInitialiseTaskLists+0x6c>)
 800891a:	f7fe fca7 	bl	800726c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800891e:	480c      	ldr	r0, [pc, #48]	; (8008950 <prvInitialiseTaskLists+0x70>)
 8008920:	f7fe fca4 	bl	800726c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008924:	480b      	ldr	r0, [pc, #44]	; (8008954 <prvInitialiseTaskLists+0x74>)
 8008926:	f7fe fca1 	bl	800726c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800892a:	4b0b      	ldr	r3, [pc, #44]	; (8008958 <prvInitialiseTaskLists+0x78>)
 800892c:	4a05      	ldr	r2, [pc, #20]	; (8008944 <prvInitialiseTaskLists+0x64>)
 800892e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008930:	4b0a      	ldr	r3, [pc, #40]	; (800895c <prvInitialiseTaskLists+0x7c>)
 8008932:	4a05      	ldr	r2, [pc, #20]	; (8008948 <prvInitialiseTaskLists+0x68>)
 8008934:	601a      	str	r2, [r3, #0]
}
 8008936:	bf00      	nop
 8008938:	3708      	adds	r7, #8
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}
 800893e:	bf00      	nop
 8008940:	20000f94 	.word	0x20000f94
 8008944:	200013f4 	.word	0x200013f4
 8008948:	20001408 	.word	0x20001408
 800894c:	20001424 	.word	0x20001424
 8008950:	20001438 	.word	0x20001438
 8008954:	20001450 	.word	0x20001450
 8008958:	2000141c 	.word	0x2000141c
 800895c:	20001420 	.word	0x20001420

08008960 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b082      	sub	sp, #8
 8008964:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008966:	e019      	b.n	800899c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008968:	f000 fdd4 	bl	8009514 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800896c:	4b10      	ldr	r3, [pc, #64]	; (80089b0 <prvCheckTasksWaitingTermination+0x50>)
 800896e:	68db      	ldr	r3, [r3, #12]
 8008970:	68db      	ldr	r3, [r3, #12]
 8008972:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	3304      	adds	r3, #4
 8008978:	4618      	mov	r0, r3
 800897a:	f7fe fd01 	bl	8007380 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800897e:	4b0d      	ldr	r3, [pc, #52]	; (80089b4 <prvCheckTasksWaitingTermination+0x54>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	3b01      	subs	r3, #1
 8008984:	4a0b      	ldr	r2, [pc, #44]	; (80089b4 <prvCheckTasksWaitingTermination+0x54>)
 8008986:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008988:	4b0b      	ldr	r3, [pc, #44]	; (80089b8 <prvCheckTasksWaitingTermination+0x58>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	3b01      	subs	r3, #1
 800898e:	4a0a      	ldr	r2, [pc, #40]	; (80089b8 <prvCheckTasksWaitingTermination+0x58>)
 8008990:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008992:	f000 fdef 	bl	8009574 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f000 f810 	bl	80089bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800899c:	4b06      	ldr	r3, [pc, #24]	; (80089b8 <prvCheckTasksWaitingTermination+0x58>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d1e1      	bne.n	8008968 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80089a4:	bf00      	nop
 80089a6:	bf00      	nop
 80089a8:	3708      	adds	r7, #8
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}
 80089ae:	bf00      	nop
 80089b0:	20001438 	.word	0x20001438
 80089b4:	20001464 	.word	0x20001464
 80089b8:	2000144c 	.word	0x2000144c

080089bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b084      	sub	sp, #16
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d108      	bne.n	80089e0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089d2:	4618      	mov	r0, r3
 80089d4:	f000 ff8c 	bl	80098f0 <vPortFree>
				vPortFree( pxTCB );
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f000 ff89 	bl	80098f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80089de:	e018      	b.n	8008a12 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d103      	bne.n	80089f2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f000 ff80 	bl	80098f0 <vPortFree>
	}
 80089f0:	e00f      	b.n	8008a12 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80089f8:	2b02      	cmp	r3, #2
 80089fa:	d00a      	beq.n	8008a12 <prvDeleteTCB+0x56>
	__asm volatile
 80089fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a00:	f383 8811 	msr	BASEPRI, r3
 8008a04:	f3bf 8f6f 	isb	sy
 8008a08:	f3bf 8f4f 	dsb	sy
 8008a0c:	60fb      	str	r3, [r7, #12]
}
 8008a0e:	bf00      	nop
 8008a10:	e7fe      	b.n	8008a10 <prvDeleteTCB+0x54>
	}
 8008a12:	bf00      	nop
 8008a14:	3710      	adds	r7, #16
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}
	...

08008a1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b083      	sub	sp, #12
 8008a20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a22:	4b0c      	ldr	r3, [pc, #48]	; (8008a54 <prvResetNextTaskUnblockTime+0x38>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d104      	bne.n	8008a36 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008a2c:	4b0a      	ldr	r3, [pc, #40]	; (8008a58 <prvResetNextTaskUnblockTime+0x3c>)
 8008a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a32:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008a34:	e008      	b.n	8008a48 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a36:	4b07      	ldr	r3, [pc, #28]	; (8008a54 <prvResetNextTaskUnblockTime+0x38>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	68db      	ldr	r3, [r3, #12]
 8008a3c:	68db      	ldr	r3, [r3, #12]
 8008a3e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	4a04      	ldr	r2, [pc, #16]	; (8008a58 <prvResetNextTaskUnblockTime+0x3c>)
 8008a46:	6013      	str	r3, [r2, #0]
}
 8008a48:	bf00      	nop
 8008a4a:	370c      	adds	r7, #12
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr
 8008a54:	2000141c 	.word	0x2000141c
 8008a58:	20001484 	.word	0x20001484

08008a5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b083      	sub	sp, #12
 8008a60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008a62:	4b0b      	ldr	r3, [pc, #44]	; (8008a90 <xTaskGetSchedulerState+0x34>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d102      	bne.n	8008a70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	607b      	str	r3, [r7, #4]
 8008a6e:	e008      	b.n	8008a82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a70:	4b08      	ldr	r3, [pc, #32]	; (8008a94 <xTaskGetSchedulerState+0x38>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d102      	bne.n	8008a7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008a78:	2302      	movs	r3, #2
 8008a7a:	607b      	str	r3, [r7, #4]
 8008a7c:	e001      	b.n	8008a82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008a7e:	2300      	movs	r3, #0
 8008a80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008a82:	687b      	ldr	r3, [r7, #4]
	}
 8008a84:	4618      	mov	r0, r3
 8008a86:	370c      	adds	r7, #12
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8e:	4770      	bx	lr
 8008a90:	20001470 	.word	0x20001470
 8008a94:	2000148c 	.word	0x2000148c

08008a98 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b086      	sub	sp, #24
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d056      	beq.n	8008b5c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008aae:	4b2e      	ldr	r3, [pc, #184]	; (8008b68 <xTaskPriorityDisinherit+0xd0>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	693a      	ldr	r2, [r7, #16]
 8008ab4:	429a      	cmp	r2, r3
 8008ab6:	d00a      	beq.n	8008ace <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008abc:	f383 8811 	msr	BASEPRI, r3
 8008ac0:	f3bf 8f6f 	isb	sy
 8008ac4:	f3bf 8f4f 	dsb	sy
 8008ac8:	60fb      	str	r3, [r7, #12]
}
 8008aca:	bf00      	nop
 8008acc:	e7fe      	b.n	8008acc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d10a      	bne.n	8008aec <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ada:	f383 8811 	msr	BASEPRI, r3
 8008ade:	f3bf 8f6f 	isb	sy
 8008ae2:	f3bf 8f4f 	dsb	sy
 8008ae6:	60bb      	str	r3, [r7, #8]
}
 8008ae8:	bf00      	nop
 8008aea:	e7fe      	b.n	8008aea <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008af0:	1e5a      	subs	r2, r3, #1
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008af6:	693b      	ldr	r3, [r7, #16]
 8008af8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008afe:	429a      	cmp	r2, r3
 8008b00:	d02c      	beq.n	8008b5c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d128      	bne.n	8008b5c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	3304      	adds	r3, #4
 8008b0e:	4618      	mov	r0, r3
 8008b10:	f7fe fc36 	bl	8007380 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b20:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b2c:	4b0f      	ldr	r3, [pc, #60]	; (8008b6c <xTaskPriorityDisinherit+0xd4>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	429a      	cmp	r2, r3
 8008b32:	d903      	bls.n	8008b3c <xTaskPriorityDisinherit+0xa4>
 8008b34:	693b      	ldr	r3, [r7, #16]
 8008b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b38:	4a0c      	ldr	r2, [pc, #48]	; (8008b6c <xTaskPriorityDisinherit+0xd4>)
 8008b3a:	6013      	str	r3, [r2, #0]
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b40:	4613      	mov	r3, r2
 8008b42:	009b      	lsls	r3, r3, #2
 8008b44:	4413      	add	r3, r2
 8008b46:	009b      	lsls	r3, r3, #2
 8008b48:	4a09      	ldr	r2, [pc, #36]	; (8008b70 <xTaskPriorityDisinherit+0xd8>)
 8008b4a:	441a      	add	r2, r3
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	3304      	adds	r3, #4
 8008b50:	4619      	mov	r1, r3
 8008b52:	4610      	mov	r0, r2
 8008b54:	f7fe fbb7 	bl	80072c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008b58:	2301      	movs	r3, #1
 8008b5a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008b5c:	697b      	ldr	r3, [r7, #20]
	}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3718      	adds	r7, #24
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	bf00      	nop
 8008b68:	20000f90 	.word	0x20000f90
 8008b6c:	2000146c 	.word	0x2000146c
 8008b70:	20000f94 	.word	0x20000f94

08008b74 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b084      	sub	sp, #16
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008b7e:	4b21      	ldr	r3, [pc, #132]	; (8008c04 <prvAddCurrentTaskToDelayedList+0x90>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b84:	4b20      	ldr	r3, [pc, #128]	; (8008c08 <prvAddCurrentTaskToDelayedList+0x94>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	3304      	adds	r3, #4
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f7fe fbf8 	bl	8007380 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b96:	d10a      	bne.n	8008bae <prvAddCurrentTaskToDelayedList+0x3a>
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d007      	beq.n	8008bae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b9e:	4b1a      	ldr	r3, [pc, #104]	; (8008c08 <prvAddCurrentTaskToDelayedList+0x94>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	3304      	adds	r3, #4
 8008ba4:	4619      	mov	r1, r3
 8008ba6:	4819      	ldr	r0, [pc, #100]	; (8008c0c <prvAddCurrentTaskToDelayedList+0x98>)
 8008ba8:	f7fe fb8d 	bl	80072c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008bac:	e026      	b.n	8008bfc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008bae:	68fa      	ldr	r2, [r7, #12]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	4413      	add	r3, r2
 8008bb4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008bb6:	4b14      	ldr	r3, [pc, #80]	; (8008c08 <prvAddCurrentTaskToDelayedList+0x94>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	68ba      	ldr	r2, [r7, #8]
 8008bbc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008bbe:	68ba      	ldr	r2, [r7, #8]
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	429a      	cmp	r2, r3
 8008bc4:	d209      	bcs.n	8008bda <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bc6:	4b12      	ldr	r3, [pc, #72]	; (8008c10 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008bc8:	681a      	ldr	r2, [r3, #0]
 8008bca:	4b0f      	ldr	r3, [pc, #60]	; (8008c08 <prvAddCurrentTaskToDelayedList+0x94>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	3304      	adds	r3, #4
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	4610      	mov	r0, r2
 8008bd4:	f7fe fb9b 	bl	800730e <vListInsert>
}
 8008bd8:	e010      	b.n	8008bfc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bda:	4b0e      	ldr	r3, [pc, #56]	; (8008c14 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	4b0a      	ldr	r3, [pc, #40]	; (8008c08 <prvAddCurrentTaskToDelayedList+0x94>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	3304      	adds	r3, #4
 8008be4:	4619      	mov	r1, r3
 8008be6:	4610      	mov	r0, r2
 8008be8:	f7fe fb91 	bl	800730e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008bec:	4b0a      	ldr	r3, [pc, #40]	; (8008c18 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	68ba      	ldr	r2, [r7, #8]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d202      	bcs.n	8008bfc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008bf6:	4a08      	ldr	r2, [pc, #32]	; (8008c18 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	6013      	str	r3, [r2, #0]
}
 8008bfc:	bf00      	nop
 8008bfe:	3710      	adds	r7, #16
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	20001468 	.word	0x20001468
 8008c08:	20000f90 	.word	0x20000f90
 8008c0c:	20001450 	.word	0x20001450
 8008c10:	20001420 	.word	0x20001420
 8008c14:	2000141c 	.word	0x2000141c
 8008c18:	20001484 	.word	0x20001484

08008c1c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b08a      	sub	sp, #40	; 0x28
 8008c20:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008c22:	2300      	movs	r3, #0
 8008c24:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008c26:	f000 fb07 	bl	8009238 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008c2a:	4b1c      	ldr	r3, [pc, #112]	; (8008c9c <xTimerCreateTimerTask+0x80>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d021      	beq.n	8008c76 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008c32:	2300      	movs	r3, #0
 8008c34:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008c36:	2300      	movs	r3, #0
 8008c38:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008c3a:	1d3a      	adds	r2, r7, #4
 8008c3c:	f107 0108 	add.w	r1, r7, #8
 8008c40:	f107 030c 	add.w	r3, r7, #12
 8008c44:	4618      	mov	r0, r3
 8008c46:	f7fe faf7 	bl	8007238 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008c4a:	6879      	ldr	r1, [r7, #4]
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	68fa      	ldr	r2, [r7, #12]
 8008c50:	9202      	str	r2, [sp, #8]
 8008c52:	9301      	str	r3, [sp, #4]
 8008c54:	2302      	movs	r3, #2
 8008c56:	9300      	str	r3, [sp, #0]
 8008c58:	2300      	movs	r3, #0
 8008c5a:	460a      	mov	r2, r1
 8008c5c:	4910      	ldr	r1, [pc, #64]	; (8008ca0 <xTimerCreateTimerTask+0x84>)
 8008c5e:	4811      	ldr	r0, [pc, #68]	; (8008ca4 <xTimerCreateTimerTask+0x88>)
 8008c60:	f7ff f8de 	bl	8007e20 <xTaskCreateStatic>
 8008c64:	4603      	mov	r3, r0
 8008c66:	4a10      	ldr	r2, [pc, #64]	; (8008ca8 <xTimerCreateTimerTask+0x8c>)
 8008c68:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008c6a:	4b0f      	ldr	r3, [pc, #60]	; (8008ca8 <xTimerCreateTimerTask+0x8c>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d001      	beq.n	8008c76 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008c72:	2301      	movs	r3, #1
 8008c74:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d10a      	bne.n	8008c92 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c80:	f383 8811 	msr	BASEPRI, r3
 8008c84:	f3bf 8f6f 	isb	sy
 8008c88:	f3bf 8f4f 	dsb	sy
 8008c8c:	613b      	str	r3, [r7, #16]
}
 8008c8e:	bf00      	nop
 8008c90:	e7fe      	b.n	8008c90 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008c92:	697b      	ldr	r3, [r7, #20]
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3718      	adds	r7, #24
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}
 8008c9c:	200014c0 	.word	0x200014c0
 8008ca0:	0800d534 	.word	0x0800d534
 8008ca4:	08008de1 	.word	0x08008de1
 8008ca8:	200014c4 	.word	0x200014c4

08008cac <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b08a      	sub	sp, #40	; 0x28
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	60f8      	str	r0, [r7, #12]
 8008cb4:	60b9      	str	r1, [r7, #8]
 8008cb6:	607a      	str	r2, [r7, #4]
 8008cb8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008cba:	2300      	movs	r3, #0
 8008cbc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d10a      	bne.n	8008cda <xTimerGenericCommand+0x2e>
	__asm volatile
 8008cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cc8:	f383 8811 	msr	BASEPRI, r3
 8008ccc:	f3bf 8f6f 	isb	sy
 8008cd0:	f3bf 8f4f 	dsb	sy
 8008cd4:	623b      	str	r3, [r7, #32]
}
 8008cd6:	bf00      	nop
 8008cd8:	e7fe      	b.n	8008cd8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008cda:	4b1a      	ldr	r3, [pc, #104]	; (8008d44 <xTimerGenericCommand+0x98>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d02a      	beq.n	8008d38 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	2b05      	cmp	r3, #5
 8008cf2:	dc18      	bgt.n	8008d26 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008cf4:	f7ff feb2 	bl	8008a5c <xTaskGetSchedulerState>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	2b02      	cmp	r3, #2
 8008cfc:	d109      	bne.n	8008d12 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008cfe:	4b11      	ldr	r3, [pc, #68]	; (8008d44 <xTimerGenericCommand+0x98>)
 8008d00:	6818      	ldr	r0, [r3, #0]
 8008d02:	f107 0110 	add.w	r1, r7, #16
 8008d06:	2300      	movs	r3, #0
 8008d08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d0a:	f7fe fca1 	bl	8007650 <xQueueGenericSend>
 8008d0e:	6278      	str	r0, [r7, #36]	; 0x24
 8008d10:	e012      	b.n	8008d38 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008d12:	4b0c      	ldr	r3, [pc, #48]	; (8008d44 <xTimerGenericCommand+0x98>)
 8008d14:	6818      	ldr	r0, [r3, #0]
 8008d16:	f107 0110 	add.w	r1, r7, #16
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	f7fe fc97 	bl	8007650 <xQueueGenericSend>
 8008d22:	6278      	str	r0, [r7, #36]	; 0x24
 8008d24:	e008      	b.n	8008d38 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008d26:	4b07      	ldr	r3, [pc, #28]	; (8008d44 <xTimerGenericCommand+0x98>)
 8008d28:	6818      	ldr	r0, [r3, #0]
 8008d2a:	f107 0110 	add.w	r1, r7, #16
 8008d2e:	2300      	movs	r3, #0
 8008d30:	683a      	ldr	r2, [r7, #0]
 8008d32:	f7fe fd8b 	bl	800784c <xQueueGenericSendFromISR>
 8008d36:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3728      	adds	r7, #40	; 0x28
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}
 8008d42:	bf00      	nop
 8008d44:	200014c0 	.word	0x200014c0

08008d48 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b088      	sub	sp, #32
 8008d4c:	af02      	add	r7, sp, #8
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d52:	4b22      	ldr	r3, [pc, #136]	; (8008ddc <prvProcessExpiredTimer+0x94>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	68db      	ldr	r3, [r3, #12]
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	3304      	adds	r3, #4
 8008d60:	4618      	mov	r0, r3
 8008d62:	f7fe fb0d 	bl	8007380 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d6c:	f003 0304 	and.w	r3, r3, #4
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d022      	beq.n	8008dba <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008d74:	697b      	ldr	r3, [r7, #20]
 8008d76:	699a      	ldr	r2, [r3, #24]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	18d1      	adds	r1, r2, r3
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	683a      	ldr	r2, [r7, #0]
 8008d80:	6978      	ldr	r0, [r7, #20]
 8008d82:	f000 f8d1 	bl	8008f28 <prvInsertTimerInActiveList>
 8008d86:	4603      	mov	r3, r0
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d01f      	beq.n	8008dcc <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	9300      	str	r3, [sp, #0]
 8008d90:	2300      	movs	r3, #0
 8008d92:	687a      	ldr	r2, [r7, #4]
 8008d94:	2100      	movs	r1, #0
 8008d96:	6978      	ldr	r0, [r7, #20]
 8008d98:	f7ff ff88 	bl	8008cac <xTimerGenericCommand>
 8008d9c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d113      	bne.n	8008dcc <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da8:	f383 8811 	msr	BASEPRI, r3
 8008dac:	f3bf 8f6f 	isb	sy
 8008db0:	f3bf 8f4f 	dsb	sy
 8008db4:	60fb      	str	r3, [r7, #12]
}
 8008db6:	bf00      	nop
 8008db8:	e7fe      	b.n	8008db8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008dc0:	f023 0301 	bic.w	r3, r3, #1
 8008dc4:	b2da      	uxtb	r2, r3
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	6a1b      	ldr	r3, [r3, #32]
 8008dd0:	6978      	ldr	r0, [r7, #20]
 8008dd2:	4798      	blx	r3
}
 8008dd4:	bf00      	nop
 8008dd6:	3718      	adds	r7, #24
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bd80      	pop	{r7, pc}
 8008ddc:	200014b8 	.word	0x200014b8

08008de0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008de8:	f107 0308 	add.w	r3, r7, #8
 8008dec:	4618      	mov	r0, r3
 8008dee:	f000 f857 	bl	8008ea0 <prvGetNextExpireTime>
 8008df2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	4619      	mov	r1, r3
 8008df8:	68f8      	ldr	r0, [r7, #12]
 8008dfa:	f000 f803 	bl	8008e04 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008dfe:	f000 f8d5 	bl	8008fac <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008e02:	e7f1      	b.n	8008de8 <prvTimerTask+0x8>

08008e04 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b084      	sub	sp, #16
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
 8008e0c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008e0e:	f7ff fa43 	bl	8008298 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008e12:	f107 0308 	add.w	r3, r7, #8
 8008e16:	4618      	mov	r0, r3
 8008e18:	f000 f866 	bl	8008ee8 <prvSampleTimeNow>
 8008e1c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d130      	bne.n	8008e86 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d10a      	bne.n	8008e40 <prvProcessTimerOrBlockTask+0x3c>
 8008e2a:	687a      	ldr	r2, [r7, #4]
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d806      	bhi.n	8008e40 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008e32:	f7ff fa3f 	bl	80082b4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008e36:	68f9      	ldr	r1, [r7, #12]
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f7ff ff85 	bl	8008d48 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008e3e:	e024      	b.n	8008e8a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d008      	beq.n	8008e58 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008e46:	4b13      	ldr	r3, [pc, #76]	; (8008e94 <prvProcessTimerOrBlockTask+0x90>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d101      	bne.n	8008e54 <prvProcessTimerOrBlockTask+0x50>
 8008e50:	2301      	movs	r3, #1
 8008e52:	e000      	b.n	8008e56 <prvProcessTimerOrBlockTask+0x52>
 8008e54:	2300      	movs	r3, #0
 8008e56:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008e58:	4b0f      	ldr	r3, [pc, #60]	; (8008e98 <prvProcessTimerOrBlockTask+0x94>)
 8008e5a:	6818      	ldr	r0, [r3, #0]
 8008e5c:	687a      	ldr	r2, [r7, #4]
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	1ad3      	subs	r3, r2, r3
 8008e62:	683a      	ldr	r2, [r7, #0]
 8008e64:	4619      	mov	r1, r3
 8008e66:	f7fe ffa7 	bl	8007db8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008e6a:	f7ff fa23 	bl	80082b4 <xTaskResumeAll>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d10a      	bne.n	8008e8a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008e74:	4b09      	ldr	r3, [pc, #36]	; (8008e9c <prvProcessTimerOrBlockTask+0x98>)
 8008e76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e7a:	601a      	str	r2, [r3, #0]
 8008e7c:	f3bf 8f4f 	dsb	sy
 8008e80:	f3bf 8f6f 	isb	sy
}
 8008e84:	e001      	b.n	8008e8a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008e86:	f7ff fa15 	bl	80082b4 <xTaskResumeAll>
}
 8008e8a:	bf00      	nop
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
 8008e92:	bf00      	nop
 8008e94:	200014bc 	.word	0x200014bc
 8008e98:	200014c0 	.word	0x200014c0
 8008e9c:	e000ed04 	.word	0xe000ed04

08008ea0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b085      	sub	sp, #20
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008ea8:	4b0e      	ldr	r3, [pc, #56]	; (8008ee4 <prvGetNextExpireTime+0x44>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d101      	bne.n	8008eb6 <prvGetNextExpireTime+0x16>
 8008eb2:	2201      	movs	r2, #1
 8008eb4:	e000      	b.n	8008eb8 <prvGetNextExpireTime+0x18>
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d105      	bne.n	8008ed0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008ec4:	4b07      	ldr	r3, [pc, #28]	; (8008ee4 <prvGetNextExpireTime+0x44>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	68db      	ldr	r3, [r3, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	60fb      	str	r3, [r7, #12]
 8008ece:	e001      	b.n	8008ed4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
}
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	3714      	adds	r7, #20
 8008eda:	46bd      	mov	sp, r7
 8008edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee0:	4770      	bx	lr
 8008ee2:	bf00      	nop
 8008ee4:	200014b8 	.word	0x200014b8

08008ee8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b084      	sub	sp, #16
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008ef0:	f7ff fa7e 	bl	80083f0 <xTaskGetTickCount>
 8008ef4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008ef6:	4b0b      	ldr	r3, [pc, #44]	; (8008f24 <prvSampleTimeNow+0x3c>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	68fa      	ldr	r2, [r7, #12]
 8008efc:	429a      	cmp	r2, r3
 8008efe:	d205      	bcs.n	8008f0c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008f00:	f000 f936 	bl	8009170 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2201      	movs	r2, #1
 8008f08:	601a      	str	r2, [r3, #0]
 8008f0a:	e002      	b.n	8008f12 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008f12:	4a04      	ldr	r2, [pc, #16]	; (8008f24 <prvSampleTimeNow+0x3c>)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008f18:	68fb      	ldr	r3, [r7, #12]
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3710      	adds	r7, #16
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}
 8008f22:	bf00      	nop
 8008f24:	200014c8 	.word	0x200014c8

08008f28 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b086      	sub	sp, #24
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	60f8      	str	r0, [r7, #12]
 8008f30:	60b9      	str	r1, [r7, #8]
 8008f32:	607a      	str	r2, [r7, #4]
 8008f34:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008f36:	2300      	movs	r3, #0
 8008f38:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	68ba      	ldr	r2, [r7, #8]
 8008f3e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	68fa      	ldr	r2, [r7, #12]
 8008f44:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008f46:	68ba      	ldr	r2, [r7, #8]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d812      	bhi.n	8008f74 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f4e:	687a      	ldr	r2, [r7, #4]
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	1ad2      	subs	r2, r2, r3
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	699b      	ldr	r3, [r3, #24]
 8008f58:	429a      	cmp	r2, r3
 8008f5a:	d302      	bcc.n	8008f62 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	617b      	str	r3, [r7, #20]
 8008f60:	e01b      	b.n	8008f9a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008f62:	4b10      	ldr	r3, [pc, #64]	; (8008fa4 <prvInsertTimerInActiveList+0x7c>)
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	3304      	adds	r3, #4
 8008f6a:	4619      	mov	r1, r3
 8008f6c:	4610      	mov	r0, r2
 8008f6e:	f7fe f9ce 	bl	800730e <vListInsert>
 8008f72:	e012      	b.n	8008f9a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008f74:	687a      	ldr	r2, [r7, #4]
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	d206      	bcs.n	8008f8a <prvInsertTimerInActiveList+0x62>
 8008f7c:	68ba      	ldr	r2, [r7, #8]
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d302      	bcc.n	8008f8a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008f84:	2301      	movs	r3, #1
 8008f86:	617b      	str	r3, [r7, #20]
 8008f88:	e007      	b.n	8008f9a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008f8a:	4b07      	ldr	r3, [pc, #28]	; (8008fa8 <prvInsertTimerInActiveList+0x80>)
 8008f8c:	681a      	ldr	r2, [r3, #0]
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	3304      	adds	r3, #4
 8008f92:	4619      	mov	r1, r3
 8008f94:	4610      	mov	r0, r2
 8008f96:	f7fe f9ba 	bl	800730e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008f9a:	697b      	ldr	r3, [r7, #20]
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	3718      	adds	r7, #24
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}
 8008fa4:	200014bc 	.word	0x200014bc
 8008fa8:	200014b8 	.word	0x200014b8

08008fac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b08e      	sub	sp, #56	; 0x38
 8008fb0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008fb2:	e0ca      	b.n	800914a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	da18      	bge.n	8008fec <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008fba:	1d3b      	adds	r3, r7, #4
 8008fbc:	3304      	adds	r3, #4
 8008fbe:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d10a      	bne.n	8008fdc <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fca:	f383 8811 	msr	BASEPRI, r3
 8008fce:	f3bf 8f6f 	isb	sy
 8008fd2:	f3bf 8f4f 	dsb	sy
 8008fd6:	61fb      	str	r3, [r7, #28]
}
 8008fd8:	bf00      	nop
 8008fda:	e7fe      	b.n	8008fda <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008fe2:	6850      	ldr	r0, [r2, #4]
 8008fe4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008fe6:	6892      	ldr	r2, [r2, #8]
 8008fe8:	4611      	mov	r1, r2
 8008fea:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	f2c0 80aa 	blt.w	8009148 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ffa:	695b      	ldr	r3, [r3, #20]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d004      	beq.n	800900a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009002:	3304      	adds	r3, #4
 8009004:	4618      	mov	r0, r3
 8009006:	f7fe f9bb 	bl	8007380 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800900a:	463b      	mov	r3, r7
 800900c:	4618      	mov	r0, r3
 800900e:	f7ff ff6b 	bl	8008ee8 <prvSampleTimeNow>
 8009012:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2b09      	cmp	r3, #9
 8009018:	f200 8097 	bhi.w	800914a <prvProcessReceivedCommands+0x19e>
 800901c:	a201      	add	r2, pc, #4	; (adr r2, 8009024 <prvProcessReceivedCommands+0x78>)
 800901e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009022:	bf00      	nop
 8009024:	0800904d 	.word	0x0800904d
 8009028:	0800904d 	.word	0x0800904d
 800902c:	0800904d 	.word	0x0800904d
 8009030:	080090c1 	.word	0x080090c1
 8009034:	080090d5 	.word	0x080090d5
 8009038:	0800911f 	.word	0x0800911f
 800903c:	0800904d 	.word	0x0800904d
 8009040:	0800904d 	.word	0x0800904d
 8009044:	080090c1 	.word	0x080090c1
 8009048:	080090d5 	.word	0x080090d5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800904c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800904e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009052:	f043 0301 	orr.w	r3, r3, #1
 8009056:	b2da      	uxtb	r2, r3
 8009058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800905a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800905e:	68ba      	ldr	r2, [r7, #8]
 8009060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009062:	699b      	ldr	r3, [r3, #24]
 8009064:	18d1      	adds	r1, r2, r3
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800906a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800906c:	f7ff ff5c 	bl	8008f28 <prvInsertTimerInActiveList>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	d069      	beq.n	800914a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009078:	6a1b      	ldr	r3, [r3, #32]
 800907a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800907c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800907e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009080:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009084:	f003 0304 	and.w	r3, r3, #4
 8009088:	2b00      	cmp	r3, #0
 800908a:	d05e      	beq.n	800914a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800908c:	68ba      	ldr	r2, [r7, #8]
 800908e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009090:	699b      	ldr	r3, [r3, #24]
 8009092:	441a      	add	r2, r3
 8009094:	2300      	movs	r3, #0
 8009096:	9300      	str	r3, [sp, #0]
 8009098:	2300      	movs	r3, #0
 800909a:	2100      	movs	r1, #0
 800909c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800909e:	f7ff fe05 	bl	8008cac <xTimerGenericCommand>
 80090a2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80090a4:	6a3b      	ldr	r3, [r7, #32]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d14f      	bne.n	800914a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80090aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ae:	f383 8811 	msr	BASEPRI, r3
 80090b2:	f3bf 8f6f 	isb	sy
 80090b6:	f3bf 8f4f 	dsb	sy
 80090ba:	61bb      	str	r3, [r7, #24]
}
 80090bc:	bf00      	nop
 80090be:	e7fe      	b.n	80090be <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80090c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80090c6:	f023 0301 	bic.w	r3, r3, #1
 80090ca:	b2da      	uxtb	r2, r3
 80090cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80090d2:	e03a      	b.n	800914a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80090d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80090da:	f043 0301 	orr.w	r3, r3, #1
 80090de:	b2da      	uxtb	r2, r3
 80090e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80090e6:	68ba      	ldr	r2, [r7, #8]
 80090e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ea:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80090ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ee:	699b      	ldr	r3, [r3, #24]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d10a      	bne.n	800910a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80090f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090f8:	f383 8811 	msr	BASEPRI, r3
 80090fc:	f3bf 8f6f 	isb	sy
 8009100:	f3bf 8f4f 	dsb	sy
 8009104:	617b      	str	r3, [r7, #20]
}
 8009106:	bf00      	nop
 8009108:	e7fe      	b.n	8009108 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800910a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800910c:	699a      	ldr	r2, [r3, #24]
 800910e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009110:	18d1      	adds	r1, r2, r3
 8009112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009114:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009116:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009118:	f7ff ff06 	bl	8008f28 <prvInsertTimerInActiveList>
					break;
 800911c:	e015      	b.n	800914a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800911e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009120:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009124:	f003 0302 	and.w	r3, r3, #2
 8009128:	2b00      	cmp	r3, #0
 800912a:	d103      	bne.n	8009134 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800912c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800912e:	f000 fbdf 	bl	80098f0 <vPortFree>
 8009132:	e00a      	b.n	800914a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009136:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800913a:	f023 0301 	bic.w	r3, r3, #1
 800913e:	b2da      	uxtb	r2, r3
 8009140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009142:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009146:	e000      	b.n	800914a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009148:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800914a:	4b08      	ldr	r3, [pc, #32]	; (800916c <prvProcessReceivedCommands+0x1c0>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	1d39      	adds	r1, r7, #4
 8009150:	2200      	movs	r2, #0
 8009152:	4618      	mov	r0, r3
 8009154:	f7fe fc16 	bl	8007984 <xQueueReceive>
 8009158:	4603      	mov	r3, r0
 800915a:	2b00      	cmp	r3, #0
 800915c:	f47f af2a 	bne.w	8008fb4 <prvProcessReceivedCommands+0x8>
	}
}
 8009160:	bf00      	nop
 8009162:	bf00      	nop
 8009164:	3730      	adds	r7, #48	; 0x30
 8009166:	46bd      	mov	sp, r7
 8009168:	bd80      	pop	{r7, pc}
 800916a:	bf00      	nop
 800916c:	200014c0 	.word	0x200014c0

08009170 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b088      	sub	sp, #32
 8009174:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009176:	e048      	b.n	800920a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009178:	4b2d      	ldr	r3, [pc, #180]	; (8009230 <prvSwitchTimerLists+0xc0>)
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	68db      	ldr	r3, [r3, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009182:	4b2b      	ldr	r3, [pc, #172]	; (8009230 <prvSwitchTimerLists+0xc0>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	68db      	ldr	r3, [r3, #12]
 8009188:	68db      	ldr	r3, [r3, #12]
 800918a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	3304      	adds	r3, #4
 8009190:	4618      	mov	r0, r3
 8009192:	f7fe f8f5 	bl	8007380 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	6a1b      	ldr	r3, [r3, #32]
 800919a:	68f8      	ldr	r0, [r7, #12]
 800919c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80091a4:	f003 0304 	and.w	r3, r3, #4
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d02e      	beq.n	800920a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	699b      	ldr	r3, [r3, #24]
 80091b0:	693a      	ldr	r2, [r7, #16]
 80091b2:	4413      	add	r3, r2
 80091b4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80091b6:	68ba      	ldr	r2, [r7, #8]
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d90e      	bls.n	80091dc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	68ba      	ldr	r2, [r7, #8]
 80091c2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	68fa      	ldr	r2, [r7, #12]
 80091c8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80091ca:	4b19      	ldr	r3, [pc, #100]	; (8009230 <prvSwitchTimerLists+0xc0>)
 80091cc:	681a      	ldr	r2, [r3, #0]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	3304      	adds	r3, #4
 80091d2:	4619      	mov	r1, r3
 80091d4:	4610      	mov	r0, r2
 80091d6:	f7fe f89a 	bl	800730e <vListInsert>
 80091da:	e016      	b.n	800920a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80091dc:	2300      	movs	r3, #0
 80091de:	9300      	str	r3, [sp, #0]
 80091e0:	2300      	movs	r3, #0
 80091e2:	693a      	ldr	r2, [r7, #16]
 80091e4:	2100      	movs	r1, #0
 80091e6:	68f8      	ldr	r0, [r7, #12]
 80091e8:	f7ff fd60 	bl	8008cac <xTimerGenericCommand>
 80091ec:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d10a      	bne.n	800920a <prvSwitchTimerLists+0x9a>
	__asm volatile
 80091f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091f8:	f383 8811 	msr	BASEPRI, r3
 80091fc:	f3bf 8f6f 	isb	sy
 8009200:	f3bf 8f4f 	dsb	sy
 8009204:	603b      	str	r3, [r7, #0]
}
 8009206:	bf00      	nop
 8009208:	e7fe      	b.n	8009208 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800920a:	4b09      	ldr	r3, [pc, #36]	; (8009230 <prvSwitchTimerLists+0xc0>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d1b1      	bne.n	8009178 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009214:	4b06      	ldr	r3, [pc, #24]	; (8009230 <prvSwitchTimerLists+0xc0>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800921a:	4b06      	ldr	r3, [pc, #24]	; (8009234 <prvSwitchTimerLists+0xc4>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	4a04      	ldr	r2, [pc, #16]	; (8009230 <prvSwitchTimerLists+0xc0>)
 8009220:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009222:	4a04      	ldr	r2, [pc, #16]	; (8009234 <prvSwitchTimerLists+0xc4>)
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	6013      	str	r3, [r2, #0]
}
 8009228:	bf00      	nop
 800922a:	3718      	adds	r7, #24
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}
 8009230:	200014b8 	.word	0x200014b8
 8009234:	200014bc 	.word	0x200014bc

08009238 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b082      	sub	sp, #8
 800923c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800923e:	f000 f969 	bl	8009514 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009242:	4b15      	ldr	r3, [pc, #84]	; (8009298 <prvCheckForValidListAndQueue+0x60>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d120      	bne.n	800928c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800924a:	4814      	ldr	r0, [pc, #80]	; (800929c <prvCheckForValidListAndQueue+0x64>)
 800924c:	f7fe f80e 	bl	800726c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009250:	4813      	ldr	r0, [pc, #76]	; (80092a0 <prvCheckForValidListAndQueue+0x68>)
 8009252:	f7fe f80b 	bl	800726c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009256:	4b13      	ldr	r3, [pc, #76]	; (80092a4 <prvCheckForValidListAndQueue+0x6c>)
 8009258:	4a10      	ldr	r2, [pc, #64]	; (800929c <prvCheckForValidListAndQueue+0x64>)
 800925a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800925c:	4b12      	ldr	r3, [pc, #72]	; (80092a8 <prvCheckForValidListAndQueue+0x70>)
 800925e:	4a10      	ldr	r2, [pc, #64]	; (80092a0 <prvCheckForValidListAndQueue+0x68>)
 8009260:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009262:	2300      	movs	r3, #0
 8009264:	9300      	str	r3, [sp, #0]
 8009266:	4b11      	ldr	r3, [pc, #68]	; (80092ac <prvCheckForValidListAndQueue+0x74>)
 8009268:	4a11      	ldr	r2, [pc, #68]	; (80092b0 <prvCheckForValidListAndQueue+0x78>)
 800926a:	2110      	movs	r1, #16
 800926c:	200a      	movs	r0, #10
 800926e:	f7fe f919 	bl	80074a4 <xQueueGenericCreateStatic>
 8009272:	4603      	mov	r3, r0
 8009274:	4a08      	ldr	r2, [pc, #32]	; (8009298 <prvCheckForValidListAndQueue+0x60>)
 8009276:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009278:	4b07      	ldr	r3, [pc, #28]	; (8009298 <prvCheckForValidListAndQueue+0x60>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d005      	beq.n	800928c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009280:	4b05      	ldr	r3, [pc, #20]	; (8009298 <prvCheckForValidListAndQueue+0x60>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	490b      	ldr	r1, [pc, #44]	; (80092b4 <prvCheckForValidListAndQueue+0x7c>)
 8009286:	4618      	mov	r0, r3
 8009288:	f7fe fd6c 	bl	8007d64 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800928c:	f000 f972 	bl	8009574 <vPortExitCritical>
}
 8009290:	bf00      	nop
 8009292:	46bd      	mov	sp, r7
 8009294:	bd80      	pop	{r7, pc}
 8009296:	bf00      	nop
 8009298:	200014c0 	.word	0x200014c0
 800929c:	20001490 	.word	0x20001490
 80092a0:	200014a4 	.word	0x200014a4
 80092a4:	200014b8 	.word	0x200014b8
 80092a8:	200014bc 	.word	0x200014bc
 80092ac:	2000156c 	.word	0x2000156c
 80092b0:	200014cc 	.word	0x200014cc
 80092b4:	0800d53c 	.word	0x0800d53c

080092b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80092b8:	b480      	push	{r7}
 80092ba:	b085      	sub	sp, #20
 80092bc:	af00      	add	r7, sp, #0
 80092be:	60f8      	str	r0, [r7, #12]
 80092c0:	60b9      	str	r1, [r7, #8]
 80092c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	3b04      	subs	r3, #4
 80092c8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80092d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	3b04      	subs	r3, #4
 80092d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	f023 0201 	bic.w	r2, r3, #1
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	3b04      	subs	r3, #4
 80092e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80092e8:	4a0c      	ldr	r2, [pc, #48]	; (800931c <pxPortInitialiseStack+0x64>)
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	3b14      	subs	r3, #20
 80092f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80092f4:	687a      	ldr	r2, [r7, #4]
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	3b04      	subs	r3, #4
 80092fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	f06f 0202 	mvn.w	r2, #2
 8009306:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	3b20      	subs	r3, #32
 800930c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800930e:	68fb      	ldr	r3, [r7, #12]
}
 8009310:	4618      	mov	r0, r3
 8009312:	3714      	adds	r7, #20
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr
 800931c:	08009321 	.word	0x08009321

08009320 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009320:	b480      	push	{r7}
 8009322:	b085      	sub	sp, #20
 8009324:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009326:	2300      	movs	r3, #0
 8009328:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800932a:	4b12      	ldr	r3, [pc, #72]	; (8009374 <prvTaskExitError+0x54>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009332:	d00a      	beq.n	800934a <prvTaskExitError+0x2a>
	__asm volatile
 8009334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009338:	f383 8811 	msr	BASEPRI, r3
 800933c:	f3bf 8f6f 	isb	sy
 8009340:	f3bf 8f4f 	dsb	sy
 8009344:	60fb      	str	r3, [r7, #12]
}
 8009346:	bf00      	nop
 8009348:	e7fe      	b.n	8009348 <prvTaskExitError+0x28>
	__asm volatile
 800934a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800934e:	f383 8811 	msr	BASEPRI, r3
 8009352:	f3bf 8f6f 	isb	sy
 8009356:	f3bf 8f4f 	dsb	sy
 800935a:	60bb      	str	r3, [r7, #8]
}
 800935c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800935e:	bf00      	nop
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d0fc      	beq.n	8009360 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009366:	bf00      	nop
 8009368:	bf00      	nop
 800936a:	3714      	adds	r7, #20
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr
 8009374:	20000018 	.word	0x20000018
	...

08009380 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009380:	4b07      	ldr	r3, [pc, #28]	; (80093a0 <pxCurrentTCBConst2>)
 8009382:	6819      	ldr	r1, [r3, #0]
 8009384:	6808      	ldr	r0, [r1, #0]
 8009386:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800938a:	f380 8809 	msr	PSP, r0
 800938e:	f3bf 8f6f 	isb	sy
 8009392:	f04f 0000 	mov.w	r0, #0
 8009396:	f380 8811 	msr	BASEPRI, r0
 800939a:	4770      	bx	lr
 800939c:	f3af 8000 	nop.w

080093a0 <pxCurrentTCBConst2>:
 80093a0:	20000f90 	.word	0x20000f90
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80093a4:	bf00      	nop
 80093a6:	bf00      	nop

080093a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80093a8:	4808      	ldr	r0, [pc, #32]	; (80093cc <prvPortStartFirstTask+0x24>)
 80093aa:	6800      	ldr	r0, [r0, #0]
 80093ac:	6800      	ldr	r0, [r0, #0]
 80093ae:	f380 8808 	msr	MSP, r0
 80093b2:	f04f 0000 	mov.w	r0, #0
 80093b6:	f380 8814 	msr	CONTROL, r0
 80093ba:	b662      	cpsie	i
 80093bc:	b661      	cpsie	f
 80093be:	f3bf 8f4f 	dsb	sy
 80093c2:	f3bf 8f6f 	isb	sy
 80093c6:	df00      	svc	0
 80093c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80093ca:	bf00      	nop
 80093cc:	e000ed08 	.word	0xe000ed08

080093d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b086      	sub	sp, #24
 80093d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80093d6:	4b46      	ldr	r3, [pc, #280]	; (80094f0 <xPortStartScheduler+0x120>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a46      	ldr	r2, [pc, #280]	; (80094f4 <xPortStartScheduler+0x124>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d10a      	bne.n	80093f6 <xPortStartScheduler+0x26>
	__asm volatile
 80093e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093e4:	f383 8811 	msr	BASEPRI, r3
 80093e8:	f3bf 8f6f 	isb	sy
 80093ec:	f3bf 8f4f 	dsb	sy
 80093f0:	613b      	str	r3, [r7, #16]
}
 80093f2:	bf00      	nop
 80093f4:	e7fe      	b.n	80093f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80093f6:	4b3e      	ldr	r3, [pc, #248]	; (80094f0 <xPortStartScheduler+0x120>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	4a3f      	ldr	r2, [pc, #252]	; (80094f8 <xPortStartScheduler+0x128>)
 80093fc:	4293      	cmp	r3, r2
 80093fe:	d10a      	bne.n	8009416 <xPortStartScheduler+0x46>
	__asm volatile
 8009400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009404:	f383 8811 	msr	BASEPRI, r3
 8009408:	f3bf 8f6f 	isb	sy
 800940c:	f3bf 8f4f 	dsb	sy
 8009410:	60fb      	str	r3, [r7, #12]
}
 8009412:	bf00      	nop
 8009414:	e7fe      	b.n	8009414 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009416:	4b39      	ldr	r3, [pc, #228]	; (80094fc <xPortStartScheduler+0x12c>)
 8009418:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	781b      	ldrb	r3, [r3, #0]
 800941e:	b2db      	uxtb	r3, r3
 8009420:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009422:	697b      	ldr	r3, [r7, #20]
 8009424:	22ff      	movs	r2, #255	; 0xff
 8009426:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	781b      	ldrb	r3, [r3, #0]
 800942c:	b2db      	uxtb	r3, r3
 800942e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009430:	78fb      	ldrb	r3, [r7, #3]
 8009432:	b2db      	uxtb	r3, r3
 8009434:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009438:	b2da      	uxtb	r2, r3
 800943a:	4b31      	ldr	r3, [pc, #196]	; (8009500 <xPortStartScheduler+0x130>)
 800943c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800943e:	4b31      	ldr	r3, [pc, #196]	; (8009504 <xPortStartScheduler+0x134>)
 8009440:	2207      	movs	r2, #7
 8009442:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009444:	e009      	b.n	800945a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009446:	4b2f      	ldr	r3, [pc, #188]	; (8009504 <xPortStartScheduler+0x134>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	3b01      	subs	r3, #1
 800944c:	4a2d      	ldr	r2, [pc, #180]	; (8009504 <xPortStartScheduler+0x134>)
 800944e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009450:	78fb      	ldrb	r3, [r7, #3]
 8009452:	b2db      	uxtb	r3, r3
 8009454:	005b      	lsls	r3, r3, #1
 8009456:	b2db      	uxtb	r3, r3
 8009458:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800945a:	78fb      	ldrb	r3, [r7, #3]
 800945c:	b2db      	uxtb	r3, r3
 800945e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009462:	2b80      	cmp	r3, #128	; 0x80
 8009464:	d0ef      	beq.n	8009446 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009466:	4b27      	ldr	r3, [pc, #156]	; (8009504 <xPortStartScheduler+0x134>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f1c3 0307 	rsb	r3, r3, #7
 800946e:	2b04      	cmp	r3, #4
 8009470:	d00a      	beq.n	8009488 <xPortStartScheduler+0xb8>
	__asm volatile
 8009472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009476:	f383 8811 	msr	BASEPRI, r3
 800947a:	f3bf 8f6f 	isb	sy
 800947e:	f3bf 8f4f 	dsb	sy
 8009482:	60bb      	str	r3, [r7, #8]
}
 8009484:	bf00      	nop
 8009486:	e7fe      	b.n	8009486 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009488:	4b1e      	ldr	r3, [pc, #120]	; (8009504 <xPortStartScheduler+0x134>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	021b      	lsls	r3, r3, #8
 800948e:	4a1d      	ldr	r2, [pc, #116]	; (8009504 <xPortStartScheduler+0x134>)
 8009490:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009492:	4b1c      	ldr	r3, [pc, #112]	; (8009504 <xPortStartScheduler+0x134>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800949a:	4a1a      	ldr	r2, [pc, #104]	; (8009504 <xPortStartScheduler+0x134>)
 800949c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	b2da      	uxtb	r2, r3
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80094a6:	4b18      	ldr	r3, [pc, #96]	; (8009508 <xPortStartScheduler+0x138>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	4a17      	ldr	r2, [pc, #92]	; (8009508 <xPortStartScheduler+0x138>)
 80094ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80094b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80094b2:	4b15      	ldr	r3, [pc, #84]	; (8009508 <xPortStartScheduler+0x138>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4a14      	ldr	r2, [pc, #80]	; (8009508 <xPortStartScheduler+0x138>)
 80094b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80094bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80094be:	f000 f8dd 	bl	800967c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80094c2:	4b12      	ldr	r3, [pc, #72]	; (800950c <xPortStartScheduler+0x13c>)
 80094c4:	2200      	movs	r2, #0
 80094c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80094c8:	f000 f8fc 	bl	80096c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80094cc:	4b10      	ldr	r3, [pc, #64]	; (8009510 <xPortStartScheduler+0x140>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	4a0f      	ldr	r2, [pc, #60]	; (8009510 <xPortStartScheduler+0x140>)
 80094d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80094d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80094d8:	f7ff ff66 	bl	80093a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80094dc:	f7ff f852 	bl	8008584 <vTaskSwitchContext>
	prvTaskExitError();
 80094e0:	f7ff ff1e 	bl	8009320 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80094e4:	2300      	movs	r3, #0
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	3718      	adds	r7, #24
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
 80094ee:	bf00      	nop
 80094f0:	e000ed00 	.word	0xe000ed00
 80094f4:	410fc271 	.word	0x410fc271
 80094f8:	410fc270 	.word	0x410fc270
 80094fc:	e000e400 	.word	0xe000e400
 8009500:	200015bc 	.word	0x200015bc
 8009504:	200015c0 	.word	0x200015c0
 8009508:	e000ed20 	.word	0xe000ed20
 800950c:	20000018 	.word	0x20000018
 8009510:	e000ef34 	.word	0xe000ef34

08009514 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009514:	b480      	push	{r7}
 8009516:	b083      	sub	sp, #12
 8009518:	af00      	add	r7, sp, #0
	__asm volatile
 800951a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800951e:	f383 8811 	msr	BASEPRI, r3
 8009522:	f3bf 8f6f 	isb	sy
 8009526:	f3bf 8f4f 	dsb	sy
 800952a:	607b      	str	r3, [r7, #4]
}
 800952c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800952e:	4b0f      	ldr	r3, [pc, #60]	; (800956c <vPortEnterCritical+0x58>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	3301      	adds	r3, #1
 8009534:	4a0d      	ldr	r2, [pc, #52]	; (800956c <vPortEnterCritical+0x58>)
 8009536:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009538:	4b0c      	ldr	r3, [pc, #48]	; (800956c <vPortEnterCritical+0x58>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	2b01      	cmp	r3, #1
 800953e:	d10f      	bne.n	8009560 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009540:	4b0b      	ldr	r3, [pc, #44]	; (8009570 <vPortEnterCritical+0x5c>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	b2db      	uxtb	r3, r3
 8009546:	2b00      	cmp	r3, #0
 8009548:	d00a      	beq.n	8009560 <vPortEnterCritical+0x4c>
	__asm volatile
 800954a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800954e:	f383 8811 	msr	BASEPRI, r3
 8009552:	f3bf 8f6f 	isb	sy
 8009556:	f3bf 8f4f 	dsb	sy
 800955a:	603b      	str	r3, [r7, #0]
}
 800955c:	bf00      	nop
 800955e:	e7fe      	b.n	800955e <vPortEnterCritical+0x4a>
	}
}
 8009560:	bf00      	nop
 8009562:	370c      	adds	r7, #12
 8009564:	46bd      	mov	sp, r7
 8009566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956a:	4770      	bx	lr
 800956c:	20000018 	.word	0x20000018
 8009570:	e000ed04 	.word	0xe000ed04

08009574 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009574:	b480      	push	{r7}
 8009576:	b083      	sub	sp, #12
 8009578:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800957a:	4b12      	ldr	r3, [pc, #72]	; (80095c4 <vPortExitCritical+0x50>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d10a      	bne.n	8009598 <vPortExitCritical+0x24>
	__asm volatile
 8009582:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009586:	f383 8811 	msr	BASEPRI, r3
 800958a:	f3bf 8f6f 	isb	sy
 800958e:	f3bf 8f4f 	dsb	sy
 8009592:	607b      	str	r3, [r7, #4]
}
 8009594:	bf00      	nop
 8009596:	e7fe      	b.n	8009596 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009598:	4b0a      	ldr	r3, [pc, #40]	; (80095c4 <vPortExitCritical+0x50>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	3b01      	subs	r3, #1
 800959e:	4a09      	ldr	r2, [pc, #36]	; (80095c4 <vPortExitCritical+0x50>)
 80095a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80095a2:	4b08      	ldr	r3, [pc, #32]	; (80095c4 <vPortExitCritical+0x50>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d105      	bne.n	80095b6 <vPortExitCritical+0x42>
 80095aa:	2300      	movs	r3, #0
 80095ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	f383 8811 	msr	BASEPRI, r3
}
 80095b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80095b6:	bf00      	nop
 80095b8:	370c      	adds	r7, #12
 80095ba:	46bd      	mov	sp, r7
 80095bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c0:	4770      	bx	lr
 80095c2:	bf00      	nop
 80095c4:	20000018 	.word	0x20000018
	...

080095d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80095d0:	f3ef 8009 	mrs	r0, PSP
 80095d4:	f3bf 8f6f 	isb	sy
 80095d8:	4b15      	ldr	r3, [pc, #84]	; (8009630 <pxCurrentTCBConst>)
 80095da:	681a      	ldr	r2, [r3, #0]
 80095dc:	f01e 0f10 	tst.w	lr, #16
 80095e0:	bf08      	it	eq
 80095e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80095e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ea:	6010      	str	r0, [r2, #0]
 80095ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80095f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80095f4:	f380 8811 	msr	BASEPRI, r0
 80095f8:	f3bf 8f4f 	dsb	sy
 80095fc:	f3bf 8f6f 	isb	sy
 8009600:	f7fe ffc0 	bl	8008584 <vTaskSwitchContext>
 8009604:	f04f 0000 	mov.w	r0, #0
 8009608:	f380 8811 	msr	BASEPRI, r0
 800960c:	bc09      	pop	{r0, r3}
 800960e:	6819      	ldr	r1, [r3, #0]
 8009610:	6808      	ldr	r0, [r1, #0]
 8009612:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009616:	f01e 0f10 	tst.w	lr, #16
 800961a:	bf08      	it	eq
 800961c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009620:	f380 8809 	msr	PSP, r0
 8009624:	f3bf 8f6f 	isb	sy
 8009628:	4770      	bx	lr
 800962a:	bf00      	nop
 800962c:	f3af 8000 	nop.w

08009630 <pxCurrentTCBConst>:
 8009630:	20000f90 	.word	0x20000f90
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009634:	bf00      	nop
 8009636:	bf00      	nop

08009638 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b082      	sub	sp, #8
 800963c:	af00      	add	r7, sp, #0
	__asm volatile
 800963e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009642:	f383 8811 	msr	BASEPRI, r3
 8009646:	f3bf 8f6f 	isb	sy
 800964a:	f3bf 8f4f 	dsb	sy
 800964e:	607b      	str	r3, [r7, #4]
}
 8009650:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009652:	f7fe fedd 	bl	8008410 <xTaskIncrementTick>
 8009656:	4603      	mov	r3, r0
 8009658:	2b00      	cmp	r3, #0
 800965a:	d003      	beq.n	8009664 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800965c:	4b06      	ldr	r3, [pc, #24]	; (8009678 <xPortSysTickHandler+0x40>)
 800965e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009662:	601a      	str	r2, [r3, #0]
 8009664:	2300      	movs	r3, #0
 8009666:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	f383 8811 	msr	BASEPRI, r3
}
 800966e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009670:	bf00      	nop
 8009672:	3708      	adds	r7, #8
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}
 8009678:	e000ed04 	.word	0xe000ed04

0800967c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800967c:	b480      	push	{r7}
 800967e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009680:	4b0b      	ldr	r3, [pc, #44]	; (80096b0 <vPortSetupTimerInterrupt+0x34>)
 8009682:	2200      	movs	r2, #0
 8009684:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009686:	4b0b      	ldr	r3, [pc, #44]	; (80096b4 <vPortSetupTimerInterrupt+0x38>)
 8009688:	2200      	movs	r2, #0
 800968a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800968c:	4b0a      	ldr	r3, [pc, #40]	; (80096b8 <vPortSetupTimerInterrupt+0x3c>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a0a      	ldr	r2, [pc, #40]	; (80096bc <vPortSetupTimerInterrupt+0x40>)
 8009692:	fba2 2303 	umull	r2, r3, r2, r3
 8009696:	099b      	lsrs	r3, r3, #6
 8009698:	4a09      	ldr	r2, [pc, #36]	; (80096c0 <vPortSetupTimerInterrupt+0x44>)
 800969a:	3b01      	subs	r3, #1
 800969c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800969e:	4b04      	ldr	r3, [pc, #16]	; (80096b0 <vPortSetupTimerInterrupt+0x34>)
 80096a0:	2207      	movs	r2, #7
 80096a2:	601a      	str	r2, [r3, #0]
}
 80096a4:	bf00      	nop
 80096a6:	46bd      	mov	sp, r7
 80096a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ac:	4770      	bx	lr
 80096ae:	bf00      	nop
 80096b0:	e000e010 	.word	0xe000e010
 80096b4:	e000e018 	.word	0xe000e018
 80096b8:	2000000c 	.word	0x2000000c
 80096bc:	10624dd3 	.word	0x10624dd3
 80096c0:	e000e014 	.word	0xe000e014

080096c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80096c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80096d4 <vPortEnableVFP+0x10>
 80096c8:	6801      	ldr	r1, [r0, #0]
 80096ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80096ce:	6001      	str	r1, [r0, #0]
 80096d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80096d2:	bf00      	nop
 80096d4:	e000ed88 	.word	0xe000ed88

080096d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80096d8:	b480      	push	{r7}
 80096da:	b085      	sub	sp, #20
 80096dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80096de:	f3ef 8305 	mrs	r3, IPSR
 80096e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	2b0f      	cmp	r3, #15
 80096e8:	d914      	bls.n	8009714 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80096ea:	4a17      	ldr	r2, [pc, #92]	; (8009748 <vPortValidateInterruptPriority+0x70>)
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	4413      	add	r3, r2
 80096f0:	781b      	ldrb	r3, [r3, #0]
 80096f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80096f4:	4b15      	ldr	r3, [pc, #84]	; (800974c <vPortValidateInterruptPriority+0x74>)
 80096f6:	781b      	ldrb	r3, [r3, #0]
 80096f8:	7afa      	ldrb	r2, [r7, #11]
 80096fa:	429a      	cmp	r2, r3
 80096fc:	d20a      	bcs.n	8009714 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80096fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009702:	f383 8811 	msr	BASEPRI, r3
 8009706:	f3bf 8f6f 	isb	sy
 800970a:	f3bf 8f4f 	dsb	sy
 800970e:	607b      	str	r3, [r7, #4]
}
 8009710:	bf00      	nop
 8009712:	e7fe      	b.n	8009712 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009714:	4b0e      	ldr	r3, [pc, #56]	; (8009750 <vPortValidateInterruptPriority+0x78>)
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800971c:	4b0d      	ldr	r3, [pc, #52]	; (8009754 <vPortValidateInterruptPriority+0x7c>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	429a      	cmp	r2, r3
 8009722:	d90a      	bls.n	800973a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009728:	f383 8811 	msr	BASEPRI, r3
 800972c:	f3bf 8f6f 	isb	sy
 8009730:	f3bf 8f4f 	dsb	sy
 8009734:	603b      	str	r3, [r7, #0]
}
 8009736:	bf00      	nop
 8009738:	e7fe      	b.n	8009738 <vPortValidateInterruptPriority+0x60>
	}
 800973a:	bf00      	nop
 800973c:	3714      	adds	r7, #20
 800973e:	46bd      	mov	sp, r7
 8009740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009744:	4770      	bx	lr
 8009746:	bf00      	nop
 8009748:	e000e3f0 	.word	0xe000e3f0
 800974c:	200015bc 	.word	0x200015bc
 8009750:	e000ed0c 	.word	0xe000ed0c
 8009754:	200015c0 	.word	0x200015c0

08009758 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b08a      	sub	sp, #40	; 0x28
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009760:	2300      	movs	r3, #0
 8009762:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009764:	f7fe fd98 	bl	8008298 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009768:	4b5b      	ldr	r3, [pc, #364]	; (80098d8 <pvPortMalloc+0x180>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d101      	bne.n	8009774 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009770:	f000 f920 	bl	80099b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009774:	4b59      	ldr	r3, [pc, #356]	; (80098dc <pvPortMalloc+0x184>)
 8009776:	681a      	ldr	r2, [r3, #0]
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	4013      	ands	r3, r2
 800977c:	2b00      	cmp	r3, #0
 800977e:	f040 8093 	bne.w	80098a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d01d      	beq.n	80097c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009788:	2208      	movs	r2, #8
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	4413      	add	r3, r2
 800978e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f003 0307 	and.w	r3, r3, #7
 8009796:	2b00      	cmp	r3, #0
 8009798:	d014      	beq.n	80097c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f023 0307 	bic.w	r3, r3, #7
 80097a0:	3308      	adds	r3, #8
 80097a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	f003 0307 	and.w	r3, r3, #7
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d00a      	beq.n	80097c4 <pvPortMalloc+0x6c>
	__asm volatile
 80097ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097b2:	f383 8811 	msr	BASEPRI, r3
 80097b6:	f3bf 8f6f 	isb	sy
 80097ba:	f3bf 8f4f 	dsb	sy
 80097be:	617b      	str	r3, [r7, #20]
}
 80097c0:	bf00      	nop
 80097c2:	e7fe      	b.n	80097c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d06e      	beq.n	80098a8 <pvPortMalloc+0x150>
 80097ca:	4b45      	ldr	r3, [pc, #276]	; (80098e0 <pvPortMalloc+0x188>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	687a      	ldr	r2, [r7, #4]
 80097d0:	429a      	cmp	r2, r3
 80097d2:	d869      	bhi.n	80098a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80097d4:	4b43      	ldr	r3, [pc, #268]	; (80098e4 <pvPortMalloc+0x18c>)
 80097d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80097d8:	4b42      	ldr	r3, [pc, #264]	; (80098e4 <pvPortMalloc+0x18c>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80097de:	e004      	b.n	80097ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80097e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80097e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80097ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	687a      	ldr	r2, [r7, #4]
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d903      	bls.n	80097fc <pvPortMalloc+0xa4>
 80097f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d1f1      	bne.n	80097e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80097fc:	4b36      	ldr	r3, [pc, #216]	; (80098d8 <pvPortMalloc+0x180>)
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009802:	429a      	cmp	r2, r3
 8009804:	d050      	beq.n	80098a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009806:	6a3b      	ldr	r3, [r7, #32]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	2208      	movs	r2, #8
 800980c:	4413      	add	r3, r2
 800980e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009812:	681a      	ldr	r2, [r3, #0]
 8009814:	6a3b      	ldr	r3, [r7, #32]
 8009816:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800981a:	685a      	ldr	r2, [r3, #4]
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	1ad2      	subs	r2, r2, r3
 8009820:	2308      	movs	r3, #8
 8009822:	005b      	lsls	r3, r3, #1
 8009824:	429a      	cmp	r2, r3
 8009826:	d91f      	bls.n	8009868 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009828:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	4413      	add	r3, r2
 800982e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009830:	69bb      	ldr	r3, [r7, #24]
 8009832:	f003 0307 	and.w	r3, r3, #7
 8009836:	2b00      	cmp	r3, #0
 8009838:	d00a      	beq.n	8009850 <pvPortMalloc+0xf8>
	__asm volatile
 800983a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800983e:	f383 8811 	msr	BASEPRI, r3
 8009842:	f3bf 8f6f 	isb	sy
 8009846:	f3bf 8f4f 	dsb	sy
 800984a:	613b      	str	r3, [r7, #16]
}
 800984c:	bf00      	nop
 800984e:	e7fe      	b.n	800984e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009852:	685a      	ldr	r2, [r3, #4]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	1ad2      	subs	r2, r2, r3
 8009858:	69bb      	ldr	r3, [r7, #24]
 800985a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800985c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800985e:	687a      	ldr	r2, [r7, #4]
 8009860:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009862:	69b8      	ldr	r0, [r7, #24]
 8009864:	f000 f908 	bl	8009a78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009868:	4b1d      	ldr	r3, [pc, #116]	; (80098e0 <pvPortMalloc+0x188>)
 800986a:	681a      	ldr	r2, [r3, #0]
 800986c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800986e:	685b      	ldr	r3, [r3, #4]
 8009870:	1ad3      	subs	r3, r2, r3
 8009872:	4a1b      	ldr	r2, [pc, #108]	; (80098e0 <pvPortMalloc+0x188>)
 8009874:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009876:	4b1a      	ldr	r3, [pc, #104]	; (80098e0 <pvPortMalloc+0x188>)
 8009878:	681a      	ldr	r2, [r3, #0]
 800987a:	4b1b      	ldr	r3, [pc, #108]	; (80098e8 <pvPortMalloc+0x190>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	429a      	cmp	r2, r3
 8009880:	d203      	bcs.n	800988a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009882:	4b17      	ldr	r3, [pc, #92]	; (80098e0 <pvPortMalloc+0x188>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4a18      	ldr	r2, [pc, #96]	; (80098e8 <pvPortMalloc+0x190>)
 8009888:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800988a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800988c:	685a      	ldr	r2, [r3, #4]
 800988e:	4b13      	ldr	r3, [pc, #76]	; (80098dc <pvPortMalloc+0x184>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	431a      	orrs	r2, r3
 8009894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009896:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800989a:	2200      	movs	r2, #0
 800989c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800989e:	4b13      	ldr	r3, [pc, #76]	; (80098ec <pvPortMalloc+0x194>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	3301      	adds	r3, #1
 80098a4:	4a11      	ldr	r2, [pc, #68]	; (80098ec <pvPortMalloc+0x194>)
 80098a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80098a8:	f7fe fd04 	bl	80082b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80098ac:	69fb      	ldr	r3, [r7, #28]
 80098ae:	f003 0307 	and.w	r3, r3, #7
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d00a      	beq.n	80098cc <pvPortMalloc+0x174>
	__asm volatile
 80098b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ba:	f383 8811 	msr	BASEPRI, r3
 80098be:	f3bf 8f6f 	isb	sy
 80098c2:	f3bf 8f4f 	dsb	sy
 80098c6:	60fb      	str	r3, [r7, #12]
}
 80098c8:	bf00      	nop
 80098ca:	e7fe      	b.n	80098ca <pvPortMalloc+0x172>
	return pvReturn;
 80098cc:	69fb      	ldr	r3, [r7, #28]
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3728      	adds	r7, #40	; 0x28
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}
 80098d6:	bf00      	nop
 80098d8:	200051cc 	.word	0x200051cc
 80098dc:	200051e0 	.word	0x200051e0
 80098e0:	200051d0 	.word	0x200051d0
 80098e4:	200051c4 	.word	0x200051c4
 80098e8:	200051d4 	.word	0x200051d4
 80098ec:	200051d8 	.word	0x200051d8

080098f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b086      	sub	sp, #24
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d04d      	beq.n	800999e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009902:	2308      	movs	r3, #8
 8009904:	425b      	negs	r3, r3
 8009906:	697a      	ldr	r2, [r7, #20]
 8009908:	4413      	add	r3, r2
 800990a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800990c:	697b      	ldr	r3, [r7, #20]
 800990e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	685a      	ldr	r2, [r3, #4]
 8009914:	4b24      	ldr	r3, [pc, #144]	; (80099a8 <vPortFree+0xb8>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4013      	ands	r3, r2
 800991a:	2b00      	cmp	r3, #0
 800991c:	d10a      	bne.n	8009934 <vPortFree+0x44>
	__asm volatile
 800991e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009922:	f383 8811 	msr	BASEPRI, r3
 8009926:	f3bf 8f6f 	isb	sy
 800992a:	f3bf 8f4f 	dsb	sy
 800992e:	60fb      	str	r3, [r7, #12]
}
 8009930:	bf00      	nop
 8009932:	e7fe      	b.n	8009932 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009934:	693b      	ldr	r3, [r7, #16]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00a      	beq.n	8009952 <vPortFree+0x62>
	__asm volatile
 800993c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009940:	f383 8811 	msr	BASEPRI, r3
 8009944:	f3bf 8f6f 	isb	sy
 8009948:	f3bf 8f4f 	dsb	sy
 800994c:	60bb      	str	r3, [r7, #8]
}
 800994e:	bf00      	nop
 8009950:	e7fe      	b.n	8009950 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	685a      	ldr	r2, [r3, #4]
 8009956:	4b14      	ldr	r3, [pc, #80]	; (80099a8 <vPortFree+0xb8>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	4013      	ands	r3, r2
 800995c:	2b00      	cmp	r3, #0
 800995e:	d01e      	beq.n	800999e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d11a      	bne.n	800999e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	685a      	ldr	r2, [r3, #4]
 800996c:	4b0e      	ldr	r3, [pc, #56]	; (80099a8 <vPortFree+0xb8>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	43db      	mvns	r3, r3
 8009972:	401a      	ands	r2, r3
 8009974:	693b      	ldr	r3, [r7, #16]
 8009976:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009978:	f7fe fc8e 	bl	8008298 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	685a      	ldr	r2, [r3, #4]
 8009980:	4b0a      	ldr	r3, [pc, #40]	; (80099ac <vPortFree+0xbc>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	4413      	add	r3, r2
 8009986:	4a09      	ldr	r2, [pc, #36]	; (80099ac <vPortFree+0xbc>)
 8009988:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800998a:	6938      	ldr	r0, [r7, #16]
 800998c:	f000 f874 	bl	8009a78 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009990:	4b07      	ldr	r3, [pc, #28]	; (80099b0 <vPortFree+0xc0>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	3301      	adds	r3, #1
 8009996:	4a06      	ldr	r2, [pc, #24]	; (80099b0 <vPortFree+0xc0>)
 8009998:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800999a:	f7fe fc8b 	bl	80082b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800999e:	bf00      	nop
 80099a0:	3718      	adds	r7, #24
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}
 80099a6:	bf00      	nop
 80099a8:	200051e0 	.word	0x200051e0
 80099ac:	200051d0 	.word	0x200051d0
 80099b0:	200051dc 	.word	0x200051dc

080099b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80099b4:	b480      	push	{r7}
 80099b6:	b085      	sub	sp, #20
 80099b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80099ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80099be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80099c0:	4b27      	ldr	r3, [pc, #156]	; (8009a60 <prvHeapInit+0xac>)
 80099c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	f003 0307 	and.w	r3, r3, #7
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d00c      	beq.n	80099e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	3307      	adds	r3, #7
 80099d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f023 0307 	bic.w	r3, r3, #7
 80099da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80099dc:	68ba      	ldr	r2, [r7, #8]
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	1ad3      	subs	r3, r2, r3
 80099e2:	4a1f      	ldr	r2, [pc, #124]	; (8009a60 <prvHeapInit+0xac>)
 80099e4:	4413      	add	r3, r2
 80099e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80099ec:	4a1d      	ldr	r2, [pc, #116]	; (8009a64 <prvHeapInit+0xb0>)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80099f2:	4b1c      	ldr	r3, [pc, #112]	; (8009a64 <prvHeapInit+0xb0>)
 80099f4:	2200      	movs	r2, #0
 80099f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	68ba      	ldr	r2, [r7, #8]
 80099fc:	4413      	add	r3, r2
 80099fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009a00:	2208      	movs	r2, #8
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	1a9b      	subs	r3, r3, r2
 8009a06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	f023 0307 	bic.w	r3, r3, #7
 8009a0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	4a15      	ldr	r2, [pc, #84]	; (8009a68 <prvHeapInit+0xb4>)
 8009a14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009a16:	4b14      	ldr	r3, [pc, #80]	; (8009a68 <prvHeapInit+0xb4>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009a1e:	4b12      	ldr	r3, [pc, #72]	; (8009a68 <prvHeapInit+0xb4>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2200      	movs	r2, #0
 8009a24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	68fa      	ldr	r2, [r7, #12]
 8009a2e:	1ad2      	subs	r2, r2, r3
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009a34:	4b0c      	ldr	r3, [pc, #48]	; (8009a68 <prvHeapInit+0xb4>)
 8009a36:	681a      	ldr	r2, [r3, #0]
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	685b      	ldr	r3, [r3, #4]
 8009a40:	4a0a      	ldr	r2, [pc, #40]	; (8009a6c <prvHeapInit+0xb8>)
 8009a42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	4a09      	ldr	r2, [pc, #36]	; (8009a70 <prvHeapInit+0xbc>)
 8009a4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009a4c:	4b09      	ldr	r3, [pc, #36]	; (8009a74 <prvHeapInit+0xc0>)
 8009a4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009a52:	601a      	str	r2, [r3, #0]
}
 8009a54:	bf00      	nop
 8009a56:	3714      	adds	r7, #20
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5e:	4770      	bx	lr
 8009a60:	200015c4 	.word	0x200015c4
 8009a64:	200051c4 	.word	0x200051c4
 8009a68:	200051cc 	.word	0x200051cc
 8009a6c:	200051d4 	.word	0x200051d4
 8009a70:	200051d0 	.word	0x200051d0
 8009a74:	200051e0 	.word	0x200051e0

08009a78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b085      	sub	sp, #20
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009a80:	4b28      	ldr	r3, [pc, #160]	; (8009b24 <prvInsertBlockIntoFreeList+0xac>)
 8009a82:	60fb      	str	r3, [r7, #12]
 8009a84:	e002      	b.n	8009a8c <prvInsertBlockIntoFreeList+0x14>
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	60fb      	str	r3, [r7, #12]
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	687a      	ldr	r2, [r7, #4]
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d8f7      	bhi.n	8009a86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	685b      	ldr	r3, [r3, #4]
 8009a9e:	68ba      	ldr	r2, [r7, #8]
 8009aa0:	4413      	add	r3, r2
 8009aa2:	687a      	ldr	r2, [r7, #4]
 8009aa4:	429a      	cmp	r2, r3
 8009aa6:	d108      	bne.n	8009aba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	685a      	ldr	r2, [r3, #4]
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	685b      	ldr	r3, [r3, #4]
 8009ab0:	441a      	add	r2, r3
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	68ba      	ldr	r2, [r7, #8]
 8009ac4:	441a      	add	r2, r3
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	429a      	cmp	r2, r3
 8009acc:	d118      	bne.n	8009b00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681a      	ldr	r2, [r3, #0]
 8009ad2:	4b15      	ldr	r3, [pc, #84]	; (8009b28 <prvInsertBlockIntoFreeList+0xb0>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	429a      	cmp	r2, r3
 8009ad8:	d00d      	beq.n	8009af6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	685a      	ldr	r2, [r3, #4]
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	685b      	ldr	r3, [r3, #4]
 8009ae4:	441a      	add	r2, r3
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	681a      	ldr	r2, [r3, #0]
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	601a      	str	r2, [r3, #0]
 8009af4:	e008      	b.n	8009b08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009af6:	4b0c      	ldr	r3, [pc, #48]	; (8009b28 <prvInsertBlockIntoFreeList+0xb0>)
 8009af8:	681a      	ldr	r2, [r3, #0]
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	601a      	str	r2, [r3, #0]
 8009afe:	e003      	b.n	8009b08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681a      	ldr	r2, [r3, #0]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009b08:	68fa      	ldr	r2, [r7, #12]
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	d002      	beq.n	8009b16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	687a      	ldr	r2, [r7, #4]
 8009b14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b16:	bf00      	nop
 8009b18:	3714      	adds	r7, #20
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b20:	4770      	bx	lr
 8009b22:	bf00      	nop
 8009b24:	200051c4 	.word	0x200051c4
 8009b28:	200051cc 	.word	0x200051cc

08009b2c <__errno>:
 8009b2c:	4b01      	ldr	r3, [pc, #4]	; (8009b34 <__errno+0x8>)
 8009b2e:	6818      	ldr	r0, [r3, #0]
 8009b30:	4770      	bx	lr
 8009b32:	bf00      	nop
 8009b34:	2000001c 	.word	0x2000001c

08009b38 <__libc_init_array>:
 8009b38:	b570      	push	{r4, r5, r6, lr}
 8009b3a:	4d0d      	ldr	r5, [pc, #52]	; (8009b70 <__libc_init_array+0x38>)
 8009b3c:	4c0d      	ldr	r4, [pc, #52]	; (8009b74 <__libc_init_array+0x3c>)
 8009b3e:	1b64      	subs	r4, r4, r5
 8009b40:	10a4      	asrs	r4, r4, #2
 8009b42:	2600      	movs	r6, #0
 8009b44:	42a6      	cmp	r6, r4
 8009b46:	d109      	bne.n	8009b5c <__libc_init_array+0x24>
 8009b48:	4d0b      	ldr	r5, [pc, #44]	; (8009b78 <__libc_init_array+0x40>)
 8009b4a:	4c0c      	ldr	r4, [pc, #48]	; (8009b7c <__libc_init_array+0x44>)
 8009b4c:	f003 fc2e 	bl	800d3ac <_init>
 8009b50:	1b64      	subs	r4, r4, r5
 8009b52:	10a4      	asrs	r4, r4, #2
 8009b54:	2600      	movs	r6, #0
 8009b56:	42a6      	cmp	r6, r4
 8009b58:	d105      	bne.n	8009b66 <__libc_init_array+0x2e>
 8009b5a:	bd70      	pop	{r4, r5, r6, pc}
 8009b5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b60:	4798      	blx	r3
 8009b62:	3601      	adds	r6, #1
 8009b64:	e7ee      	b.n	8009b44 <__libc_init_array+0xc>
 8009b66:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b6a:	4798      	blx	r3
 8009b6c:	3601      	adds	r6, #1
 8009b6e:	e7f2      	b.n	8009b56 <__libc_init_array+0x1e>
 8009b70:	0800e548 	.word	0x0800e548
 8009b74:	0800e548 	.word	0x0800e548
 8009b78:	0800e548 	.word	0x0800e548
 8009b7c:	0800e54c 	.word	0x0800e54c

08009b80 <memcpy>:
 8009b80:	440a      	add	r2, r1
 8009b82:	4291      	cmp	r1, r2
 8009b84:	f100 33ff 	add.w	r3, r0, #4294967295
 8009b88:	d100      	bne.n	8009b8c <memcpy+0xc>
 8009b8a:	4770      	bx	lr
 8009b8c:	b510      	push	{r4, lr}
 8009b8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b96:	4291      	cmp	r1, r2
 8009b98:	d1f9      	bne.n	8009b8e <memcpy+0xe>
 8009b9a:	bd10      	pop	{r4, pc}

08009b9c <memset>:
 8009b9c:	4402      	add	r2, r0
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d100      	bne.n	8009ba6 <memset+0xa>
 8009ba4:	4770      	bx	lr
 8009ba6:	f803 1b01 	strb.w	r1, [r3], #1
 8009baa:	e7f9      	b.n	8009ba0 <memset+0x4>

08009bac <__cvt>:
 8009bac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009bb0:	ec55 4b10 	vmov	r4, r5, d0
 8009bb4:	2d00      	cmp	r5, #0
 8009bb6:	460e      	mov	r6, r1
 8009bb8:	4619      	mov	r1, r3
 8009bba:	462b      	mov	r3, r5
 8009bbc:	bfbb      	ittet	lt
 8009bbe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009bc2:	461d      	movlt	r5, r3
 8009bc4:	2300      	movge	r3, #0
 8009bc6:	232d      	movlt	r3, #45	; 0x2d
 8009bc8:	700b      	strb	r3, [r1, #0]
 8009bca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009bcc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009bd0:	4691      	mov	r9, r2
 8009bd2:	f023 0820 	bic.w	r8, r3, #32
 8009bd6:	bfbc      	itt	lt
 8009bd8:	4622      	movlt	r2, r4
 8009bda:	4614      	movlt	r4, r2
 8009bdc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009be0:	d005      	beq.n	8009bee <__cvt+0x42>
 8009be2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009be6:	d100      	bne.n	8009bea <__cvt+0x3e>
 8009be8:	3601      	adds	r6, #1
 8009bea:	2102      	movs	r1, #2
 8009bec:	e000      	b.n	8009bf0 <__cvt+0x44>
 8009bee:	2103      	movs	r1, #3
 8009bf0:	ab03      	add	r3, sp, #12
 8009bf2:	9301      	str	r3, [sp, #4]
 8009bf4:	ab02      	add	r3, sp, #8
 8009bf6:	9300      	str	r3, [sp, #0]
 8009bf8:	ec45 4b10 	vmov	d0, r4, r5
 8009bfc:	4653      	mov	r3, sl
 8009bfe:	4632      	mov	r2, r6
 8009c00:	f000 fe0a 	bl	800a818 <_dtoa_r>
 8009c04:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009c08:	4607      	mov	r7, r0
 8009c0a:	d102      	bne.n	8009c12 <__cvt+0x66>
 8009c0c:	f019 0f01 	tst.w	r9, #1
 8009c10:	d022      	beq.n	8009c58 <__cvt+0xac>
 8009c12:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009c16:	eb07 0906 	add.w	r9, r7, r6
 8009c1a:	d110      	bne.n	8009c3e <__cvt+0x92>
 8009c1c:	783b      	ldrb	r3, [r7, #0]
 8009c1e:	2b30      	cmp	r3, #48	; 0x30
 8009c20:	d10a      	bne.n	8009c38 <__cvt+0x8c>
 8009c22:	2200      	movs	r2, #0
 8009c24:	2300      	movs	r3, #0
 8009c26:	4620      	mov	r0, r4
 8009c28:	4629      	mov	r1, r5
 8009c2a:	f7f6 ff5d 	bl	8000ae8 <__aeabi_dcmpeq>
 8009c2e:	b918      	cbnz	r0, 8009c38 <__cvt+0x8c>
 8009c30:	f1c6 0601 	rsb	r6, r6, #1
 8009c34:	f8ca 6000 	str.w	r6, [sl]
 8009c38:	f8da 3000 	ldr.w	r3, [sl]
 8009c3c:	4499      	add	r9, r3
 8009c3e:	2200      	movs	r2, #0
 8009c40:	2300      	movs	r3, #0
 8009c42:	4620      	mov	r0, r4
 8009c44:	4629      	mov	r1, r5
 8009c46:	f7f6 ff4f 	bl	8000ae8 <__aeabi_dcmpeq>
 8009c4a:	b108      	cbz	r0, 8009c50 <__cvt+0xa4>
 8009c4c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009c50:	2230      	movs	r2, #48	; 0x30
 8009c52:	9b03      	ldr	r3, [sp, #12]
 8009c54:	454b      	cmp	r3, r9
 8009c56:	d307      	bcc.n	8009c68 <__cvt+0xbc>
 8009c58:	9b03      	ldr	r3, [sp, #12]
 8009c5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c5c:	1bdb      	subs	r3, r3, r7
 8009c5e:	4638      	mov	r0, r7
 8009c60:	6013      	str	r3, [r2, #0]
 8009c62:	b004      	add	sp, #16
 8009c64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c68:	1c59      	adds	r1, r3, #1
 8009c6a:	9103      	str	r1, [sp, #12]
 8009c6c:	701a      	strb	r2, [r3, #0]
 8009c6e:	e7f0      	b.n	8009c52 <__cvt+0xa6>

08009c70 <__exponent>:
 8009c70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c72:	4603      	mov	r3, r0
 8009c74:	2900      	cmp	r1, #0
 8009c76:	bfb8      	it	lt
 8009c78:	4249      	neglt	r1, r1
 8009c7a:	f803 2b02 	strb.w	r2, [r3], #2
 8009c7e:	bfb4      	ite	lt
 8009c80:	222d      	movlt	r2, #45	; 0x2d
 8009c82:	222b      	movge	r2, #43	; 0x2b
 8009c84:	2909      	cmp	r1, #9
 8009c86:	7042      	strb	r2, [r0, #1]
 8009c88:	dd2a      	ble.n	8009ce0 <__exponent+0x70>
 8009c8a:	f10d 0407 	add.w	r4, sp, #7
 8009c8e:	46a4      	mov	ip, r4
 8009c90:	270a      	movs	r7, #10
 8009c92:	46a6      	mov	lr, r4
 8009c94:	460a      	mov	r2, r1
 8009c96:	fb91 f6f7 	sdiv	r6, r1, r7
 8009c9a:	fb07 1516 	mls	r5, r7, r6, r1
 8009c9e:	3530      	adds	r5, #48	; 0x30
 8009ca0:	2a63      	cmp	r2, #99	; 0x63
 8009ca2:	f104 34ff 	add.w	r4, r4, #4294967295
 8009ca6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009caa:	4631      	mov	r1, r6
 8009cac:	dcf1      	bgt.n	8009c92 <__exponent+0x22>
 8009cae:	3130      	adds	r1, #48	; 0x30
 8009cb0:	f1ae 0502 	sub.w	r5, lr, #2
 8009cb4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009cb8:	1c44      	adds	r4, r0, #1
 8009cba:	4629      	mov	r1, r5
 8009cbc:	4561      	cmp	r1, ip
 8009cbe:	d30a      	bcc.n	8009cd6 <__exponent+0x66>
 8009cc0:	f10d 0209 	add.w	r2, sp, #9
 8009cc4:	eba2 020e 	sub.w	r2, r2, lr
 8009cc8:	4565      	cmp	r5, ip
 8009cca:	bf88      	it	hi
 8009ccc:	2200      	movhi	r2, #0
 8009cce:	4413      	add	r3, r2
 8009cd0:	1a18      	subs	r0, r3, r0
 8009cd2:	b003      	add	sp, #12
 8009cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009cda:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009cde:	e7ed      	b.n	8009cbc <__exponent+0x4c>
 8009ce0:	2330      	movs	r3, #48	; 0x30
 8009ce2:	3130      	adds	r1, #48	; 0x30
 8009ce4:	7083      	strb	r3, [r0, #2]
 8009ce6:	70c1      	strb	r1, [r0, #3]
 8009ce8:	1d03      	adds	r3, r0, #4
 8009cea:	e7f1      	b.n	8009cd0 <__exponent+0x60>

08009cec <_printf_float>:
 8009cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf0:	ed2d 8b02 	vpush	{d8}
 8009cf4:	b08d      	sub	sp, #52	; 0x34
 8009cf6:	460c      	mov	r4, r1
 8009cf8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009cfc:	4616      	mov	r6, r2
 8009cfe:	461f      	mov	r7, r3
 8009d00:	4605      	mov	r5, r0
 8009d02:	f001 fb89 	bl	800b418 <_localeconv_r>
 8009d06:	f8d0 a000 	ldr.w	sl, [r0]
 8009d0a:	4650      	mov	r0, sl
 8009d0c:	f7f6 fa6a 	bl	80001e4 <strlen>
 8009d10:	2300      	movs	r3, #0
 8009d12:	930a      	str	r3, [sp, #40]	; 0x28
 8009d14:	6823      	ldr	r3, [r4, #0]
 8009d16:	9305      	str	r3, [sp, #20]
 8009d18:	f8d8 3000 	ldr.w	r3, [r8]
 8009d1c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009d20:	3307      	adds	r3, #7
 8009d22:	f023 0307 	bic.w	r3, r3, #7
 8009d26:	f103 0208 	add.w	r2, r3, #8
 8009d2a:	f8c8 2000 	str.w	r2, [r8]
 8009d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d32:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009d36:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009d3a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009d3e:	9307      	str	r3, [sp, #28]
 8009d40:	f8cd 8018 	str.w	r8, [sp, #24]
 8009d44:	ee08 0a10 	vmov	s16, r0
 8009d48:	4b9f      	ldr	r3, [pc, #636]	; (8009fc8 <_printf_float+0x2dc>)
 8009d4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d4e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d52:	f7f6 fefb 	bl	8000b4c <__aeabi_dcmpun>
 8009d56:	bb88      	cbnz	r0, 8009dbc <_printf_float+0xd0>
 8009d58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009d5c:	4b9a      	ldr	r3, [pc, #616]	; (8009fc8 <_printf_float+0x2dc>)
 8009d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d62:	f7f6 fed5 	bl	8000b10 <__aeabi_dcmple>
 8009d66:	bb48      	cbnz	r0, 8009dbc <_printf_float+0xd0>
 8009d68:	2200      	movs	r2, #0
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	4640      	mov	r0, r8
 8009d6e:	4649      	mov	r1, r9
 8009d70:	f7f6 fec4 	bl	8000afc <__aeabi_dcmplt>
 8009d74:	b110      	cbz	r0, 8009d7c <_printf_float+0x90>
 8009d76:	232d      	movs	r3, #45	; 0x2d
 8009d78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d7c:	4b93      	ldr	r3, [pc, #588]	; (8009fcc <_printf_float+0x2e0>)
 8009d7e:	4894      	ldr	r0, [pc, #592]	; (8009fd0 <_printf_float+0x2e4>)
 8009d80:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009d84:	bf94      	ite	ls
 8009d86:	4698      	movls	r8, r3
 8009d88:	4680      	movhi	r8, r0
 8009d8a:	2303      	movs	r3, #3
 8009d8c:	6123      	str	r3, [r4, #16]
 8009d8e:	9b05      	ldr	r3, [sp, #20]
 8009d90:	f023 0204 	bic.w	r2, r3, #4
 8009d94:	6022      	str	r2, [r4, #0]
 8009d96:	f04f 0900 	mov.w	r9, #0
 8009d9a:	9700      	str	r7, [sp, #0]
 8009d9c:	4633      	mov	r3, r6
 8009d9e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009da0:	4621      	mov	r1, r4
 8009da2:	4628      	mov	r0, r5
 8009da4:	f000 f9d8 	bl	800a158 <_printf_common>
 8009da8:	3001      	adds	r0, #1
 8009daa:	f040 8090 	bne.w	8009ece <_printf_float+0x1e2>
 8009dae:	f04f 30ff 	mov.w	r0, #4294967295
 8009db2:	b00d      	add	sp, #52	; 0x34
 8009db4:	ecbd 8b02 	vpop	{d8}
 8009db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dbc:	4642      	mov	r2, r8
 8009dbe:	464b      	mov	r3, r9
 8009dc0:	4640      	mov	r0, r8
 8009dc2:	4649      	mov	r1, r9
 8009dc4:	f7f6 fec2 	bl	8000b4c <__aeabi_dcmpun>
 8009dc8:	b140      	cbz	r0, 8009ddc <_printf_float+0xf0>
 8009dca:	464b      	mov	r3, r9
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	bfbc      	itt	lt
 8009dd0:	232d      	movlt	r3, #45	; 0x2d
 8009dd2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009dd6:	487f      	ldr	r0, [pc, #508]	; (8009fd4 <_printf_float+0x2e8>)
 8009dd8:	4b7f      	ldr	r3, [pc, #508]	; (8009fd8 <_printf_float+0x2ec>)
 8009dda:	e7d1      	b.n	8009d80 <_printf_float+0x94>
 8009ddc:	6863      	ldr	r3, [r4, #4]
 8009dde:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009de2:	9206      	str	r2, [sp, #24]
 8009de4:	1c5a      	adds	r2, r3, #1
 8009de6:	d13f      	bne.n	8009e68 <_printf_float+0x17c>
 8009de8:	2306      	movs	r3, #6
 8009dea:	6063      	str	r3, [r4, #4]
 8009dec:	9b05      	ldr	r3, [sp, #20]
 8009dee:	6861      	ldr	r1, [r4, #4]
 8009df0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009df4:	2300      	movs	r3, #0
 8009df6:	9303      	str	r3, [sp, #12]
 8009df8:	ab0a      	add	r3, sp, #40	; 0x28
 8009dfa:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009dfe:	ab09      	add	r3, sp, #36	; 0x24
 8009e00:	ec49 8b10 	vmov	d0, r8, r9
 8009e04:	9300      	str	r3, [sp, #0]
 8009e06:	6022      	str	r2, [r4, #0]
 8009e08:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009e0c:	4628      	mov	r0, r5
 8009e0e:	f7ff fecd 	bl	8009bac <__cvt>
 8009e12:	9b06      	ldr	r3, [sp, #24]
 8009e14:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009e16:	2b47      	cmp	r3, #71	; 0x47
 8009e18:	4680      	mov	r8, r0
 8009e1a:	d108      	bne.n	8009e2e <_printf_float+0x142>
 8009e1c:	1cc8      	adds	r0, r1, #3
 8009e1e:	db02      	blt.n	8009e26 <_printf_float+0x13a>
 8009e20:	6863      	ldr	r3, [r4, #4]
 8009e22:	4299      	cmp	r1, r3
 8009e24:	dd41      	ble.n	8009eaa <_printf_float+0x1be>
 8009e26:	f1ab 0b02 	sub.w	fp, fp, #2
 8009e2a:	fa5f fb8b 	uxtb.w	fp, fp
 8009e2e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009e32:	d820      	bhi.n	8009e76 <_printf_float+0x18a>
 8009e34:	3901      	subs	r1, #1
 8009e36:	465a      	mov	r2, fp
 8009e38:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009e3c:	9109      	str	r1, [sp, #36]	; 0x24
 8009e3e:	f7ff ff17 	bl	8009c70 <__exponent>
 8009e42:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e44:	1813      	adds	r3, r2, r0
 8009e46:	2a01      	cmp	r2, #1
 8009e48:	4681      	mov	r9, r0
 8009e4a:	6123      	str	r3, [r4, #16]
 8009e4c:	dc02      	bgt.n	8009e54 <_printf_float+0x168>
 8009e4e:	6822      	ldr	r2, [r4, #0]
 8009e50:	07d2      	lsls	r2, r2, #31
 8009e52:	d501      	bpl.n	8009e58 <_printf_float+0x16c>
 8009e54:	3301      	adds	r3, #1
 8009e56:	6123      	str	r3, [r4, #16]
 8009e58:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d09c      	beq.n	8009d9a <_printf_float+0xae>
 8009e60:	232d      	movs	r3, #45	; 0x2d
 8009e62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e66:	e798      	b.n	8009d9a <_printf_float+0xae>
 8009e68:	9a06      	ldr	r2, [sp, #24]
 8009e6a:	2a47      	cmp	r2, #71	; 0x47
 8009e6c:	d1be      	bne.n	8009dec <_printf_float+0x100>
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d1bc      	bne.n	8009dec <_printf_float+0x100>
 8009e72:	2301      	movs	r3, #1
 8009e74:	e7b9      	b.n	8009dea <_printf_float+0xfe>
 8009e76:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009e7a:	d118      	bne.n	8009eae <_printf_float+0x1c2>
 8009e7c:	2900      	cmp	r1, #0
 8009e7e:	6863      	ldr	r3, [r4, #4]
 8009e80:	dd0b      	ble.n	8009e9a <_printf_float+0x1ae>
 8009e82:	6121      	str	r1, [r4, #16]
 8009e84:	b913      	cbnz	r3, 8009e8c <_printf_float+0x1a0>
 8009e86:	6822      	ldr	r2, [r4, #0]
 8009e88:	07d0      	lsls	r0, r2, #31
 8009e8a:	d502      	bpl.n	8009e92 <_printf_float+0x1a6>
 8009e8c:	3301      	adds	r3, #1
 8009e8e:	440b      	add	r3, r1
 8009e90:	6123      	str	r3, [r4, #16]
 8009e92:	65a1      	str	r1, [r4, #88]	; 0x58
 8009e94:	f04f 0900 	mov.w	r9, #0
 8009e98:	e7de      	b.n	8009e58 <_printf_float+0x16c>
 8009e9a:	b913      	cbnz	r3, 8009ea2 <_printf_float+0x1b6>
 8009e9c:	6822      	ldr	r2, [r4, #0]
 8009e9e:	07d2      	lsls	r2, r2, #31
 8009ea0:	d501      	bpl.n	8009ea6 <_printf_float+0x1ba>
 8009ea2:	3302      	adds	r3, #2
 8009ea4:	e7f4      	b.n	8009e90 <_printf_float+0x1a4>
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	e7f2      	b.n	8009e90 <_printf_float+0x1a4>
 8009eaa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eb0:	4299      	cmp	r1, r3
 8009eb2:	db05      	blt.n	8009ec0 <_printf_float+0x1d4>
 8009eb4:	6823      	ldr	r3, [r4, #0]
 8009eb6:	6121      	str	r1, [r4, #16]
 8009eb8:	07d8      	lsls	r0, r3, #31
 8009eba:	d5ea      	bpl.n	8009e92 <_printf_float+0x1a6>
 8009ebc:	1c4b      	adds	r3, r1, #1
 8009ebe:	e7e7      	b.n	8009e90 <_printf_float+0x1a4>
 8009ec0:	2900      	cmp	r1, #0
 8009ec2:	bfd4      	ite	le
 8009ec4:	f1c1 0202 	rsble	r2, r1, #2
 8009ec8:	2201      	movgt	r2, #1
 8009eca:	4413      	add	r3, r2
 8009ecc:	e7e0      	b.n	8009e90 <_printf_float+0x1a4>
 8009ece:	6823      	ldr	r3, [r4, #0]
 8009ed0:	055a      	lsls	r2, r3, #21
 8009ed2:	d407      	bmi.n	8009ee4 <_printf_float+0x1f8>
 8009ed4:	6923      	ldr	r3, [r4, #16]
 8009ed6:	4642      	mov	r2, r8
 8009ed8:	4631      	mov	r1, r6
 8009eda:	4628      	mov	r0, r5
 8009edc:	47b8      	blx	r7
 8009ede:	3001      	adds	r0, #1
 8009ee0:	d12c      	bne.n	8009f3c <_printf_float+0x250>
 8009ee2:	e764      	b.n	8009dae <_printf_float+0xc2>
 8009ee4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009ee8:	f240 80e0 	bls.w	800a0ac <_printf_float+0x3c0>
 8009eec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	f7f6 fdf8 	bl	8000ae8 <__aeabi_dcmpeq>
 8009ef8:	2800      	cmp	r0, #0
 8009efa:	d034      	beq.n	8009f66 <_printf_float+0x27a>
 8009efc:	4a37      	ldr	r2, [pc, #220]	; (8009fdc <_printf_float+0x2f0>)
 8009efe:	2301      	movs	r3, #1
 8009f00:	4631      	mov	r1, r6
 8009f02:	4628      	mov	r0, r5
 8009f04:	47b8      	blx	r7
 8009f06:	3001      	adds	r0, #1
 8009f08:	f43f af51 	beq.w	8009dae <_printf_float+0xc2>
 8009f0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f10:	429a      	cmp	r2, r3
 8009f12:	db02      	blt.n	8009f1a <_printf_float+0x22e>
 8009f14:	6823      	ldr	r3, [r4, #0]
 8009f16:	07d8      	lsls	r0, r3, #31
 8009f18:	d510      	bpl.n	8009f3c <_printf_float+0x250>
 8009f1a:	ee18 3a10 	vmov	r3, s16
 8009f1e:	4652      	mov	r2, sl
 8009f20:	4631      	mov	r1, r6
 8009f22:	4628      	mov	r0, r5
 8009f24:	47b8      	blx	r7
 8009f26:	3001      	adds	r0, #1
 8009f28:	f43f af41 	beq.w	8009dae <_printf_float+0xc2>
 8009f2c:	f04f 0800 	mov.w	r8, #0
 8009f30:	f104 091a 	add.w	r9, r4, #26
 8009f34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f36:	3b01      	subs	r3, #1
 8009f38:	4543      	cmp	r3, r8
 8009f3a:	dc09      	bgt.n	8009f50 <_printf_float+0x264>
 8009f3c:	6823      	ldr	r3, [r4, #0]
 8009f3e:	079b      	lsls	r3, r3, #30
 8009f40:	f100 8105 	bmi.w	800a14e <_printf_float+0x462>
 8009f44:	68e0      	ldr	r0, [r4, #12]
 8009f46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f48:	4298      	cmp	r0, r3
 8009f4a:	bfb8      	it	lt
 8009f4c:	4618      	movlt	r0, r3
 8009f4e:	e730      	b.n	8009db2 <_printf_float+0xc6>
 8009f50:	2301      	movs	r3, #1
 8009f52:	464a      	mov	r2, r9
 8009f54:	4631      	mov	r1, r6
 8009f56:	4628      	mov	r0, r5
 8009f58:	47b8      	blx	r7
 8009f5a:	3001      	adds	r0, #1
 8009f5c:	f43f af27 	beq.w	8009dae <_printf_float+0xc2>
 8009f60:	f108 0801 	add.w	r8, r8, #1
 8009f64:	e7e6      	b.n	8009f34 <_printf_float+0x248>
 8009f66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	dc39      	bgt.n	8009fe0 <_printf_float+0x2f4>
 8009f6c:	4a1b      	ldr	r2, [pc, #108]	; (8009fdc <_printf_float+0x2f0>)
 8009f6e:	2301      	movs	r3, #1
 8009f70:	4631      	mov	r1, r6
 8009f72:	4628      	mov	r0, r5
 8009f74:	47b8      	blx	r7
 8009f76:	3001      	adds	r0, #1
 8009f78:	f43f af19 	beq.w	8009dae <_printf_float+0xc2>
 8009f7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f80:	4313      	orrs	r3, r2
 8009f82:	d102      	bne.n	8009f8a <_printf_float+0x29e>
 8009f84:	6823      	ldr	r3, [r4, #0]
 8009f86:	07d9      	lsls	r1, r3, #31
 8009f88:	d5d8      	bpl.n	8009f3c <_printf_float+0x250>
 8009f8a:	ee18 3a10 	vmov	r3, s16
 8009f8e:	4652      	mov	r2, sl
 8009f90:	4631      	mov	r1, r6
 8009f92:	4628      	mov	r0, r5
 8009f94:	47b8      	blx	r7
 8009f96:	3001      	adds	r0, #1
 8009f98:	f43f af09 	beq.w	8009dae <_printf_float+0xc2>
 8009f9c:	f04f 0900 	mov.w	r9, #0
 8009fa0:	f104 0a1a 	add.w	sl, r4, #26
 8009fa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fa6:	425b      	negs	r3, r3
 8009fa8:	454b      	cmp	r3, r9
 8009faa:	dc01      	bgt.n	8009fb0 <_printf_float+0x2c4>
 8009fac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fae:	e792      	b.n	8009ed6 <_printf_float+0x1ea>
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	4652      	mov	r2, sl
 8009fb4:	4631      	mov	r1, r6
 8009fb6:	4628      	mov	r0, r5
 8009fb8:	47b8      	blx	r7
 8009fba:	3001      	adds	r0, #1
 8009fbc:	f43f aef7 	beq.w	8009dae <_printf_float+0xc2>
 8009fc0:	f109 0901 	add.w	r9, r9, #1
 8009fc4:	e7ee      	b.n	8009fa4 <_printf_float+0x2b8>
 8009fc6:	bf00      	nop
 8009fc8:	7fefffff 	.word	0x7fefffff
 8009fcc:	0800e0f0 	.word	0x0800e0f0
 8009fd0:	0800e0f4 	.word	0x0800e0f4
 8009fd4:	0800e0fc 	.word	0x0800e0fc
 8009fd8:	0800e0f8 	.word	0x0800e0f8
 8009fdc:	0800e3b9 	.word	0x0800e3b9
 8009fe0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009fe2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009fe4:	429a      	cmp	r2, r3
 8009fe6:	bfa8      	it	ge
 8009fe8:	461a      	movge	r2, r3
 8009fea:	2a00      	cmp	r2, #0
 8009fec:	4691      	mov	r9, r2
 8009fee:	dc37      	bgt.n	800a060 <_printf_float+0x374>
 8009ff0:	f04f 0b00 	mov.w	fp, #0
 8009ff4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ff8:	f104 021a 	add.w	r2, r4, #26
 8009ffc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009ffe:	9305      	str	r3, [sp, #20]
 800a000:	eba3 0309 	sub.w	r3, r3, r9
 800a004:	455b      	cmp	r3, fp
 800a006:	dc33      	bgt.n	800a070 <_printf_float+0x384>
 800a008:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a00c:	429a      	cmp	r2, r3
 800a00e:	db3b      	blt.n	800a088 <_printf_float+0x39c>
 800a010:	6823      	ldr	r3, [r4, #0]
 800a012:	07da      	lsls	r2, r3, #31
 800a014:	d438      	bmi.n	800a088 <_printf_float+0x39c>
 800a016:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a018:	9a05      	ldr	r2, [sp, #20]
 800a01a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a01c:	1a9a      	subs	r2, r3, r2
 800a01e:	eba3 0901 	sub.w	r9, r3, r1
 800a022:	4591      	cmp	r9, r2
 800a024:	bfa8      	it	ge
 800a026:	4691      	movge	r9, r2
 800a028:	f1b9 0f00 	cmp.w	r9, #0
 800a02c:	dc35      	bgt.n	800a09a <_printf_float+0x3ae>
 800a02e:	f04f 0800 	mov.w	r8, #0
 800a032:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a036:	f104 0a1a 	add.w	sl, r4, #26
 800a03a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a03e:	1a9b      	subs	r3, r3, r2
 800a040:	eba3 0309 	sub.w	r3, r3, r9
 800a044:	4543      	cmp	r3, r8
 800a046:	f77f af79 	ble.w	8009f3c <_printf_float+0x250>
 800a04a:	2301      	movs	r3, #1
 800a04c:	4652      	mov	r2, sl
 800a04e:	4631      	mov	r1, r6
 800a050:	4628      	mov	r0, r5
 800a052:	47b8      	blx	r7
 800a054:	3001      	adds	r0, #1
 800a056:	f43f aeaa 	beq.w	8009dae <_printf_float+0xc2>
 800a05a:	f108 0801 	add.w	r8, r8, #1
 800a05e:	e7ec      	b.n	800a03a <_printf_float+0x34e>
 800a060:	4613      	mov	r3, r2
 800a062:	4631      	mov	r1, r6
 800a064:	4642      	mov	r2, r8
 800a066:	4628      	mov	r0, r5
 800a068:	47b8      	blx	r7
 800a06a:	3001      	adds	r0, #1
 800a06c:	d1c0      	bne.n	8009ff0 <_printf_float+0x304>
 800a06e:	e69e      	b.n	8009dae <_printf_float+0xc2>
 800a070:	2301      	movs	r3, #1
 800a072:	4631      	mov	r1, r6
 800a074:	4628      	mov	r0, r5
 800a076:	9205      	str	r2, [sp, #20]
 800a078:	47b8      	blx	r7
 800a07a:	3001      	adds	r0, #1
 800a07c:	f43f ae97 	beq.w	8009dae <_printf_float+0xc2>
 800a080:	9a05      	ldr	r2, [sp, #20]
 800a082:	f10b 0b01 	add.w	fp, fp, #1
 800a086:	e7b9      	b.n	8009ffc <_printf_float+0x310>
 800a088:	ee18 3a10 	vmov	r3, s16
 800a08c:	4652      	mov	r2, sl
 800a08e:	4631      	mov	r1, r6
 800a090:	4628      	mov	r0, r5
 800a092:	47b8      	blx	r7
 800a094:	3001      	adds	r0, #1
 800a096:	d1be      	bne.n	800a016 <_printf_float+0x32a>
 800a098:	e689      	b.n	8009dae <_printf_float+0xc2>
 800a09a:	9a05      	ldr	r2, [sp, #20]
 800a09c:	464b      	mov	r3, r9
 800a09e:	4442      	add	r2, r8
 800a0a0:	4631      	mov	r1, r6
 800a0a2:	4628      	mov	r0, r5
 800a0a4:	47b8      	blx	r7
 800a0a6:	3001      	adds	r0, #1
 800a0a8:	d1c1      	bne.n	800a02e <_printf_float+0x342>
 800a0aa:	e680      	b.n	8009dae <_printf_float+0xc2>
 800a0ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0ae:	2a01      	cmp	r2, #1
 800a0b0:	dc01      	bgt.n	800a0b6 <_printf_float+0x3ca>
 800a0b2:	07db      	lsls	r3, r3, #31
 800a0b4:	d538      	bpl.n	800a128 <_printf_float+0x43c>
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	4642      	mov	r2, r8
 800a0ba:	4631      	mov	r1, r6
 800a0bc:	4628      	mov	r0, r5
 800a0be:	47b8      	blx	r7
 800a0c0:	3001      	adds	r0, #1
 800a0c2:	f43f ae74 	beq.w	8009dae <_printf_float+0xc2>
 800a0c6:	ee18 3a10 	vmov	r3, s16
 800a0ca:	4652      	mov	r2, sl
 800a0cc:	4631      	mov	r1, r6
 800a0ce:	4628      	mov	r0, r5
 800a0d0:	47b8      	blx	r7
 800a0d2:	3001      	adds	r0, #1
 800a0d4:	f43f ae6b 	beq.w	8009dae <_printf_float+0xc2>
 800a0d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a0dc:	2200      	movs	r2, #0
 800a0de:	2300      	movs	r3, #0
 800a0e0:	f7f6 fd02 	bl	8000ae8 <__aeabi_dcmpeq>
 800a0e4:	b9d8      	cbnz	r0, 800a11e <_printf_float+0x432>
 800a0e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0e8:	f108 0201 	add.w	r2, r8, #1
 800a0ec:	3b01      	subs	r3, #1
 800a0ee:	4631      	mov	r1, r6
 800a0f0:	4628      	mov	r0, r5
 800a0f2:	47b8      	blx	r7
 800a0f4:	3001      	adds	r0, #1
 800a0f6:	d10e      	bne.n	800a116 <_printf_float+0x42a>
 800a0f8:	e659      	b.n	8009dae <_printf_float+0xc2>
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	4652      	mov	r2, sl
 800a0fe:	4631      	mov	r1, r6
 800a100:	4628      	mov	r0, r5
 800a102:	47b8      	blx	r7
 800a104:	3001      	adds	r0, #1
 800a106:	f43f ae52 	beq.w	8009dae <_printf_float+0xc2>
 800a10a:	f108 0801 	add.w	r8, r8, #1
 800a10e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a110:	3b01      	subs	r3, #1
 800a112:	4543      	cmp	r3, r8
 800a114:	dcf1      	bgt.n	800a0fa <_printf_float+0x40e>
 800a116:	464b      	mov	r3, r9
 800a118:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a11c:	e6dc      	b.n	8009ed8 <_printf_float+0x1ec>
 800a11e:	f04f 0800 	mov.w	r8, #0
 800a122:	f104 0a1a 	add.w	sl, r4, #26
 800a126:	e7f2      	b.n	800a10e <_printf_float+0x422>
 800a128:	2301      	movs	r3, #1
 800a12a:	4642      	mov	r2, r8
 800a12c:	e7df      	b.n	800a0ee <_printf_float+0x402>
 800a12e:	2301      	movs	r3, #1
 800a130:	464a      	mov	r2, r9
 800a132:	4631      	mov	r1, r6
 800a134:	4628      	mov	r0, r5
 800a136:	47b8      	blx	r7
 800a138:	3001      	adds	r0, #1
 800a13a:	f43f ae38 	beq.w	8009dae <_printf_float+0xc2>
 800a13e:	f108 0801 	add.w	r8, r8, #1
 800a142:	68e3      	ldr	r3, [r4, #12]
 800a144:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a146:	1a5b      	subs	r3, r3, r1
 800a148:	4543      	cmp	r3, r8
 800a14a:	dcf0      	bgt.n	800a12e <_printf_float+0x442>
 800a14c:	e6fa      	b.n	8009f44 <_printf_float+0x258>
 800a14e:	f04f 0800 	mov.w	r8, #0
 800a152:	f104 0919 	add.w	r9, r4, #25
 800a156:	e7f4      	b.n	800a142 <_printf_float+0x456>

0800a158 <_printf_common>:
 800a158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a15c:	4616      	mov	r6, r2
 800a15e:	4699      	mov	r9, r3
 800a160:	688a      	ldr	r2, [r1, #8]
 800a162:	690b      	ldr	r3, [r1, #16]
 800a164:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a168:	4293      	cmp	r3, r2
 800a16a:	bfb8      	it	lt
 800a16c:	4613      	movlt	r3, r2
 800a16e:	6033      	str	r3, [r6, #0]
 800a170:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a174:	4607      	mov	r7, r0
 800a176:	460c      	mov	r4, r1
 800a178:	b10a      	cbz	r2, 800a17e <_printf_common+0x26>
 800a17a:	3301      	adds	r3, #1
 800a17c:	6033      	str	r3, [r6, #0]
 800a17e:	6823      	ldr	r3, [r4, #0]
 800a180:	0699      	lsls	r1, r3, #26
 800a182:	bf42      	ittt	mi
 800a184:	6833      	ldrmi	r3, [r6, #0]
 800a186:	3302      	addmi	r3, #2
 800a188:	6033      	strmi	r3, [r6, #0]
 800a18a:	6825      	ldr	r5, [r4, #0]
 800a18c:	f015 0506 	ands.w	r5, r5, #6
 800a190:	d106      	bne.n	800a1a0 <_printf_common+0x48>
 800a192:	f104 0a19 	add.w	sl, r4, #25
 800a196:	68e3      	ldr	r3, [r4, #12]
 800a198:	6832      	ldr	r2, [r6, #0]
 800a19a:	1a9b      	subs	r3, r3, r2
 800a19c:	42ab      	cmp	r3, r5
 800a19e:	dc26      	bgt.n	800a1ee <_printf_common+0x96>
 800a1a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a1a4:	1e13      	subs	r3, r2, #0
 800a1a6:	6822      	ldr	r2, [r4, #0]
 800a1a8:	bf18      	it	ne
 800a1aa:	2301      	movne	r3, #1
 800a1ac:	0692      	lsls	r2, r2, #26
 800a1ae:	d42b      	bmi.n	800a208 <_printf_common+0xb0>
 800a1b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a1b4:	4649      	mov	r1, r9
 800a1b6:	4638      	mov	r0, r7
 800a1b8:	47c0      	blx	r8
 800a1ba:	3001      	adds	r0, #1
 800a1bc:	d01e      	beq.n	800a1fc <_printf_common+0xa4>
 800a1be:	6823      	ldr	r3, [r4, #0]
 800a1c0:	68e5      	ldr	r5, [r4, #12]
 800a1c2:	6832      	ldr	r2, [r6, #0]
 800a1c4:	f003 0306 	and.w	r3, r3, #6
 800a1c8:	2b04      	cmp	r3, #4
 800a1ca:	bf08      	it	eq
 800a1cc:	1aad      	subeq	r5, r5, r2
 800a1ce:	68a3      	ldr	r3, [r4, #8]
 800a1d0:	6922      	ldr	r2, [r4, #16]
 800a1d2:	bf0c      	ite	eq
 800a1d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a1d8:	2500      	movne	r5, #0
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	bfc4      	itt	gt
 800a1de:	1a9b      	subgt	r3, r3, r2
 800a1e0:	18ed      	addgt	r5, r5, r3
 800a1e2:	2600      	movs	r6, #0
 800a1e4:	341a      	adds	r4, #26
 800a1e6:	42b5      	cmp	r5, r6
 800a1e8:	d11a      	bne.n	800a220 <_printf_common+0xc8>
 800a1ea:	2000      	movs	r0, #0
 800a1ec:	e008      	b.n	800a200 <_printf_common+0xa8>
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	4652      	mov	r2, sl
 800a1f2:	4649      	mov	r1, r9
 800a1f4:	4638      	mov	r0, r7
 800a1f6:	47c0      	blx	r8
 800a1f8:	3001      	adds	r0, #1
 800a1fa:	d103      	bne.n	800a204 <_printf_common+0xac>
 800a1fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a204:	3501      	adds	r5, #1
 800a206:	e7c6      	b.n	800a196 <_printf_common+0x3e>
 800a208:	18e1      	adds	r1, r4, r3
 800a20a:	1c5a      	adds	r2, r3, #1
 800a20c:	2030      	movs	r0, #48	; 0x30
 800a20e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a212:	4422      	add	r2, r4
 800a214:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a218:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a21c:	3302      	adds	r3, #2
 800a21e:	e7c7      	b.n	800a1b0 <_printf_common+0x58>
 800a220:	2301      	movs	r3, #1
 800a222:	4622      	mov	r2, r4
 800a224:	4649      	mov	r1, r9
 800a226:	4638      	mov	r0, r7
 800a228:	47c0      	blx	r8
 800a22a:	3001      	adds	r0, #1
 800a22c:	d0e6      	beq.n	800a1fc <_printf_common+0xa4>
 800a22e:	3601      	adds	r6, #1
 800a230:	e7d9      	b.n	800a1e6 <_printf_common+0x8e>
	...

0800a234 <_printf_i>:
 800a234:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a238:	7e0f      	ldrb	r7, [r1, #24]
 800a23a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a23c:	2f78      	cmp	r7, #120	; 0x78
 800a23e:	4691      	mov	r9, r2
 800a240:	4680      	mov	r8, r0
 800a242:	460c      	mov	r4, r1
 800a244:	469a      	mov	sl, r3
 800a246:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a24a:	d807      	bhi.n	800a25c <_printf_i+0x28>
 800a24c:	2f62      	cmp	r7, #98	; 0x62
 800a24e:	d80a      	bhi.n	800a266 <_printf_i+0x32>
 800a250:	2f00      	cmp	r7, #0
 800a252:	f000 80d8 	beq.w	800a406 <_printf_i+0x1d2>
 800a256:	2f58      	cmp	r7, #88	; 0x58
 800a258:	f000 80a3 	beq.w	800a3a2 <_printf_i+0x16e>
 800a25c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a260:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a264:	e03a      	b.n	800a2dc <_printf_i+0xa8>
 800a266:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a26a:	2b15      	cmp	r3, #21
 800a26c:	d8f6      	bhi.n	800a25c <_printf_i+0x28>
 800a26e:	a101      	add	r1, pc, #4	; (adr r1, 800a274 <_printf_i+0x40>)
 800a270:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a274:	0800a2cd 	.word	0x0800a2cd
 800a278:	0800a2e1 	.word	0x0800a2e1
 800a27c:	0800a25d 	.word	0x0800a25d
 800a280:	0800a25d 	.word	0x0800a25d
 800a284:	0800a25d 	.word	0x0800a25d
 800a288:	0800a25d 	.word	0x0800a25d
 800a28c:	0800a2e1 	.word	0x0800a2e1
 800a290:	0800a25d 	.word	0x0800a25d
 800a294:	0800a25d 	.word	0x0800a25d
 800a298:	0800a25d 	.word	0x0800a25d
 800a29c:	0800a25d 	.word	0x0800a25d
 800a2a0:	0800a3ed 	.word	0x0800a3ed
 800a2a4:	0800a311 	.word	0x0800a311
 800a2a8:	0800a3cf 	.word	0x0800a3cf
 800a2ac:	0800a25d 	.word	0x0800a25d
 800a2b0:	0800a25d 	.word	0x0800a25d
 800a2b4:	0800a40f 	.word	0x0800a40f
 800a2b8:	0800a25d 	.word	0x0800a25d
 800a2bc:	0800a311 	.word	0x0800a311
 800a2c0:	0800a25d 	.word	0x0800a25d
 800a2c4:	0800a25d 	.word	0x0800a25d
 800a2c8:	0800a3d7 	.word	0x0800a3d7
 800a2cc:	682b      	ldr	r3, [r5, #0]
 800a2ce:	1d1a      	adds	r2, r3, #4
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	602a      	str	r2, [r5, #0]
 800a2d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a2d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a2dc:	2301      	movs	r3, #1
 800a2de:	e0a3      	b.n	800a428 <_printf_i+0x1f4>
 800a2e0:	6820      	ldr	r0, [r4, #0]
 800a2e2:	6829      	ldr	r1, [r5, #0]
 800a2e4:	0606      	lsls	r6, r0, #24
 800a2e6:	f101 0304 	add.w	r3, r1, #4
 800a2ea:	d50a      	bpl.n	800a302 <_printf_i+0xce>
 800a2ec:	680e      	ldr	r6, [r1, #0]
 800a2ee:	602b      	str	r3, [r5, #0]
 800a2f0:	2e00      	cmp	r6, #0
 800a2f2:	da03      	bge.n	800a2fc <_printf_i+0xc8>
 800a2f4:	232d      	movs	r3, #45	; 0x2d
 800a2f6:	4276      	negs	r6, r6
 800a2f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2fc:	485e      	ldr	r0, [pc, #376]	; (800a478 <_printf_i+0x244>)
 800a2fe:	230a      	movs	r3, #10
 800a300:	e019      	b.n	800a336 <_printf_i+0x102>
 800a302:	680e      	ldr	r6, [r1, #0]
 800a304:	602b      	str	r3, [r5, #0]
 800a306:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a30a:	bf18      	it	ne
 800a30c:	b236      	sxthne	r6, r6
 800a30e:	e7ef      	b.n	800a2f0 <_printf_i+0xbc>
 800a310:	682b      	ldr	r3, [r5, #0]
 800a312:	6820      	ldr	r0, [r4, #0]
 800a314:	1d19      	adds	r1, r3, #4
 800a316:	6029      	str	r1, [r5, #0]
 800a318:	0601      	lsls	r1, r0, #24
 800a31a:	d501      	bpl.n	800a320 <_printf_i+0xec>
 800a31c:	681e      	ldr	r6, [r3, #0]
 800a31e:	e002      	b.n	800a326 <_printf_i+0xf2>
 800a320:	0646      	lsls	r6, r0, #25
 800a322:	d5fb      	bpl.n	800a31c <_printf_i+0xe8>
 800a324:	881e      	ldrh	r6, [r3, #0]
 800a326:	4854      	ldr	r0, [pc, #336]	; (800a478 <_printf_i+0x244>)
 800a328:	2f6f      	cmp	r7, #111	; 0x6f
 800a32a:	bf0c      	ite	eq
 800a32c:	2308      	moveq	r3, #8
 800a32e:	230a      	movne	r3, #10
 800a330:	2100      	movs	r1, #0
 800a332:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a336:	6865      	ldr	r5, [r4, #4]
 800a338:	60a5      	str	r5, [r4, #8]
 800a33a:	2d00      	cmp	r5, #0
 800a33c:	bfa2      	ittt	ge
 800a33e:	6821      	ldrge	r1, [r4, #0]
 800a340:	f021 0104 	bicge.w	r1, r1, #4
 800a344:	6021      	strge	r1, [r4, #0]
 800a346:	b90e      	cbnz	r6, 800a34c <_printf_i+0x118>
 800a348:	2d00      	cmp	r5, #0
 800a34a:	d04d      	beq.n	800a3e8 <_printf_i+0x1b4>
 800a34c:	4615      	mov	r5, r2
 800a34e:	fbb6 f1f3 	udiv	r1, r6, r3
 800a352:	fb03 6711 	mls	r7, r3, r1, r6
 800a356:	5dc7      	ldrb	r7, [r0, r7]
 800a358:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a35c:	4637      	mov	r7, r6
 800a35e:	42bb      	cmp	r3, r7
 800a360:	460e      	mov	r6, r1
 800a362:	d9f4      	bls.n	800a34e <_printf_i+0x11a>
 800a364:	2b08      	cmp	r3, #8
 800a366:	d10b      	bne.n	800a380 <_printf_i+0x14c>
 800a368:	6823      	ldr	r3, [r4, #0]
 800a36a:	07de      	lsls	r6, r3, #31
 800a36c:	d508      	bpl.n	800a380 <_printf_i+0x14c>
 800a36e:	6923      	ldr	r3, [r4, #16]
 800a370:	6861      	ldr	r1, [r4, #4]
 800a372:	4299      	cmp	r1, r3
 800a374:	bfde      	ittt	le
 800a376:	2330      	movle	r3, #48	; 0x30
 800a378:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a37c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a380:	1b52      	subs	r2, r2, r5
 800a382:	6122      	str	r2, [r4, #16]
 800a384:	f8cd a000 	str.w	sl, [sp]
 800a388:	464b      	mov	r3, r9
 800a38a:	aa03      	add	r2, sp, #12
 800a38c:	4621      	mov	r1, r4
 800a38e:	4640      	mov	r0, r8
 800a390:	f7ff fee2 	bl	800a158 <_printf_common>
 800a394:	3001      	adds	r0, #1
 800a396:	d14c      	bne.n	800a432 <_printf_i+0x1fe>
 800a398:	f04f 30ff 	mov.w	r0, #4294967295
 800a39c:	b004      	add	sp, #16
 800a39e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3a2:	4835      	ldr	r0, [pc, #212]	; (800a478 <_printf_i+0x244>)
 800a3a4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a3a8:	6829      	ldr	r1, [r5, #0]
 800a3aa:	6823      	ldr	r3, [r4, #0]
 800a3ac:	f851 6b04 	ldr.w	r6, [r1], #4
 800a3b0:	6029      	str	r1, [r5, #0]
 800a3b2:	061d      	lsls	r5, r3, #24
 800a3b4:	d514      	bpl.n	800a3e0 <_printf_i+0x1ac>
 800a3b6:	07df      	lsls	r7, r3, #31
 800a3b8:	bf44      	itt	mi
 800a3ba:	f043 0320 	orrmi.w	r3, r3, #32
 800a3be:	6023      	strmi	r3, [r4, #0]
 800a3c0:	b91e      	cbnz	r6, 800a3ca <_printf_i+0x196>
 800a3c2:	6823      	ldr	r3, [r4, #0]
 800a3c4:	f023 0320 	bic.w	r3, r3, #32
 800a3c8:	6023      	str	r3, [r4, #0]
 800a3ca:	2310      	movs	r3, #16
 800a3cc:	e7b0      	b.n	800a330 <_printf_i+0xfc>
 800a3ce:	6823      	ldr	r3, [r4, #0]
 800a3d0:	f043 0320 	orr.w	r3, r3, #32
 800a3d4:	6023      	str	r3, [r4, #0]
 800a3d6:	2378      	movs	r3, #120	; 0x78
 800a3d8:	4828      	ldr	r0, [pc, #160]	; (800a47c <_printf_i+0x248>)
 800a3da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a3de:	e7e3      	b.n	800a3a8 <_printf_i+0x174>
 800a3e0:	0659      	lsls	r1, r3, #25
 800a3e2:	bf48      	it	mi
 800a3e4:	b2b6      	uxthmi	r6, r6
 800a3e6:	e7e6      	b.n	800a3b6 <_printf_i+0x182>
 800a3e8:	4615      	mov	r5, r2
 800a3ea:	e7bb      	b.n	800a364 <_printf_i+0x130>
 800a3ec:	682b      	ldr	r3, [r5, #0]
 800a3ee:	6826      	ldr	r6, [r4, #0]
 800a3f0:	6961      	ldr	r1, [r4, #20]
 800a3f2:	1d18      	adds	r0, r3, #4
 800a3f4:	6028      	str	r0, [r5, #0]
 800a3f6:	0635      	lsls	r5, r6, #24
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	d501      	bpl.n	800a400 <_printf_i+0x1cc>
 800a3fc:	6019      	str	r1, [r3, #0]
 800a3fe:	e002      	b.n	800a406 <_printf_i+0x1d2>
 800a400:	0670      	lsls	r0, r6, #25
 800a402:	d5fb      	bpl.n	800a3fc <_printf_i+0x1c8>
 800a404:	8019      	strh	r1, [r3, #0]
 800a406:	2300      	movs	r3, #0
 800a408:	6123      	str	r3, [r4, #16]
 800a40a:	4615      	mov	r5, r2
 800a40c:	e7ba      	b.n	800a384 <_printf_i+0x150>
 800a40e:	682b      	ldr	r3, [r5, #0]
 800a410:	1d1a      	adds	r2, r3, #4
 800a412:	602a      	str	r2, [r5, #0]
 800a414:	681d      	ldr	r5, [r3, #0]
 800a416:	6862      	ldr	r2, [r4, #4]
 800a418:	2100      	movs	r1, #0
 800a41a:	4628      	mov	r0, r5
 800a41c:	f7f5 fef0 	bl	8000200 <memchr>
 800a420:	b108      	cbz	r0, 800a426 <_printf_i+0x1f2>
 800a422:	1b40      	subs	r0, r0, r5
 800a424:	6060      	str	r0, [r4, #4]
 800a426:	6863      	ldr	r3, [r4, #4]
 800a428:	6123      	str	r3, [r4, #16]
 800a42a:	2300      	movs	r3, #0
 800a42c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a430:	e7a8      	b.n	800a384 <_printf_i+0x150>
 800a432:	6923      	ldr	r3, [r4, #16]
 800a434:	462a      	mov	r2, r5
 800a436:	4649      	mov	r1, r9
 800a438:	4640      	mov	r0, r8
 800a43a:	47d0      	blx	sl
 800a43c:	3001      	adds	r0, #1
 800a43e:	d0ab      	beq.n	800a398 <_printf_i+0x164>
 800a440:	6823      	ldr	r3, [r4, #0]
 800a442:	079b      	lsls	r3, r3, #30
 800a444:	d413      	bmi.n	800a46e <_printf_i+0x23a>
 800a446:	68e0      	ldr	r0, [r4, #12]
 800a448:	9b03      	ldr	r3, [sp, #12]
 800a44a:	4298      	cmp	r0, r3
 800a44c:	bfb8      	it	lt
 800a44e:	4618      	movlt	r0, r3
 800a450:	e7a4      	b.n	800a39c <_printf_i+0x168>
 800a452:	2301      	movs	r3, #1
 800a454:	4632      	mov	r2, r6
 800a456:	4649      	mov	r1, r9
 800a458:	4640      	mov	r0, r8
 800a45a:	47d0      	blx	sl
 800a45c:	3001      	adds	r0, #1
 800a45e:	d09b      	beq.n	800a398 <_printf_i+0x164>
 800a460:	3501      	adds	r5, #1
 800a462:	68e3      	ldr	r3, [r4, #12]
 800a464:	9903      	ldr	r1, [sp, #12]
 800a466:	1a5b      	subs	r3, r3, r1
 800a468:	42ab      	cmp	r3, r5
 800a46a:	dcf2      	bgt.n	800a452 <_printf_i+0x21e>
 800a46c:	e7eb      	b.n	800a446 <_printf_i+0x212>
 800a46e:	2500      	movs	r5, #0
 800a470:	f104 0619 	add.w	r6, r4, #25
 800a474:	e7f5      	b.n	800a462 <_printf_i+0x22e>
 800a476:	bf00      	nop
 800a478:	0800e100 	.word	0x0800e100
 800a47c:	0800e111 	.word	0x0800e111

0800a480 <siprintf>:
 800a480:	b40e      	push	{r1, r2, r3}
 800a482:	b500      	push	{lr}
 800a484:	b09c      	sub	sp, #112	; 0x70
 800a486:	ab1d      	add	r3, sp, #116	; 0x74
 800a488:	9002      	str	r0, [sp, #8]
 800a48a:	9006      	str	r0, [sp, #24]
 800a48c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a490:	4809      	ldr	r0, [pc, #36]	; (800a4b8 <siprintf+0x38>)
 800a492:	9107      	str	r1, [sp, #28]
 800a494:	9104      	str	r1, [sp, #16]
 800a496:	4909      	ldr	r1, [pc, #36]	; (800a4bc <siprintf+0x3c>)
 800a498:	f853 2b04 	ldr.w	r2, [r3], #4
 800a49c:	9105      	str	r1, [sp, #20]
 800a49e:	6800      	ldr	r0, [r0, #0]
 800a4a0:	9301      	str	r3, [sp, #4]
 800a4a2:	a902      	add	r1, sp, #8
 800a4a4:	f001 fcac 	bl	800be00 <_svfiprintf_r>
 800a4a8:	9b02      	ldr	r3, [sp, #8]
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	701a      	strb	r2, [r3, #0]
 800a4ae:	b01c      	add	sp, #112	; 0x70
 800a4b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4b4:	b003      	add	sp, #12
 800a4b6:	4770      	bx	lr
 800a4b8:	2000001c 	.word	0x2000001c
 800a4bc:	ffff0208 	.word	0xffff0208

0800a4c0 <siscanf>:
 800a4c0:	b40e      	push	{r1, r2, r3}
 800a4c2:	b510      	push	{r4, lr}
 800a4c4:	b09f      	sub	sp, #124	; 0x7c
 800a4c6:	ac21      	add	r4, sp, #132	; 0x84
 800a4c8:	f44f 7101 	mov.w	r1, #516	; 0x204
 800a4cc:	f854 2b04 	ldr.w	r2, [r4], #4
 800a4d0:	9201      	str	r2, [sp, #4]
 800a4d2:	f8ad 101c 	strh.w	r1, [sp, #28]
 800a4d6:	9004      	str	r0, [sp, #16]
 800a4d8:	9008      	str	r0, [sp, #32]
 800a4da:	f7f5 fe83 	bl	80001e4 <strlen>
 800a4de:	4b0c      	ldr	r3, [pc, #48]	; (800a510 <siscanf+0x50>)
 800a4e0:	9005      	str	r0, [sp, #20]
 800a4e2:	9009      	str	r0, [sp, #36]	; 0x24
 800a4e4:	930d      	str	r3, [sp, #52]	; 0x34
 800a4e6:	480b      	ldr	r0, [pc, #44]	; (800a514 <siscanf+0x54>)
 800a4e8:	9a01      	ldr	r2, [sp, #4]
 800a4ea:	6800      	ldr	r0, [r0, #0]
 800a4ec:	9403      	str	r4, [sp, #12]
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	9311      	str	r3, [sp, #68]	; 0x44
 800a4f2:	9316      	str	r3, [sp, #88]	; 0x58
 800a4f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a4f8:	f8ad 301e 	strh.w	r3, [sp, #30]
 800a4fc:	a904      	add	r1, sp, #16
 800a4fe:	4623      	mov	r3, r4
 800a500:	f001 fdd8 	bl	800c0b4 <__ssvfiscanf_r>
 800a504:	b01f      	add	sp, #124	; 0x7c
 800a506:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a50a:	b003      	add	sp, #12
 800a50c:	4770      	bx	lr
 800a50e:	bf00      	nop
 800a510:	0800a53b 	.word	0x0800a53b
 800a514:	2000001c 	.word	0x2000001c

0800a518 <__sread>:
 800a518:	b510      	push	{r4, lr}
 800a51a:	460c      	mov	r4, r1
 800a51c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a520:	f002 f9ec 	bl	800c8fc <_read_r>
 800a524:	2800      	cmp	r0, #0
 800a526:	bfab      	itete	ge
 800a528:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a52a:	89a3      	ldrhlt	r3, [r4, #12]
 800a52c:	181b      	addge	r3, r3, r0
 800a52e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a532:	bfac      	ite	ge
 800a534:	6563      	strge	r3, [r4, #84]	; 0x54
 800a536:	81a3      	strhlt	r3, [r4, #12]
 800a538:	bd10      	pop	{r4, pc}

0800a53a <__seofread>:
 800a53a:	2000      	movs	r0, #0
 800a53c:	4770      	bx	lr

0800a53e <__swrite>:
 800a53e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a542:	461f      	mov	r7, r3
 800a544:	898b      	ldrh	r3, [r1, #12]
 800a546:	05db      	lsls	r3, r3, #23
 800a548:	4605      	mov	r5, r0
 800a54a:	460c      	mov	r4, r1
 800a54c:	4616      	mov	r6, r2
 800a54e:	d505      	bpl.n	800a55c <__swrite+0x1e>
 800a550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a554:	2302      	movs	r3, #2
 800a556:	2200      	movs	r2, #0
 800a558:	f000 ff62 	bl	800b420 <_lseek_r>
 800a55c:	89a3      	ldrh	r3, [r4, #12]
 800a55e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a562:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a566:	81a3      	strh	r3, [r4, #12]
 800a568:	4632      	mov	r2, r6
 800a56a:	463b      	mov	r3, r7
 800a56c:	4628      	mov	r0, r5
 800a56e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a572:	f000 b885 	b.w	800a680 <_write_r>

0800a576 <__sseek>:
 800a576:	b510      	push	{r4, lr}
 800a578:	460c      	mov	r4, r1
 800a57a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a57e:	f000 ff4f 	bl	800b420 <_lseek_r>
 800a582:	1c43      	adds	r3, r0, #1
 800a584:	89a3      	ldrh	r3, [r4, #12]
 800a586:	bf15      	itete	ne
 800a588:	6560      	strne	r0, [r4, #84]	; 0x54
 800a58a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a58e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a592:	81a3      	strheq	r3, [r4, #12]
 800a594:	bf18      	it	ne
 800a596:	81a3      	strhne	r3, [r4, #12]
 800a598:	bd10      	pop	{r4, pc}

0800a59a <__sclose>:
 800a59a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a59e:	f000 b89f 	b.w	800a6e0 <_close_r>

0800a5a2 <strncpy>:
 800a5a2:	b510      	push	{r4, lr}
 800a5a4:	3901      	subs	r1, #1
 800a5a6:	4603      	mov	r3, r0
 800a5a8:	b132      	cbz	r2, 800a5b8 <strncpy+0x16>
 800a5aa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a5ae:	f803 4b01 	strb.w	r4, [r3], #1
 800a5b2:	3a01      	subs	r2, #1
 800a5b4:	2c00      	cmp	r4, #0
 800a5b6:	d1f7      	bne.n	800a5a8 <strncpy+0x6>
 800a5b8:	441a      	add	r2, r3
 800a5ba:	2100      	movs	r1, #0
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d100      	bne.n	800a5c2 <strncpy+0x20>
 800a5c0:	bd10      	pop	{r4, pc}
 800a5c2:	f803 1b01 	strb.w	r1, [r3], #1
 800a5c6:	e7f9      	b.n	800a5bc <strncpy+0x1a>

0800a5c8 <strtok>:
 800a5c8:	4b16      	ldr	r3, [pc, #88]	; (800a624 <strtok+0x5c>)
 800a5ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a5cc:	681e      	ldr	r6, [r3, #0]
 800a5ce:	6db4      	ldr	r4, [r6, #88]	; 0x58
 800a5d0:	4605      	mov	r5, r0
 800a5d2:	b9fc      	cbnz	r4, 800a614 <strtok+0x4c>
 800a5d4:	2050      	movs	r0, #80	; 0x50
 800a5d6:	9101      	str	r1, [sp, #4]
 800a5d8:	f000 ff34 	bl	800b444 <malloc>
 800a5dc:	9901      	ldr	r1, [sp, #4]
 800a5de:	65b0      	str	r0, [r6, #88]	; 0x58
 800a5e0:	4602      	mov	r2, r0
 800a5e2:	b920      	cbnz	r0, 800a5ee <strtok+0x26>
 800a5e4:	4b10      	ldr	r3, [pc, #64]	; (800a628 <strtok+0x60>)
 800a5e6:	4811      	ldr	r0, [pc, #68]	; (800a62c <strtok+0x64>)
 800a5e8:	2157      	movs	r1, #87	; 0x57
 800a5ea:	f000 f85b 	bl	800a6a4 <__assert_func>
 800a5ee:	e9c0 4400 	strd	r4, r4, [r0]
 800a5f2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800a5f6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800a5fa:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800a5fe:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800a602:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800a606:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800a60a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800a60e:	6184      	str	r4, [r0, #24]
 800a610:	7704      	strb	r4, [r0, #28]
 800a612:	6244      	str	r4, [r0, #36]	; 0x24
 800a614:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800a616:	2301      	movs	r3, #1
 800a618:	4628      	mov	r0, r5
 800a61a:	b002      	add	sp, #8
 800a61c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a620:	f000 b806 	b.w	800a630 <__strtok_r>
 800a624:	2000001c 	.word	0x2000001c
 800a628:	0800e122 	.word	0x0800e122
 800a62c:	0800e139 	.word	0x0800e139

0800a630 <__strtok_r>:
 800a630:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a632:	b908      	cbnz	r0, 800a638 <__strtok_r+0x8>
 800a634:	6810      	ldr	r0, [r2, #0]
 800a636:	b188      	cbz	r0, 800a65c <__strtok_r+0x2c>
 800a638:	4604      	mov	r4, r0
 800a63a:	4620      	mov	r0, r4
 800a63c:	f814 5b01 	ldrb.w	r5, [r4], #1
 800a640:	460f      	mov	r7, r1
 800a642:	f817 6b01 	ldrb.w	r6, [r7], #1
 800a646:	b91e      	cbnz	r6, 800a650 <__strtok_r+0x20>
 800a648:	b965      	cbnz	r5, 800a664 <__strtok_r+0x34>
 800a64a:	6015      	str	r5, [r2, #0]
 800a64c:	4628      	mov	r0, r5
 800a64e:	e005      	b.n	800a65c <__strtok_r+0x2c>
 800a650:	42b5      	cmp	r5, r6
 800a652:	d1f6      	bne.n	800a642 <__strtok_r+0x12>
 800a654:	2b00      	cmp	r3, #0
 800a656:	d1f0      	bne.n	800a63a <__strtok_r+0xa>
 800a658:	6014      	str	r4, [r2, #0]
 800a65a:	7003      	strb	r3, [r0, #0]
 800a65c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a65e:	461c      	mov	r4, r3
 800a660:	e00c      	b.n	800a67c <__strtok_r+0x4c>
 800a662:	b915      	cbnz	r5, 800a66a <__strtok_r+0x3a>
 800a664:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a668:	460e      	mov	r6, r1
 800a66a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a66e:	42ab      	cmp	r3, r5
 800a670:	d1f7      	bne.n	800a662 <__strtok_r+0x32>
 800a672:	2b00      	cmp	r3, #0
 800a674:	d0f3      	beq.n	800a65e <__strtok_r+0x2e>
 800a676:	2300      	movs	r3, #0
 800a678:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a67c:	6014      	str	r4, [r2, #0]
 800a67e:	e7ed      	b.n	800a65c <__strtok_r+0x2c>

0800a680 <_write_r>:
 800a680:	b538      	push	{r3, r4, r5, lr}
 800a682:	4d07      	ldr	r5, [pc, #28]	; (800a6a0 <_write_r+0x20>)
 800a684:	4604      	mov	r4, r0
 800a686:	4608      	mov	r0, r1
 800a688:	4611      	mov	r1, r2
 800a68a:	2200      	movs	r2, #0
 800a68c:	602a      	str	r2, [r5, #0]
 800a68e:	461a      	mov	r2, r3
 800a690:	f7f7 ffc9 	bl	8002626 <_write>
 800a694:	1c43      	adds	r3, r0, #1
 800a696:	d102      	bne.n	800a69e <_write_r+0x1e>
 800a698:	682b      	ldr	r3, [r5, #0]
 800a69a:	b103      	cbz	r3, 800a69e <_write_r+0x1e>
 800a69c:	6023      	str	r3, [r4, #0]
 800a69e:	bd38      	pop	{r3, r4, r5, pc}
 800a6a0:	200051ec 	.word	0x200051ec

0800a6a4 <__assert_func>:
 800a6a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a6a6:	4614      	mov	r4, r2
 800a6a8:	461a      	mov	r2, r3
 800a6aa:	4b09      	ldr	r3, [pc, #36]	; (800a6d0 <__assert_func+0x2c>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	4605      	mov	r5, r0
 800a6b0:	68d8      	ldr	r0, [r3, #12]
 800a6b2:	b14c      	cbz	r4, 800a6c8 <__assert_func+0x24>
 800a6b4:	4b07      	ldr	r3, [pc, #28]	; (800a6d4 <__assert_func+0x30>)
 800a6b6:	9100      	str	r1, [sp, #0]
 800a6b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a6bc:	4906      	ldr	r1, [pc, #24]	; (800a6d8 <__assert_func+0x34>)
 800a6be:	462b      	mov	r3, r5
 800a6c0:	f000 fe98 	bl	800b3f4 <fiprintf>
 800a6c4:	f002 fb66 	bl	800cd94 <abort>
 800a6c8:	4b04      	ldr	r3, [pc, #16]	; (800a6dc <__assert_func+0x38>)
 800a6ca:	461c      	mov	r4, r3
 800a6cc:	e7f3      	b.n	800a6b6 <__assert_func+0x12>
 800a6ce:	bf00      	nop
 800a6d0:	2000001c 	.word	0x2000001c
 800a6d4:	0800e196 	.word	0x0800e196
 800a6d8:	0800e1a3 	.word	0x0800e1a3
 800a6dc:	0800e1d1 	.word	0x0800e1d1

0800a6e0 <_close_r>:
 800a6e0:	b538      	push	{r3, r4, r5, lr}
 800a6e2:	4d06      	ldr	r5, [pc, #24]	; (800a6fc <_close_r+0x1c>)
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	4604      	mov	r4, r0
 800a6e8:	4608      	mov	r0, r1
 800a6ea:	602b      	str	r3, [r5, #0]
 800a6ec:	f7f7 ffb7 	bl	800265e <_close>
 800a6f0:	1c43      	adds	r3, r0, #1
 800a6f2:	d102      	bne.n	800a6fa <_close_r+0x1a>
 800a6f4:	682b      	ldr	r3, [r5, #0]
 800a6f6:	b103      	cbz	r3, 800a6fa <_close_r+0x1a>
 800a6f8:	6023      	str	r3, [r4, #0]
 800a6fa:	bd38      	pop	{r3, r4, r5, pc}
 800a6fc:	200051ec 	.word	0x200051ec

0800a700 <quorem>:
 800a700:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a704:	6903      	ldr	r3, [r0, #16]
 800a706:	690c      	ldr	r4, [r1, #16]
 800a708:	42a3      	cmp	r3, r4
 800a70a:	4607      	mov	r7, r0
 800a70c:	f2c0 8081 	blt.w	800a812 <quorem+0x112>
 800a710:	3c01      	subs	r4, #1
 800a712:	f101 0814 	add.w	r8, r1, #20
 800a716:	f100 0514 	add.w	r5, r0, #20
 800a71a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a71e:	9301      	str	r3, [sp, #4]
 800a720:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a724:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a728:	3301      	adds	r3, #1
 800a72a:	429a      	cmp	r2, r3
 800a72c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a730:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a734:	fbb2 f6f3 	udiv	r6, r2, r3
 800a738:	d331      	bcc.n	800a79e <quorem+0x9e>
 800a73a:	f04f 0e00 	mov.w	lr, #0
 800a73e:	4640      	mov	r0, r8
 800a740:	46ac      	mov	ip, r5
 800a742:	46f2      	mov	sl, lr
 800a744:	f850 2b04 	ldr.w	r2, [r0], #4
 800a748:	b293      	uxth	r3, r2
 800a74a:	fb06 e303 	mla	r3, r6, r3, lr
 800a74e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a752:	b29b      	uxth	r3, r3
 800a754:	ebaa 0303 	sub.w	r3, sl, r3
 800a758:	f8dc a000 	ldr.w	sl, [ip]
 800a75c:	0c12      	lsrs	r2, r2, #16
 800a75e:	fa13 f38a 	uxtah	r3, r3, sl
 800a762:	fb06 e202 	mla	r2, r6, r2, lr
 800a766:	9300      	str	r3, [sp, #0]
 800a768:	9b00      	ldr	r3, [sp, #0]
 800a76a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a76e:	b292      	uxth	r2, r2
 800a770:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a774:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a778:	f8bd 3000 	ldrh.w	r3, [sp]
 800a77c:	4581      	cmp	r9, r0
 800a77e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a782:	f84c 3b04 	str.w	r3, [ip], #4
 800a786:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a78a:	d2db      	bcs.n	800a744 <quorem+0x44>
 800a78c:	f855 300b 	ldr.w	r3, [r5, fp]
 800a790:	b92b      	cbnz	r3, 800a79e <quorem+0x9e>
 800a792:	9b01      	ldr	r3, [sp, #4]
 800a794:	3b04      	subs	r3, #4
 800a796:	429d      	cmp	r5, r3
 800a798:	461a      	mov	r2, r3
 800a79a:	d32e      	bcc.n	800a7fa <quorem+0xfa>
 800a79c:	613c      	str	r4, [r7, #16]
 800a79e:	4638      	mov	r0, r7
 800a7a0:	f001 f8da 	bl	800b958 <__mcmp>
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	db24      	blt.n	800a7f2 <quorem+0xf2>
 800a7a8:	3601      	adds	r6, #1
 800a7aa:	4628      	mov	r0, r5
 800a7ac:	f04f 0c00 	mov.w	ip, #0
 800a7b0:	f858 2b04 	ldr.w	r2, [r8], #4
 800a7b4:	f8d0 e000 	ldr.w	lr, [r0]
 800a7b8:	b293      	uxth	r3, r2
 800a7ba:	ebac 0303 	sub.w	r3, ip, r3
 800a7be:	0c12      	lsrs	r2, r2, #16
 800a7c0:	fa13 f38e 	uxtah	r3, r3, lr
 800a7c4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a7c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a7cc:	b29b      	uxth	r3, r3
 800a7ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a7d2:	45c1      	cmp	r9, r8
 800a7d4:	f840 3b04 	str.w	r3, [r0], #4
 800a7d8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a7dc:	d2e8      	bcs.n	800a7b0 <quorem+0xb0>
 800a7de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a7e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a7e6:	b922      	cbnz	r2, 800a7f2 <quorem+0xf2>
 800a7e8:	3b04      	subs	r3, #4
 800a7ea:	429d      	cmp	r5, r3
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	d30a      	bcc.n	800a806 <quorem+0x106>
 800a7f0:	613c      	str	r4, [r7, #16]
 800a7f2:	4630      	mov	r0, r6
 800a7f4:	b003      	add	sp, #12
 800a7f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7fa:	6812      	ldr	r2, [r2, #0]
 800a7fc:	3b04      	subs	r3, #4
 800a7fe:	2a00      	cmp	r2, #0
 800a800:	d1cc      	bne.n	800a79c <quorem+0x9c>
 800a802:	3c01      	subs	r4, #1
 800a804:	e7c7      	b.n	800a796 <quorem+0x96>
 800a806:	6812      	ldr	r2, [r2, #0]
 800a808:	3b04      	subs	r3, #4
 800a80a:	2a00      	cmp	r2, #0
 800a80c:	d1f0      	bne.n	800a7f0 <quorem+0xf0>
 800a80e:	3c01      	subs	r4, #1
 800a810:	e7eb      	b.n	800a7ea <quorem+0xea>
 800a812:	2000      	movs	r0, #0
 800a814:	e7ee      	b.n	800a7f4 <quorem+0xf4>
	...

0800a818 <_dtoa_r>:
 800a818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a81c:	ed2d 8b04 	vpush	{d8-d9}
 800a820:	ec57 6b10 	vmov	r6, r7, d0
 800a824:	b093      	sub	sp, #76	; 0x4c
 800a826:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a828:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a82c:	9106      	str	r1, [sp, #24]
 800a82e:	ee10 aa10 	vmov	sl, s0
 800a832:	4604      	mov	r4, r0
 800a834:	9209      	str	r2, [sp, #36]	; 0x24
 800a836:	930c      	str	r3, [sp, #48]	; 0x30
 800a838:	46bb      	mov	fp, r7
 800a83a:	b975      	cbnz	r5, 800a85a <_dtoa_r+0x42>
 800a83c:	2010      	movs	r0, #16
 800a83e:	f000 fe01 	bl	800b444 <malloc>
 800a842:	4602      	mov	r2, r0
 800a844:	6260      	str	r0, [r4, #36]	; 0x24
 800a846:	b920      	cbnz	r0, 800a852 <_dtoa_r+0x3a>
 800a848:	4ba7      	ldr	r3, [pc, #668]	; (800aae8 <_dtoa_r+0x2d0>)
 800a84a:	21ea      	movs	r1, #234	; 0xea
 800a84c:	48a7      	ldr	r0, [pc, #668]	; (800aaec <_dtoa_r+0x2d4>)
 800a84e:	f7ff ff29 	bl	800a6a4 <__assert_func>
 800a852:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a856:	6005      	str	r5, [r0, #0]
 800a858:	60c5      	str	r5, [r0, #12]
 800a85a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a85c:	6819      	ldr	r1, [r3, #0]
 800a85e:	b151      	cbz	r1, 800a876 <_dtoa_r+0x5e>
 800a860:	685a      	ldr	r2, [r3, #4]
 800a862:	604a      	str	r2, [r1, #4]
 800a864:	2301      	movs	r3, #1
 800a866:	4093      	lsls	r3, r2
 800a868:	608b      	str	r3, [r1, #8]
 800a86a:	4620      	mov	r0, r4
 800a86c:	f000 fe32 	bl	800b4d4 <_Bfree>
 800a870:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a872:	2200      	movs	r2, #0
 800a874:	601a      	str	r2, [r3, #0]
 800a876:	1e3b      	subs	r3, r7, #0
 800a878:	bfaa      	itet	ge
 800a87a:	2300      	movge	r3, #0
 800a87c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a880:	f8c8 3000 	strge.w	r3, [r8]
 800a884:	4b9a      	ldr	r3, [pc, #616]	; (800aaf0 <_dtoa_r+0x2d8>)
 800a886:	bfbc      	itt	lt
 800a888:	2201      	movlt	r2, #1
 800a88a:	f8c8 2000 	strlt.w	r2, [r8]
 800a88e:	ea33 030b 	bics.w	r3, r3, fp
 800a892:	d11b      	bne.n	800a8cc <_dtoa_r+0xb4>
 800a894:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a896:	f242 730f 	movw	r3, #9999	; 0x270f
 800a89a:	6013      	str	r3, [r2, #0]
 800a89c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a8a0:	4333      	orrs	r3, r6
 800a8a2:	f000 8592 	beq.w	800b3ca <_dtoa_r+0xbb2>
 800a8a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a8a8:	b963      	cbnz	r3, 800a8c4 <_dtoa_r+0xac>
 800a8aa:	4b92      	ldr	r3, [pc, #584]	; (800aaf4 <_dtoa_r+0x2dc>)
 800a8ac:	e022      	b.n	800a8f4 <_dtoa_r+0xdc>
 800a8ae:	4b92      	ldr	r3, [pc, #584]	; (800aaf8 <_dtoa_r+0x2e0>)
 800a8b0:	9301      	str	r3, [sp, #4]
 800a8b2:	3308      	adds	r3, #8
 800a8b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a8b6:	6013      	str	r3, [r2, #0]
 800a8b8:	9801      	ldr	r0, [sp, #4]
 800a8ba:	b013      	add	sp, #76	; 0x4c
 800a8bc:	ecbd 8b04 	vpop	{d8-d9}
 800a8c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8c4:	4b8b      	ldr	r3, [pc, #556]	; (800aaf4 <_dtoa_r+0x2dc>)
 800a8c6:	9301      	str	r3, [sp, #4]
 800a8c8:	3303      	adds	r3, #3
 800a8ca:	e7f3      	b.n	800a8b4 <_dtoa_r+0x9c>
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	4650      	mov	r0, sl
 800a8d2:	4659      	mov	r1, fp
 800a8d4:	f7f6 f908 	bl	8000ae8 <__aeabi_dcmpeq>
 800a8d8:	ec4b ab19 	vmov	d9, sl, fp
 800a8dc:	4680      	mov	r8, r0
 800a8de:	b158      	cbz	r0, 800a8f8 <_dtoa_r+0xe0>
 800a8e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	6013      	str	r3, [r2, #0]
 800a8e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	f000 856b 	beq.w	800b3c4 <_dtoa_r+0xbac>
 800a8ee:	4883      	ldr	r0, [pc, #524]	; (800aafc <_dtoa_r+0x2e4>)
 800a8f0:	6018      	str	r0, [r3, #0]
 800a8f2:	1e43      	subs	r3, r0, #1
 800a8f4:	9301      	str	r3, [sp, #4]
 800a8f6:	e7df      	b.n	800a8b8 <_dtoa_r+0xa0>
 800a8f8:	ec4b ab10 	vmov	d0, sl, fp
 800a8fc:	aa10      	add	r2, sp, #64	; 0x40
 800a8fe:	a911      	add	r1, sp, #68	; 0x44
 800a900:	4620      	mov	r0, r4
 800a902:	f001 f8cf 	bl	800baa4 <__d2b>
 800a906:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a90a:	ee08 0a10 	vmov	s16, r0
 800a90e:	2d00      	cmp	r5, #0
 800a910:	f000 8084 	beq.w	800aa1c <_dtoa_r+0x204>
 800a914:	ee19 3a90 	vmov	r3, s19
 800a918:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a91c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a920:	4656      	mov	r6, sl
 800a922:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a926:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a92a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a92e:	4b74      	ldr	r3, [pc, #464]	; (800ab00 <_dtoa_r+0x2e8>)
 800a930:	2200      	movs	r2, #0
 800a932:	4630      	mov	r0, r6
 800a934:	4639      	mov	r1, r7
 800a936:	f7f5 fcb7 	bl	80002a8 <__aeabi_dsub>
 800a93a:	a365      	add	r3, pc, #404	; (adr r3, 800aad0 <_dtoa_r+0x2b8>)
 800a93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a940:	f7f5 fe6a 	bl	8000618 <__aeabi_dmul>
 800a944:	a364      	add	r3, pc, #400	; (adr r3, 800aad8 <_dtoa_r+0x2c0>)
 800a946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a94a:	f7f5 fcaf 	bl	80002ac <__adddf3>
 800a94e:	4606      	mov	r6, r0
 800a950:	4628      	mov	r0, r5
 800a952:	460f      	mov	r7, r1
 800a954:	f7f5 fdf6 	bl	8000544 <__aeabi_i2d>
 800a958:	a361      	add	r3, pc, #388	; (adr r3, 800aae0 <_dtoa_r+0x2c8>)
 800a95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95e:	f7f5 fe5b 	bl	8000618 <__aeabi_dmul>
 800a962:	4602      	mov	r2, r0
 800a964:	460b      	mov	r3, r1
 800a966:	4630      	mov	r0, r6
 800a968:	4639      	mov	r1, r7
 800a96a:	f7f5 fc9f 	bl	80002ac <__adddf3>
 800a96e:	4606      	mov	r6, r0
 800a970:	460f      	mov	r7, r1
 800a972:	f7f6 f901 	bl	8000b78 <__aeabi_d2iz>
 800a976:	2200      	movs	r2, #0
 800a978:	9000      	str	r0, [sp, #0]
 800a97a:	2300      	movs	r3, #0
 800a97c:	4630      	mov	r0, r6
 800a97e:	4639      	mov	r1, r7
 800a980:	f7f6 f8bc 	bl	8000afc <__aeabi_dcmplt>
 800a984:	b150      	cbz	r0, 800a99c <_dtoa_r+0x184>
 800a986:	9800      	ldr	r0, [sp, #0]
 800a988:	f7f5 fddc 	bl	8000544 <__aeabi_i2d>
 800a98c:	4632      	mov	r2, r6
 800a98e:	463b      	mov	r3, r7
 800a990:	f7f6 f8aa 	bl	8000ae8 <__aeabi_dcmpeq>
 800a994:	b910      	cbnz	r0, 800a99c <_dtoa_r+0x184>
 800a996:	9b00      	ldr	r3, [sp, #0]
 800a998:	3b01      	subs	r3, #1
 800a99a:	9300      	str	r3, [sp, #0]
 800a99c:	9b00      	ldr	r3, [sp, #0]
 800a99e:	2b16      	cmp	r3, #22
 800a9a0:	d85a      	bhi.n	800aa58 <_dtoa_r+0x240>
 800a9a2:	9a00      	ldr	r2, [sp, #0]
 800a9a4:	4b57      	ldr	r3, [pc, #348]	; (800ab04 <_dtoa_r+0x2ec>)
 800a9a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9ae:	ec51 0b19 	vmov	r0, r1, d9
 800a9b2:	f7f6 f8a3 	bl	8000afc <__aeabi_dcmplt>
 800a9b6:	2800      	cmp	r0, #0
 800a9b8:	d050      	beq.n	800aa5c <_dtoa_r+0x244>
 800a9ba:	9b00      	ldr	r3, [sp, #0]
 800a9bc:	3b01      	subs	r3, #1
 800a9be:	9300      	str	r3, [sp, #0]
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a9c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a9c6:	1b5d      	subs	r5, r3, r5
 800a9c8:	1e6b      	subs	r3, r5, #1
 800a9ca:	9305      	str	r3, [sp, #20]
 800a9cc:	bf45      	ittet	mi
 800a9ce:	f1c5 0301 	rsbmi	r3, r5, #1
 800a9d2:	9304      	strmi	r3, [sp, #16]
 800a9d4:	2300      	movpl	r3, #0
 800a9d6:	2300      	movmi	r3, #0
 800a9d8:	bf4c      	ite	mi
 800a9da:	9305      	strmi	r3, [sp, #20]
 800a9dc:	9304      	strpl	r3, [sp, #16]
 800a9de:	9b00      	ldr	r3, [sp, #0]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	db3d      	blt.n	800aa60 <_dtoa_r+0x248>
 800a9e4:	9b05      	ldr	r3, [sp, #20]
 800a9e6:	9a00      	ldr	r2, [sp, #0]
 800a9e8:	920a      	str	r2, [sp, #40]	; 0x28
 800a9ea:	4413      	add	r3, r2
 800a9ec:	9305      	str	r3, [sp, #20]
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	9307      	str	r3, [sp, #28]
 800a9f2:	9b06      	ldr	r3, [sp, #24]
 800a9f4:	2b09      	cmp	r3, #9
 800a9f6:	f200 8089 	bhi.w	800ab0c <_dtoa_r+0x2f4>
 800a9fa:	2b05      	cmp	r3, #5
 800a9fc:	bfc4      	itt	gt
 800a9fe:	3b04      	subgt	r3, #4
 800aa00:	9306      	strgt	r3, [sp, #24]
 800aa02:	9b06      	ldr	r3, [sp, #24]
 800aa04:	f1a3 0302 	sub.w	r3, r3, #2
 800aa08:	bfcc      	ite	gt
 800aa0a:	2500      	movgt	r5, #0
 800aa0c:	2501      	movle	r5, #1
 800aa0e:	2b03      	cmp	r3, #3
 800aa10:	f200 8087 	bhi.w	800ab22 <_dtoa_r+0x30a>
 800aa14:	e8df f003 	tbb	[pc, r3]
 800aa18:	59383a2d 	.word	0x59383a2d
 800aa1c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800aa20:	441d      	add	r5, r3
 800aa22:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800aa26:	2b20      	cmp	r3, #32
 800aa28:	bfc1      	itttt	gt
 800aa2a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800aa2e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800aa32:	fa0b f303 	lslgt.w	r3, fp, r3
 800aa36:	fa26 f000 	lsrgt.w	r0, r6, r0
 800aa3a:	bfda      	itte	le
 800aa3c:	f1c3 0320 	rsble	r3, r3, #32
 800aa40:	fa06 f003 	lslle.w	r0, r6, r3
 800aa44:	4318      	orrgt	r0, r3
 800aa46:	f7f5 fd6d 	bl	8000524 <__aeabi_ui2d>
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	4606      	mov	r6, r0
 800aa4e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800aa52:	3d01      	subs	r5, #1
 800aa54:	930e      	str	r3, [sp, #56]	; 0x38
 800aa56:	e76a      	b.n	800a92e <_dtoa_r+0x116>
 800aa58:	2301      	movs	r3, #1
 800aa5a:	e7b2      	b.n	800a9c2 <_dtoa_r+0x1aa>
 800aa5c:	900b      	str	r0, [sp, #44]	; 0x2c
 800aa5e:	e7b1      	b.n	800a9c4 <_dtoa_r+0x1ac>
 800aa60:	9b04      	ldr	r3, [sp, #16]
 800aa62:	9a00      	ldr	r2, [sp, #0]
 800aa64:	1a9b      	subs	r3, r3, r2
 800aa66:	9304      	str	r3, [sp, #16]
 800aa68:	4253      	negs	r3, r2
 800aa6a:	9307      	str	r3, [sp, #28]
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	930a      	str	r3, [sp, #40]	; 0x28
 800aa70:	e7bf      	b.n	800a9f2 <_dtoa_r+0x1da>
 800aa72:	2300      	movs	r3, #0
 800aa74:	9308      	str	r3, [sp, #32]
 800aa76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	dc55      	bgt.n	800ab28 <_dtoa_r+0x310>
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800aa82:	461a      	mov	r2, r3
 800aa84:	9209      	str	r2, [sp, #36]	; 0x24
 800aa86:	e00c      	b.n	800aaa2 <_dtoa_r+0x28a>
 800aa88:	2301      	movs	r3, #1
 800aa8a:	e7f3      	b.n	800aa74 <_dtoa_r+0x25c>
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa90:	9308      	str	r3, [sp, #32]
 800aa92:	9b00      	ldr	r3, [sp, #0]
 800aa94:	4413      	add	r3, r2
 800aa96:	9302      	str	r3, [sp, #8]
 800aa98:	3301      	adds	r3, #1
 800aa9a:	2b01      	cmp	r3, #1
 800aa9c:	9303      	str	r3, [sp, #12]
 800aa9e:	bfb8      	it	lt
 800aaa0:	2301      	movlt	r3, #1
 800aaa2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	6042      	str	r2, [r0, #4]
 800aaa8:	2204      	movs	r2, #4
 800aaaa:	f102 0614 	add.w	r6, r2, #20
 800aaae:	429e      	cmp	r6, r3
 800aab0:	6841      	ldr	r1, [r0, #4]
 800aab2:	d93d      	bls.n	800ab30 <_dtoa_r+0x318>
 800aab4:	4620      	mov	r0, r4
 800aab6:	f000 fccd 	bl	800b454 <_Balloc>
 800aaba:	9001      	str	r0, [sp, #4]
 800aabc:	2800      	cmp	r0, #0
 800aabe:	d13b      	bne.n	800ab38 <_dtoa_r+0x320>
 800aac0:	4b11      	ldr	r3, [pc, #68]	; (800ab08 <_dtoa_r+0x2f0>)
 800aac2:	4602      	mov	r2, r0
 800aac4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800aac8:	e6c0      	b.n	800a84c <_dtoa_r+0x34>
 800aaca:	2301      	movs	r3, #1
 800aacc:	e7df      	b.n	800aa8e <_dtoa_r+0x276>
 800aace:	bf00      	nop
 800aad0:	636f4361 	.word	0x636f4361
 800aad4:	3fd287a7 	.word	0x3fd287a7
 800aad8:	8b60c8b3 	.word	0x8b60c8b3
 800aadc:	3fc68a28 	.word	0x3fc68a28
 800aae0:	509f79fb 	.word	0x509f79fb
 800aae4:	3fd34413 	.word	0x3fd34413
 800aae8:	0800e122 	.word	0x0800e122
 800aaec:	0800e1df 	.word	0x0800e1df
 800aaf0:	7ff00000 	.word	0x7ff00000
 800aaf4:	0800e1db 	.word	0x0800e1db
 800aaf8:	0800e1d2 	.word	0x0800e1d2
 800aafc:	0800e3ba 	.word	0x0800e3ba
 800ab00:	3ff80000 	.word	0x3ff80000
 800ab04:	0800e2d0 	.word	0x0800e2d0
 800ab08:	0800e23a 	.word	0x0800e23a
 800ab0c:	2501      	movs	r5, #1
 800ab0e:	2300      	movs	r3, #0
 800ab10:	9306      	str	r3, [sp, #24]
 800ab12:	9508      	str	r5, [sp, #32]
 800ab14:	f04f 33ff 	mov.w	r3, #4294967295
 800ab18:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	2312      	movs	r3, #18
 800ab20:	e7b0      	b.n	800aa84 <_dtoa_r+0x26c>
 800ab22:	2301      	movs	r3, #1
 800ab24:	9308      	str	r3, [sp, #32]
 800ab26:	e7f5      	b.n	800ab14 <_dtoa_r+0x2fc>
 800ab28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab2a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ab2e:	e7b8      	b.n	800aaa2 <_dtoa_r+0x28a>
 800ab30:	3101      	adds	r1, #1
 800ab32:	6041      	str	r1, [r0, #4]
 800ab34:	0052      	lsls	r2, r2, #1
 800ab36:	e7b8      	b.n	800aaaa <_dtoa_r+0x292>
 800ab38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab3a:	9a01      	ldr	r2, [sp, #4]
 800ab3c:	601a      	str	r2, [r3, #0]
 800ab3e:	9b03      	ldr	r3, [sp, #12]
 800ab40:	2b0e      	cmp	r3, #14
 800ab42:	f200 809d 	bhi.w	800ac80 <_dtoa_r+0x468>
 800ab46:	2d00      	cmp	r5, #0
 800ab48:	f000 809a 	beq.w	800ac80 <_dtoa_r+0x468>
 800ab4c:	9b00      	ldr	r3, [sp, #0]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	dd32      	ble.n	800abb8 <_dtoa_r+0x3a0>
 800ab52:	4ab7      	ldr	r2, [pc, #732]	; (800ae30 <_dtoa_r+0x618>)
 800ab54:	f003 030f 	and.w	r3, r3, #15
 800ab58:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ab5c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ab60:	9b00      	ldr	r3, [sp, #0]
 800ab62:	05d8      	lsls	r0, r3, #23
 800ab64:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ab68:	d516      	bpl.n	800ab98 <_dtoa_r+0x380>
 800ab6a:	4bb2      	ldr	r3, [pc, #712]	; (800ae34 <_dtoa_r+0x61c>)
 800ab6c:	ec51 0b19 	vmov	r0, r1, d9
 800ab70:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ab74:	f7f5 fe7a 	bl	800086c <__aeabi_ddiv>
 800ab78:	f007 070f 	and.w	r7, r7, #15
 800ab7c:	4682      	mov	sl, r0
 800ab7e:	468b      	mov	fp, r1
 800ab80:	2503      	movs	r5, #3
 800ab82:	4eac      	ldr	r6, [pc, #688]	; (800ae34 <_dtoa_r+0x61c>)
 800ab84:	b957      	cbnz	r7, 800ab9c <_dtoa_r+0x384>
 800ab86:	4642      	mov	r2, r8
 800ab88:	464b      	mov	r3, r9
 800ab8a:	4650      	mov	r0, sl
 800ab8c:	4659      	mov	r1, fp
 800ab8e:	f7f5 fe6d 	bl	800086c <__aeabi_ddiv>
 800ab92:	4682      	mov	sl, r0
 800ab94:	468b      	mov	fp, r1
 800ab96:	e028      	b.n	800abea <_dtoa_r+0x3d2>
 800ab98:	2502      	movs	r5, #2
 800ab9a:	e7f2      	b.n	800ab82 <_dtoa_r+0x36a>
 800ab9c:	07f9      	lsls	r1, r7, #31
 800ab9e:	d508      	bpl.n	800abb2 <_dtoa_r+0x39a>
 800aba0:	4640      	mov	r0, r8
 800aba2:	4649      	mov	r1, r9
 800aba4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800aba8:	f7f5 fd36 	bl	8000618 <__aeabi_dmul>
 800abac:	3501      	adds	r5, #1
 800abae:	4680      	mov	r8, r0
 800abb0:	4689      	mov	r9, r1
 800abb2:	107f      	asrs	r7, r7, #1
 800abb4:	3608      	adds	r6, #8
 800abb6:	e7e5      	b.n	800ab84 <_dtoa_r+0x36c>
 800abb8:	f000 809b 	beq.w	800acf2 <_dtoa_r+0x4da>
 800abbc:	9b00      	ldr	r3, [sp, #0]
 800abbe:	4f9d      	ldr	r7, [pc, #628]	; (800ae34 <_dtoa_r+0x61c>)
 800abc0:	425e      	negs	r6, r3
 800abc2:	4b9b      	ldr	r3, [pc, #620]	; (800ae30 <_dtoa_r+0x618>)
 800abc4:	f006 020f 	and.w	r2, r6, #15
 800abc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800abcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abd0:	ec51 0b19 	vmov	r0, r1, d9
 800abd4:	f7f5 fd20 	bl	8000618 <__aeabi_dmul>
 800abd8:	1136      	asrs	r6, r6, #4
 800abda:	4682      	mov	sl, r0
 800abdc:	468b      	mov	fp, r1
 800abde:	2300      	movs	r3, #0
 800abe0:	2502      	movs	r5, #2
 800abe2:	2e00      	cmp	r6, #0
 800abe4:	d17a      	bne.n	800acdc <_dtoa_r+0x4c4>
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d1d3      	bne.n	800ab92 <_dtoa_r+0x37a>
 800abea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abec:	2b00      	cmp	r3, #0
 800abee:	f000 8082 	beq.w	800acf6 <_dtoa_r+0x4de>
 800abf2:	4b91      	ldr	r3, [pc, #580]	; (800ae38 <_dtoa_r+0x620>)
 800abf4:	2200      	movs	r2, #0
 800abf6:	4650      	mov	r0, sl
 800abf8:	4659      	mov	r1, fp
 800abfa:	f7f5 ff7f 	bl	8000afc <__aeabi_dcmplt>
 800abfe:	2800      	cmp	r0, #0
 800ac00:	d079      	beq.n	800acf6 <_dtoa_r+0x4de>
 800ac02:	9b03      	ldr	r3, [sp, #12]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d076      	beq.n	800acf6 <_dtoa_r+0x4de>
 800ac08:	9b02      	ldr	r3, [sp, #8]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	dd36      	ble.n	800ac7c <_dtoa_r+0x464>
 800ac0e:	9b00      	ldr	r3, [sp, #0]
 800ac10:	4650      	mov	r0, sl
 800ac12:	4659      	mov	r1, fp
 800ac14:	1e5f      	subs	r7, r3, #1
 800ac16:	2200      	movs	r2, #0
 800ac18:	4b88      	ldr	r3, [pc, #544]	; (800ae3c <_dtoa_r+0x624>)
 800ac1a:	f7f5 fcfd 	bl	8000618 <__aeabi_dmul>
 800ac1e:	9e02      	ldr	r6, [sp, #8]
 800ac20:	4682      	mov	sl, r0
 800ac22:	468b      	mov	fp, r1
 800ac24:	3501      	adds	r5, #1
 800ac26:	4628      	mov	r0, r5
 800ac28:	f7f5 fc8c 	bl	8000544 <__aeabi_i2d>
 800ac2c:	4652      	mov	r2, sl
 800ac2e:	465b      	mov	r3, fp
 800ac30:	f7f5 fcf2 	bl	8000618 <__aeabi_dmul>
 800ac34:	4b82      	ldr	r3, [pc, #520]	; (800ae40 <_dtoa_r+0x628>)
 800ac36:	2200      	movs	r2, #0
 800ac38:	f7f5 fb38 	bl	80002ac <__adddf3>
 800ac3c:	46d0      	mov	r8, sl
 800ac3e:	46d9      	mov	r9, fp
 800ac40:	4682      	mov	sl, r0
 800ac42:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800ac46:	2e00      	cmp	r6, #0
 800ac48:	d158      	bne.n	800acfc <_dtoa_r+0x4e4>
 800ac4a:	4b7e      	ldr	r3, [pc, #504]	; (800ae44 <_dtoa_r+0x62c>)
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	4640      	mov	r0, r8
 800ac50:	4649      	mov	r1, r9
 800ac52:	f7f5 fb29 	bl	80002a8 <__aeabi_dsub>
 800ac56:	4652      	mov	r2, sl
 800ac58:	465b      	mov	r3, fp
 800ac5a:	4680      	mov	r8, r0
 800ac5c:	4689      	mov	r9, r1
 800ac5e:	f7f5 ff6b 	bl	8000b38 <__aeabi_dcmpgt>
 800ac62:	2800      	cmp	r0, #0
 800ac64:	f040 8295 	bne.w	800b192 <_dtoa_r+0x97a>
 800ac68:	4652      	mov	r2, sl
 800ac6a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ac6e:	4640      	mov	r0, r8
 800ac70:	4649      	mov	r1, r9
 800ac72:	f7f5 ff43 	bl	8000afc <__aeabi_dcmplt>
 800ac76:	2800      	cmp	r0, #0
 800ac78:	f040 8289 	bne.w	800b18e <_dtoa_r+0x976>
 800ac7c:	ec5b ab19 	vmov	sl, fp, d9
 800ac80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	f2c0 8148 	blt.w	800af18 <_dtoa_r+0x700>
 800ac88:	9a00      	ldr	r2, [sp, #0]
 800ac8a:	2a0e      	cmp	r2, #14
 800ac8c:	f300 8144 	bgt.w	800af18 <_dtoa_r+0x700>
 800ac90:	4b67      	ldr	r3, [pc, #412]	; (800ae30 <_dtoa_r+0x618>)
 800ac92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac96:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	f280 80d5 	bge.w	800ae4c <_dtoa_r+0x634>
 800aca2:	9b03      	ldr	r3, [sp, #12]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	f300 80d1 	bgt.w	800ae4c <_dtoa_r+0x634>
 800acaa:	f040 826f 	bne.w	800b18c <_dtoa_r+0x974>
 800acae:	4b65      	ldr	r3, [pc, #404]	; (800ae44 <_dtoa_r+0x62c>)
 800acb0:	2200      	movs	r2, #0
 800acb2:	4640      	mov	r0, r8
 800acb4:	4649      	mov	r1, r9
 800acb6:	f7f5 fcaf 	bl	8000618 <__aeabi_dmul>
 800acba:	4652      	mov	r2, sl
 800acbc:	465b      	mov	r3, fp
 800acbe:	f7f5 ff31 	bl	8000b24 <__aeabi_dcmpge>
 800acc2:	9e03      	ldr	r6, [sp, #12]
 800acc4:	4637      	mov	r7, r6
 800acc6:	2800      	cmp	r0, #0
 800acc8:	f040 8245 	bne.w	800b156 <_dtoa_r+0x93e>
 800accc:	9d01      	ldr	r5, [sp, #4]
 800acce:	2331      	movs	r3, #49	; 0x31
 800acd0:	f805 3b01 	strb.w	r3, [r5], #1
 800acd4:	9b00      	ldr	r3, [sp, #0]
 800acd6:	3301      	adds	r3, #1
 800acd8:	9300      	str	r3, [sp, #0]
 800acda:	e240      	b.n	800b15e <_dtoa_r+0x946>
 800acdc:	07f2      	lsls	r2, r6, #31
 800acde:	d505      	bpl.n	800acec <_dtoa_r+0x4d4>
 800ace0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ace4:	f7f5 fc98 	bl	8000618 <__aeabi_dmul>
 800ace8:	3501      	adds	r5, #1
 800acea:	2301      	movs	r3, #1
 800acec:	1076      	asrs	r6, r6, #1
 800acee:	3708      	adds	r7, #8
 800acf0:	e777      	b.n	800abe2 <_dtoa_r+0x3ca>
 800acf2:	2502      	movs	r5, #2
 800acf4:	e779      	b.n	800abea <_dtoa_r+0x3d2>
 800acf6:	9f00      	ldr	r7, [sp, #0]
 800acf8:	9e03      	ldr	r6, [sp, #12]
 800acfa:	e794      	b.n	800ac26 <_dtoa_r+0x40e>
 800acfc:	9901      	ldr	r1, [sp, #4]
 800acfe:	4b4c      	ldr	r3, [pc, #304]	; (800ae30 <_dtoa_r+0x618>)
 800ad00:	4431      	add	r1, r6
 800ad02:	910d      	str	r1, [sp, #52]	; 0x34
 800ad04:	9908      	ldr	r1, [sp, #32]
 800ad06:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ad0a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ad0e:	2900      	cmp	r1, #0
 800ad10:	d043      	beq.n	800ad9a <_dtoa_r+0x582>
 800ad12:	494d      	ldr	r1, [pc, #308]	; (800ae48 <_dtoa_r+0x630>)
 800ad14:	2000      	movs	r0, #0
 800ad16:	f7f5 fda9 	bl	800086c <__aeabi_ddiv>
 800ad1a:	4652      	mov	r2, sl
 800ad1c:	465b      	mov	r3, fp
 800ad1e:	f7f5 fac3 	bl	80002a8 <__aeabi_dsub>
 800ad22:	9d01      	ldr	r5, [sp, #4]
 800ad24:	4682      	mov	sl, r0
 800ad26:	468b      	mov	fp, r1
 800ad28:	4649      	mov	r1, r9
 800ad2a:	4640      	mov	r0, r8
 800ad2c:	f7f5 ff24 	bl	8000b78 <__aeabi_d2iz>
 800ad30:	4606      	mov	r6, r0
 800ad32:	f7f5 fc07 	bl	8000544 <__aeabi_i2d>
 800ad36:	4602      	mov	r2, r0
 800ad38:	460b      	mov	r3, r1
 800ad3a:	4640      	mov	r0, r8
 800ad3c:	4649      	mov	r1, r9
 800ad3e:	f7f5 fab3 	bl	80002a8 <__aeabi_dsub>
 800ad42:	3630      	adds	r6, #48	; 0x30
 800ad44:	f805 6b01 	strb.w	r6, [r5], #1
 800ad48:	4652      	mov	r2, sl
 800ad4a:	465b      	mov	r3, fp
 800ad4c:	4680      	mov	r8, r0
 800ad4e:	4689      	mov	r9, r1
 800ad50:	f7f5 fed4 	bl	8000afc <__aeabi_dcmplt>
 800ad54:	2800      	cmp	r0, #0
 800ad56:	d163      	bne.n	800ae20 <_dtoa_r+0x608>
 800ad58:	4642      	mov	r2, r8
 800ad5a:	464b      	mov	r3, r9
 800ad5c:	4936      	ldr	r1, [pc, #216]	; (800ae38 <_dtoa_r+0x620>)
 800ad5e:	2000      	movs	r0, #0
 800ad60:	f7f5 faa2 	bl	80002a8 <__aeabi_dsub>
 800ad64:	4652      	mov	r2, sl
 800ad66:	465b      	mov	r3, fp
 800ad68:	f7f5 fec8 	bl	8000afc <__aeabi_dcmplt>
 800ad6c:	2800      	cmp	r0, #0
 800ad6e:	f040 80b5 	bne.w	800aedc <_dtoa_r+0x6c4>
 800ad72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad74:	429d      	cmp	r5, r3
 800ad76:	d081      	beq.n	800ac7c <_dtoa_r+0x464>
 800ad78:	4b30      	ldr	r3, [pc, #192]	; (800ae3c <_dtoa_r+0x624>)
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	4650      	mov	r0, sl
 800ad7e:	4659      	mov	r1, fp
 800ad80:	f7f5 fc4a 	bl	8000618 <__aeabi_dmul>
 800ad84:	4b2d      	ldr	r3, [pc, #180]	; (800ae3c <_dtoa_r+0x624>)
 800ad86:	4682      	mov	sl, r0
 800ad88:	468b      	mov	fp, r1
 800ad8a:	4640      	mov	r0, r8
 800ad8c:	4649      	mov	r1, r9
 800ad8e:	2200      	movs	r2, #0
 800ad90:	f7f5 fc42 	bl	8000618 <__aeabi_dmul>
 800ad94:	4680      	mov	r8, r0
 800ad96:	4689      	mov	r9, r1
 800ad98:	e7c6      	b.n	800ad28 <_dtoa_r+0x510>
 800ad9a:	4650      	mov	r0, sl
 800ad9c:	4659      	mov	r1, fp
 800ad9e:	f7f5 fc3b 	bl	8000618 <__aeabi_dmul>
 800ada2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ada4:	9d01      	ldr	r5, [sp, #4]
 800ada6:	930f      	str	r3, [sp, #60]	; 0x3c
 800ada8:	4682      	mov	sl, r0
 800adaa:	468b      	mov	fp, r1
 800adac:	4649      	mov	r1, r9
 800adae:	4640      	mov	r0, r8
 800adb0:	f7f5 fee2 	bl	8000b78 <__aeabi_d2iz>
 800adb4:	4606      	mov	r6, r0
 800adb6:	f7f5 fbc5 	bl	8000544 <__aeabi_i2d>
 800adba:	3630      	adds	r6, #48	; 0x30
 800adbc:	4602      	mov	r2, r0
 800adbe:	460b      	mov	r3, r1
 800adc0:	4640      	mov	r0, r8
 800adc2:	4649      	mov	r1, r9
 800adc4:	f7f5 fa70 	bl	80002a8 <__aeabi_dsub>
 800adc8:	f805 6b01 	strb.w	r6, [r5], #1
 800adcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800adce:	429d      	cmp	r5, r3
 800add0:	4680      	mov	r8, r0
 800add2:	4689      	mov	r9, r1
 800add4:	f04f 0200 	mov.w	r2, #0
 800add8:	d124      	bne.n	800ae24 <_dtoa_r+0x60c>
 800adda:	4b1b      	ldr	r3, [pc, #108]	; (800ae48 <_dtoa_r+0x630>)
 800addc:	4650      	mov	r0, sl
 800adde:	4659      	mov	r1, fp
 800ade0:	f7f5 fa64 	bl	80002ac <__adddf3>
 800ade4:	4602      	mov	r2, r0
 800ade6:	460b      	mov	r3, r1
 800ade8:	4640      	mov	r0, r8
 800adea:	4649      	mov	r1, r9
 800adec:	f7f5 fea4 	bl	8000b38 <__aeabi_dcmpgt>
 800adf0:	2800      	cmp	r0, #0
 800adf2:	d173      	bne.n	800aedc <_dtoa_r+0x6c4>
 800adf4:	4652      	mov	r2, sl
 800adf6:	465b      	mov	r3, fp
 800adf8:	4913      	ldr	r1, [pc, #76]	; (800ae48 <_dtoa_r+0x630>)
 800adfa:	2000      	movs	r0, #0
 800adfc:	f7f5 fa54 	bl	80002a8 <__aeabi_dsub>
 800ae00:	4602      	mov	r2, r0
 800ae02:	460b      	mov	r3, r1
 800ae04:	4640      	mov	r0, r8
 800ae06:	4649      	mov	r1, r9
 800ae08:	f7f5 fe78 	bl	8000afc <__aeabi_dcmplt>
 800ae0c:	2800      	cmp	r0, #0
 800ae0e:	f43f af35 	beq.w	800ac7c <_dtoa_r+0x464>
 800ae12:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ae14:	1e6b      	subs	r3, r5, #1
 800ae16:	930f      	str	r3, [sp, #60]	; 0x3c
 800ae18:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ae1c:	2b30      	cmp	r3, #48	; 0x30
 800ae1e:	d0f8      	beq.n	800ae12 <_dtoa_r+0x5fa>
 800ae20:	9700      	str	r7, [sp, #0]
 800ae22:	e049      	b.n	800aeb8 <_dtoa_r+0x6a0>
 800ae24:	4b05      	ldr	r3, [pc, #20]	; (800ae3c <_dtoa_r+0x624>)
 800ae26:	f7f5 fbf7 	bl	8000618 <__aeabi_dmul>
 800ae2a:	4680      	mov	r8, r0
 800ae2c:	4689      	mov	r9, r1
 800ae2e:	e7bd      	b.n	800adac <_dtoa_r+0x594>
 800ae30:	0800e2d0 	.word	0x0800e2d0
 800ae34:	0800e2a8 	.word	0x0800e2a8
 800ae38:	3ff00000 	.word	0x3ff00000
 800ae3c:	40240000 	.word	0x40240000
 800ae40:	401c0000 	.word	0x401c0000
 800ae44:	40140000 	.word	0x40140000
 800ae48:	3fe00000 	.word	0x3fe00000
 800ae4c:	9d01      	ldr	r5, [sp, #4]
 800ae4e:	4656      	mov	r6, sl
 800ae50:	465f      	mov	r7, fp
 800ae52:	4642      	mov	r2, r8
 800ae54:	464b      	mov	r3, r9
 800ae56:	4630      	mov	r0, r6
 800ae58:	4639      	mov	r1, r7
 800ae5a:	f7f5 fd07 	bl	800086c <__aeabi_ddiv>
 800ae5e:	f7f5 fe8b 	bl	8000b78 <__aeabi_d2iz>
 800ae62:	4682      	mov	sl, r0
 800ae64:	f7f5 fb6e 	bl	8000544 <__aeabi_i2d>
 800ae68:	4642      	mov	r2, r8
 800ae6a:	464b      	mov	r3, r9
 800ae6c:	f7f5 fbd4 	bl	8000618 <__aeabi_dmul>
 800ae70:	4602      	mov	r2, r0
 800ae72:	460b      	mov	r3, r1
 800ae74:	4630      	mov	r0, r6
 800ae76:	4639      	mov	r1, r7
 800ae78:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ae7c:	f7f5 fa14 	bl	80002a8 <__aeabi_dsub>
 800ae80:	f805 6b01 	strb.w	r6, [r5], #1
 800ae84:	9e01      	ldr	r6, [sp, #4]
 800ae86:	9f03      	ldr	r7, [sp, #12]
 800ae88:	1bae      	subs	r6, r5, r6
 800ae8a:	42b7      	cmp	r7, r6
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	460b      	mov	r3, r1
 800ae90:	d135      	bne.n	800aefe <_dtoa_r+0x6e6>
 800ae92:	f7f5 fa0b 	bl	80002ac <__adddf3>
 800ae96:	4642      	mov	r2, r8
 800ae98:	464b      	mov	r3, r9
 800ae9a:	4606      	mov	r6, r0
 800ae9c:	460f      	mov	r7, r1
 800ae9e:	f7f5 fe4b 	bl	8000b38 <__aeabi_dcmpgt>
 800aea2:	b9d0      	cbnz	r0, 800aeda <_dtoa_r+0x6c2>
 800aea4:	4642      	mov	r2, r8
 800aea6:	464b      	mov	r3, r9
 800aea8:	4630      	mov	r0, r6
 800aeaa:	4639      	mov	r1, r7
 800aeac:	f7f5 fe1c 	bl	8000ae8 <__aeabi_dcmpeq>
 800aeb0:	b110      	cbz	r0, 800aeb8 <_dtoa_r+0x6a0>
 800aeb2:	f01a 0f01 	tst.w	sl, #1
 800aeb6:	d110      	bne.n	800aeda <_dtoa_r+0x6c2>
 800aeb8:	4620      	mov	r0, r4
 800aeba:	ee18 1a10 	vmov	r1, s16
 800aebe:	f000 fb09 	bl	800b4d4 <_Bfree>
 800aec2:	2300      	movs	r3, #0
 800aec4:	9800      	ldr	r0, [sp, #0]
 800aec6:	702b      	strb	r3, [r5, #0]
 800aec8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aeca:	3001      	adds	r0, #1
 800aecc:	6018      	str	r0, [r3, #0]
 800aece:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	f43f acf1 	beq.w	800a8b8 <_dtoa_r+0xa0>
 800aed6:	601d      	str	r5, [r3, #0]
 800aed8:	e4ee      	b.n	800a8b8 <_dtoa_r+0xa0>
 800aeda:	9f00      	ldr	r7, [sp, #0]
 800aedc:	462b      	mov	r3, r5
 800aede:	461d      	mov	r5, r3
 800aee0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aee4:	2a39      	cmp	r2, #57	; 0x39
 800aee6:	d106      	bne.n	800aef6 <_dtoa_r+0x6de>
 800aee8:	9a01      	ldr	r2, [sp, #4]
 800aeea:	429a      	cmp	r2, r3
 800aeec:	d1f7      	bne.n	800aede <_dtoa_r+0x6c6>
 800aeee:	9901      	ldr	r1, [sp, #4]
 800aef0:	2230      	movs	r2, #48	; 0x30
 800aef2:	3701      	adds	r7, #1
 800aef4:	700a      	strb	r2, [r1, #0]
 800aef6:	781a      	ldrb	r2, [r3, #0]
 800aef8:	3201      	adds	r2, #1
 800aefa:	701a      	strb	r2, [r3, #0]
 800aefc:	e790      	b.n	800ae20 <_dtoa_r+0x608>
 800aefe:	4ba6      	ldr	r3, [pc, #664]	; (800b198 <_dtoa_r+0x980>)
 800af00:	2200      	movs	r2, #0
 800af02:	f7f5 fb89 	bl	8000618 <__aeabi_dmul>
 800af06:	2200      	movs	r2, #0
 800af08:	2300      	movs	r3, #0
 800af0a:	4606      	mov	r6, r0
 800af0c:	460f      	mov	r7, r1
 800af0e:	f7f5 fdeb 	bl	8000ae8 <__aeabi_dcmpeq>
 800af12:	2800      	cmp	r0, #0
 800af14:	d09d      	beq.n	800ae52 <_dtoa_r+0x63a>
 800af16:	e7cf      	b.n	800aeb8 <_dtoa_r+0x6a0>
 800af18:	9a08      	ldr	r2, [sp, #32]
 800af1a:	2a00      	cmp	r2, #0
 800af1c:	f000 80d7 	beq.w	800b0ce <_dtoa_r+0x8b6>
 800af20:	9a06      	ldr	r2, [sp, #24]
 800af22:	2a01      	cmp	r2, #1
 800af24:	f300 80ba 	bgt.w	800b09c <_dtoa_r+0x884>
 800af28:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af2a:	2a00      	cmp	r2, #0
 800af2c:	f000 80b2 	beq.w	800b094 <_dtoa_r+0x87c>
 800af30:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800af34:	9e07      	ldr	r6, [sp, #28]
 800af36:	9d04      	ldr	r5, [sp, #16]
 800af38:	9a04      	ldr	r2, [sp, #16]
 800af3a:	441a      	add	r2, r3
 800af3c:	9204      	str	r2, [sp, #16]
 800af3e:	9a05      	ldr	r2, [sp, #20]
 800af40:	2101      	movs	r1, #1
 800af42:	441a      	add	r2, r3
 800af44:	4620      	mov	r0, r4
 800af46:	9205      	str	r2, [sp, #20]
 800af48:	f000 fb7c 	bl	800b644 <__i2b>
 800af4c:	4607      	mov	r7, r0
 800af4e:	2d00      	cmp	r5, #0
 800af50:	dd0c      	ble.n	800af6c <_dtoa_r+0x754>
 800af52:	9b05      	ldr	r3, [sp, #20]
 800af54:	2b00      	cmp	r3, #0
 800af56:	dd09      	ble.n	800af6c <_dtoa_r+0x754>
 800af58:	42ab      	cmp	r3, r5
 800af5a:	9a04      	ldr	r2, [sp, #16]
 800af5c:	bfa8      	it	ge
 800af5e:	462b      	movge	r3, r5
 800af60:	1ad2      	subs	r2, r2, r3
 800af62:	9204      	str	r2, [sp, #16]
 800af64:	9a05      	ldr	r2, [sp, #20]
 800af66:	1aed      	subs	r5, r5, r3
 800af68:	1ad3      	subs	r3, r2, r3
 800af6a:	9305      	str	r3, [sp, #20]
 800af6c:	9b07      	ldr	r3, [sp, #28]
 800af6e:	b31b      	cbz	r3, 800afb8 <_dtoa_r+0x7a0>
 800af70:	9b08      	ldr	r3, [sp, #32]
 800af72:	2b00      	cmp	r3, #0
 800af74:	f000 80af 	beq.w	800b0d6 <_dtoa_r+0x8be>
 800af78:	2e00      	cmp	r6, #0
 800af7a:	dd13      	ble.n	800afa4 <_dtoa_r+0x78c>
 800af7c:	4639      	mov	r1, r7
 800af7e:	4632      	mov	r2, r6
 800af80:	4620      	mov	r0, r4
 800af82:	f000 fc1f 	bl	800b7c4 <__pow5mult>
 800af86:	ee18 2a10 	vmov	r2, s16
 800af8a:	4601      	mov	r1, r0
 800af8c:	4607      	mov	r7, r0
 800af8e:	4620      	mov	r0, r4
 800af90:	f000 fb6e 	bl	800b670 <__multiply>
 800af94:	ee18 1a10 	vmov	r1, s16
 800af98:	4680      	mov	r8, r0
 800af9a:	4620      	mov	r0, r4
 800af9c:	f000 fa9a 	bl	800b4d4 <_Bfree>
 800afa0:	ee08 8a10 	vmov	s16, r8
 800afa4:	9b07      	ldr	r3, [sp, #28]
 800afa6:	1b9a      	subs	r2, r3, r6
 800afa8:	d006      	beq.n	800afb8 <_dtoa_r+0x7a0>
 800afaa:	ee18 1a10 	vmov	r1, s16
 800afae:	4620      	mov	r0, r4
 800afb0:	f000 fc08 	bl	800b7c4 <__pow5mult>
 800afb4:	ee08 0a10 	vmov	s16, r0
 800afb8:	2101      	movs	r1, #1
 800afba:	4620      	mov	r0, r4
 800afbc:	f000 fb42 	bl	800b644 <__i2b>
 800afc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	4606      	mov	r6, r0
 800afc6:	f340 8088 	ble.w	800b0da <_dtoa_r+0x8c2>
 800afca:	461a      	mov	r2, r3
 800afcc:	4601      	mov	r1, r0
 800afce:	4620      	mov	r0, r4
 800afd0:	f000 fbf8 	bl	800b7c4 <__pow5mult>
 800afd4:	9b06      	ldr	r3, [sp, #24]
 800afd6:	2b01      	cmp	r3, #1
 800afd8:	4606      	mov	r6, r0
 800afda:	f340 8081 	ble.w	800b0e0 <_dtoa_r+0x8c8>
 800afde:	f04f 0800 	mov.w	r8, #0
 800afe2:	6933      	ldr	r3, [r6, #16]
 800afe4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800afe8:	6918      	ldr	r0, [r3, #16]
 800afea:	f000 fadb 	bl	800b5a4 <__hi0bits>
 800afee:	f1c0 0020 	rsb	r0, r0, #32
 800aff2:	9b05      	ldr	r3, [sp, #20]
 800aff4:	4418      	add	r0, r3
 800aff6:	f010 001f 	ands.w	r0, r0, #31
 800affa:	f000 8092 	beq.w	800b122 <_dtoa_r+0x90a>
 800affe:	f1c0 0320 	rsb	r3, r0, #32
 800b002:	2b04      	cmp	r3, #4
 800b004:	f340 808a 	ble.w	800b11c <_dtoa_r+0x904>
 800b008:	f1c0 001c 	rsb	r0, r0, #28
 800b00c:	9b04      	ldr	r3, [sp, #16]
 800b00e:	4403      	add	r3, r0
 800b010:	9304      	str	r3, [sp, #16]
 800b012:	9b05      	ldr	r3, [sp, #20]
 800b014:	4403      	add	r3, r0
 800b016:	4405      	add	r5, r0
 800b018:	9305      	str	r3, [sp, #20]
 800b01a:	9b04      	ldr	r3, [sp, #16]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	dd07      	ble.n	800b030 <_dtoa_r+0x818>
 800b020:	ee18 1a10 	vmov	r1, s16
 800b024:	461a      	mov	r2, r3
 800b026:	4620      	mov	r0, r4
 800b028:	f000 fc26 	bl	800b878 <__lshift>
 800b02c:	ee08 0a10 	vmov	s16, r0
 800b030:	9b05      	ldr	r3, [sp, #20]
 800b032:	2b00      	cmp	r3, #0
 800b034:	dd05      	ble.n	800b042 <_dtoa_r+0x82a>
 800b036:	4631      	mov	r1, r6
 800b038:	461a      	mov	r2, r3
 800b03a:	4620      	mov	r0, r4
 800b03c:	f000 fc1c 	bl	800b878 <__lshift>
 800b040:	4606      	mov	r6, r0
 800b042:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b044:	2b00      	cmp	r3, #0
 800b046:	d06e      	beq.n	800b126 <_dtoa_r+0x90e>
 800b048:	ee18 0a10 	vmov	r0, s16
 800b04c:	4631      	mov	r1, r6
 800b04e:	f000 fc83 	bl	800b958 <__mcmp>
 800b052:	2800      	cmp	r0, #0
 800b054:	da67      	bge.n	800b126 <_dtoa_r+0x90e>
 800b056:	9b00      	ldr	r3, [sp, #0]
 800b058:	3b01      	subs	r3, #1
 800b05a:	ee18 1a10 	vmov	r1, s16
 800b05e:	9300      	str	r3, [sp, #0]
 800b060:	220a      	movs	r2, #10
 800b062:	2300      	movs	r3, #0
 800b064:	4620      	mov	r0, r4
 800b066:	f000 fa57 	bl	800b518 <__multadd>
 800b06a:	9b08      	ldr	r3, [sp, #32]
 800b06c:	ee08 0a10 	vmov	s16, r0
 800b070:	2b00      	cmp	r3, #0
 800b072:	f000 81b1 	beq.w	800b3d8 <_dtoa_r+0xbc0>
 800b076:	2300      	movs	r3, #0
 800b078:	4639      	mov	r1, r7
 800b07a:	220a      	movs	r2, #10
 800b07c:	4620      	mov	r0, r4
 800b07e:	f000 fa4b 	bl	800b518 <__multadd>
 800b082:	9b02      	ldr	r3, [sp, #8]
 800b084:	2b00      	cmp	r3, #0
 800b086:	4607      	mov	r7, r0
 800b088:	f300 808e 	bgt.w	800b1a8 <_dtoa_r+0x990>
 800b08c:	9b06      	ldr	r3, [sp, #24]
 800b08e:	2b02      	cmp	r3, #2
 800b090:	dc51      	bgt.n	800b136 <_dtoa_r+0x91e>
 800b092:	e089      	b.n	800b1a8 <_dtoa_r+0x990>
 800b094:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b096:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b09a:	e74b      	b.n	800af34 <_dtoa_r+0x71c>
 800b09c:	9b03      	ldr	r3, [sp, #12]
 800b09e:	1e5e      	subs	r6, r3, #1
 800b0a0:	9b07      	ldr	r3, [sp, #28]
 800b0a2:	42b3      	cmp	r3, r6
 800b0a4:	bfbf      	itttt	lt
 800b0a6:	9b07      	ldrlt	r3, [sp, #28]
 800b0a8:	9607      	strlt	r6, [sp, #28]
 800b0aa:	1af2      	sublt	r2, r6, r3
 800b0ac:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b0ae:	bfb6      	itet	lt
 800b0b0:	189b      	addlt	r3, r3, r2
 800b0b2:	1b9e      	subge	r6, r3, r6
 800b0b4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b0b6:	9b03      	ldr	r3, [sp, #12]
 800b0b8:	bfb8      	it	lt
 800b0ba:	2600      	movlt	r6, #0
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	bfb7      	itett	lt
 800b0c0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b0c4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b0c8:	1a9d      	sublt	r5, r3, r2
 800b0ca:	2300      	movlt	r3, #0
 800b0cc:	e734      	b.n	800af38 <_dtoa_r+0x720>
 800b0ce:	9e07      	ldr	r6, [sp, #28]
 800b0d0:	9d04      	ldr	r5, [sp, #16]
 800b0d2:	9f08      	ldr	r7, [sp, #32]
 800b0d4:	e73b      	b.n	800af4e <_dtoa_r+0x736>
 800b0d6:	9a07      	ldr	r2, [sp, #28]
 800b0d8:	e767      	b.n	800afaa <_dtoa_r+0x792>
 800b0da:	9b06      	ldr	r3, [sp, #24]
 800b0dc:	2b01      	cmp	r3, #1
 800b0de:	dc18      	bgt.n	800b112 <_dtoa_r+0x8fa>
 800b0e0:	f1ba 0f00 	cmp.w	sl, #0
 800b0e4:	d115      	bne.n	800b112 <_dtoa_r+0x8fa>
 800b0e6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b0ea:	b993      	cbnz	r3, 800b112 <_dtoa_r+0x8fa>
 800b0ec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b0f0:	0d1b      	lsrs	r3, r3, #20
 800b0f2:	051b      	lsls	r3, r3, #20
 800b0f4:	b183      	cbz	r3, 800b118 <_dtoa_r+0x900>
 800b0f6:	9b04      	ldr	r3, [sp, #16]
 800b0f8:	3301      	adds	r3, #1
 800b0fa:	9304      	str	r3, [sp, #16]
 800b0fc:	9b05      	ldr	r3, [sp, #20]
 800b0fe:	3301      	adds	r3, #1
 800b100:	9305      	str	r3, [sp, #20]
 800b102:	f04f 0801 	mov.w	r8, #1
 800b106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b108:	2b00      	cmp	r3, #0
 800b10a:	f47f af6a 	bne.w	800afe2 <_dtoa_r+0x7ca>
 800b10e:	2001      	movs	r0, #1
 800b110:	e76f      	b.n	800aff2 <_dtoa_r+0x7da>
 800b112:	f04f 0800 	mov.w	r8, #0
 800b116:	e7f6      	b.n	800b106 <_dtoa_r+0x8ee>
 800b118:	4698      	mov	r8, r3
 800b11a:	e7f4      	b.n	800b106 <_dtoa_r+0x8ee>
 800b11c:	f43f af7d 	beq.w	800b01a <_dtoa_r+0x802>
 800b120:	4618      	mov	r0, r3
 800b122:	301c      	adds	r0, #28
 800b124:	e772      	b.n	800b00c <_dtoa_r+0x7f4>
 800b126:	9b03      	ldr	r3, [sp, #12]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	dc37      	bgt.n	800b19c <_dtoa_r+0x984>
 800b12c:	9b06      	ldr	r3, [sp, #24]
 800b12e:	2b02      	cmp	r3, #2
 800b130:	dd34      	ble.n	800b19c <_dtoa_r+0x984>
 800b132:	9b03      	ldr	r3, [sp, #12]
 800b134:	9302      	str	r3, [sp, #8]
 800b136:	9b02      	ldr	r3, [sp, #8]
 800b138:	b96b      	cbnz	r3, 800b156 <_dtoa_r+0x93e>
 800b13a:	4631      	mov	r1, r6
 800b13c:	2205      	movs	r2, #5
 800b13e:	4620      	mov	r0, r4
 800b140:	f000 f9ea 	bl	800b518 <__multadd>
 800b144:	4601      	mov	r1, r0
 800b146:	4606      	mov	r6, r0
 800b148:	ee18 0a10 	vmov	r0, s16
 800b14c:	f000 fc04 	bl	800b958 <__mcmp>
 800b150:	2800      	cmp	r0, #0
 800b152:	f73f adbb 	bgt.w	800accc <_dtoa_r+0x4b4>
 800b156:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b158:	9d01      	ldr	r5, [sp, #4]
 800b15a:	43db      	mvns	r3, r3
 800b15c:	9300      	str	r3, [sp, #0]
 800b15e:	f04f 0800 	mov.w	r8, #0
 800b162:	4631      	mov	r1, r6
 800b164:	4620      	mov	r0, r4
 800b166:	f000 f9b5 	bl	800b4d4 <_Bfree>
 800b16a:	2f00      	cmp	r7, #0
 800b16c:	f43f aea4 	beq.w	800aeb8 <_dtoa_r+0x6a0>
 800b170:	f1b8 0f00 	cmp.w	r8, #0
 800b174:	d005      	beq.n	800b182 <_dtoa_r+0x96a>
 800b176:	45b8      	cmp	r8, r7
 800b178:	d003      	beq.n	800b182 <_dtoa_r+0x96a>
 800b17a:	4641      	mov	r1, r8
 800b17c:	4620      	mov	r0, r4
 800b17e:	f000 f9a9 	bl	800b4d4 <_Bfree>
 800b182:	4639      	mov	r1, r7
 800b184:	4620      	mov	r0, r4
 800b186:	f000 f9a5 	bl	800b4d4 <_Bfree>
 800b18a:	e695      	b.n	800aeb8 <_dtoa_r+0x6a0>
 800b18c:	2600      	movs	r6, #0
 800b18e:	4637      	mov	r7, r6
 800b190:	e7e1      	b.n	800b156 <_dtoa_r+0x93e>
 800b192:	9700      	str	r7, [sp, #0]
 800b194:	4637      	mov	r7, r6
 800b196:	e599      	b.n	800accc <_dtoa_r+0x4b4>
 800b198:	40240000 	.word	0x40240000
 800b19c:	9b08      	ldr	r3, [sp, #32]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	f000 80ca 	beq.w	800b338 <_dtoa_r+0xb20>
 800b1a4:	9b03      	ldr	r3, [sp, #12]
 800b1a6:	9302      	str	r3, [sp, #8]
 800b1a8:	2d00      	cmp	r5, #0
 800b1aa:	dd05      	ble.n	800b1b8 <_dtoa_r+0x9a0>
 800b1ac:	4639      	mov	r1, r7
 800b1ae:	462a      	mov	r2, r5
 800b1b0:	4620      	mov	r0, r4
 800b1b2:	f000 fb61 	bl	800b878 <__lshift>
 800b1b6:	4607      	mov	r7, r0
 800b1b8:	f1b8 0f00 	cmp.w	r8, #0
 800b1bc:	d05b      	beq.n	800b276 <_dtoa_r+0xa5e>
 800b1be:	6879      	ldr	r1, [r7, #4]
 800b1c0:	4620      	mov	r0, r4
 800b1c2:	f000 f947 	bl	800b454 <_Balloc>
 800b1c6:	4605      	mov	r5, r0
 800b1c8:	b928      	cbnz	r0, 800b1d6 <_dtoa_r+0x9be>
 800b1ca:	4b87      	ldr	r3, [pc, #540]	; (800b3e8 <_dtoa_r+0xbd0>)
 800b1cc:	4602      	mov	r2, r0
 800b1ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b1d2:	f7ff bb3b 	b.w	800a84c <_dtoa_r+0x34>
 800b1d6:	693a      	ldr	r2, [r7, #16]
 800b1d8:	3202      	adds	r2, #2
 800b1da:	0092      	lsls	r2, r2, #2
 800b1dc:	f107 010c 	add.w	r1, r7, #12
 800b1e0:	300c      	adds	r0, #12
 800b1e2:	f7fe fccd 	bl	8009b80 <memcpy>
 800b1e6:	2201      	movs	r2, #1
 800b1e8:	4629      	mov	r1, r5
 800b1ea:	4620      	mov	r0, r4
 800b1ec:	f000 fb44 	bl	800b878 <__lshift>
 800b1f0:	9b01      	ldr	r3, [sp, #4]
 800b1f2:	f103 0901 	add.w	r9, r3, #1
 800b1f6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b1fa:	4413      	add	r3, r2
 800b1fc:	9305      	str	r3, [sp, #20]
 800b1fe:	f00a 0301 	and.w	r3, sl, #1
 800b202:	46b8      	mov	r8, r7
 800b204:	9304      	str	r3, [sp, #16]
 800b206:	4607      	mov	r7, r0
 800b208:	4631      	mov	r1, r6
 800b20a:	ee18 0a10 	vmov	r0, s16
 800b20e:	f7ff fa77 	bl	800a700 <quorem>
 800b212:	4641      	mov	r1, r8
 800b214:	9002      	str	r0, [sp, #8]
 800b216:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b21a:	ee18 0a10 	vmov	r0, s16
 800b21e:	f000 fb9b 	bl	800b958 <__mcmp>
 800b222:	463a      	mov	r2, r7
 800b224:	9003      	str	r0, [sp, #12]
 800b226:	4631      	mov	r1, r6
 800b228:	4620      	mov	r0, r4
 800b22a:	f000 fbb1 	bl	800b990 <__mdiff>
 800b22e:	68c2      	ldr	r2, [r0, #12]
 800b230:	f109 3bff 	add.w	fp, r9, #4294967295
 800b234:	4605      	mov	r5, r0
 800b236:	bb02      	cbnz	r2, 800b27a <_dtoa_r+0xa62>
 800b238:	4601      	mov	r1, r0
 800b23a:	ee18 0a10 	vmov	r0, s16
 800b23e:	f000 fb8b 	bl	800b958 <__mcmp>
 800b242:	4602      	mov	r2, r0
 800b244:	4629      	mov	r1, r5
 800b246:	4620      	mov	r0, r4
 800b248:	9207      	str	r2, [sp, #28]
 800b24a:	f000 f943 	bl	800b4d4 <_Bfree>
 800b24e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b252:	ea43 0102 	orr.w	r1, r3, r2
 800b256:	9b04      	ldr	r3, [sp, #16]
 800b258:	430b      	orrs	r3, r1
 800b25a:	464d      	mov	r5, r9
 800b25c:	d10f      	bne.n	800b27e <_dtoa_r+0xa66>
 800b25e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b262:	d02a      	beq.n	800b2ba <_dtoa_r+0xaa2>
 800b264:	9b03      	ldr	r3, [sp, #12]
 800b266:	2b00      	cmp	r3, #0
 800b268:	dd02      	ble.n	800b270 <_dtoa_r+0xa58>
 800b26a:	9b02      	ldr	r3, [sp, #8]
 800b26c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b270:	f88b a000 	strb.w	sl, [fp]
 800b274:	e775      	b.n	800b162 <_dtoa_r+0x94a>
 800b276:	4638      	mov	r0, r7
 800b278:	e7ba      	b.n	800b1f0 <_dtoa_r+0x9d8>
 800b27a:	2201      	movs	r2, #1
 800b27c:	e7e2      	b.n	800b244 <_dtoa_r+0xa2c>
 800b27e:	9b03      	ldr	r3, [sp, #12]
 800b280:	2b00      	cmp	r3, #0
 800b282:	db04      	blt.n	800b28e <_dtoa_r+0xa76>
 800b284:	9906      	ldr	r1, [sp, #24]
 800b286:	430b      	orrs	r3, r1
 800b288:	9904      	ldr	r1, [sp, #16]
 800b28a:	430b      	orrs	r3, r1
 800b28c:	d122      	bne.n	800b2d4 <_dtoa_r+0xabc>
 800b28e:	2a00      	cmp	r2, #0
 800b290:	ddee      	ble.n	800b270 <_dtoa_r+0xa58>
 800b292:	ee18 1a10 	vmov	r1, s16
 800b296:	2201      	movs	r2, #1
 800b298:	4620      	mov	r0, r4
 800b29a:	f000 faed 	bl	800b878 <__lshift>
 800b29e:	4631      	mov	r1, r6
 800b2a0:	ee08 0a10 	vmov	s16, r0
 800b2a4:	f000 fb58 	bl	800b958 <__mcmp>
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	dc03      	bgt.n	800b2b4 <_dtoa_r+0xa9c>
 800b2ac:	d1e0      	bne.n	800b270 <_dtoa_r+0xa58>
 800b2ae:	f01a 0f01 	tst.w	sl, #1
 800b2b2:	d0dd      	beq.n	800b270 <_dtoa_r+0xa58>
 800b2b4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b2b8:	d1d7      	bne.n	800b26a <_dtoa_r+0xa52>
 800b2ba:	2339      	movs	r3, #57	; 0x39
 800b2bc:	f88b 3000 	strb.w	r3, [fp]
 800b2c0:	462b      	mov	r3, r5
 800b2c2:	461d      	mov	r5, r3
 800b2c4:	3b01      	subs	r3, #1
 800b2c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b2ca:	2a39      	cmp	r2, #57	; 0x39
 800b2cc:	d071      	beq.n	800b3b2 <_dtoa_r+0xb9a>
 800b2ce:	3201      	adds	r2, #1
 800b2d0:	701a      	strb	r2, [r3, #0]
 800b2d2:	e746      	b.n	800b162 <_dtoa_r+0x94a>
 800b2d4:	2a00      	cmp	r2, #0
 800b2d6:	dd07      	ble.n	800b2e8 <_dtoa_r+0xad0>
 800b2d8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b2dc:	d0ed      	beq.n	800b2ba <_dtoa_r+0xaa2>
 800b2de:	f10a 0301 	add.w	r3, sl, #1
 800b2e2:	f88b 3000 	strb.w	r3, [fp]
 800b2e6:	e73c      	b.n	800b162 <_dtoa_r+0x94a>
 800b2e8:	9b05      	ldr	r3, [sp, #20]
 800b2ea:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b2ee:	4599      	cmp	r9, r3
 800b2f0:	d047      	beq.n	800b382 <_dtoa_r+0xb6a>
 800b2f2:	ee18 1a10 	vmov	r1, s16
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	220a      	movs	r2, #10
 800b2fa:	4620      	mov	r0, r4
 800b2fc:	f000 f90c 	bl	800b518 <__multadd>
 800b300:	45b8      	cmp	r8, r7
 800b302:	ee08 0a10 	vmov	s16, r0
 800b306:	f04f 0300 	mov.w	r3, #0
 800b30a:	f04f 020a 	mov.w	r2, #10
 800b30e:	4641      	mov	r1, r8
 800b310:	4620      	mov	r0, r4
 800b312:	d106      	bne.n	800b322 <_dtoa_r+0xb0a>
 800b314:	f000 f900 	bl	800b518 <__multadd>
 800b318:	4680      	mov	r8, r0
 800b31a:	4607      	mov	r7, r0
 800b31c:	f109 0901 	add.w	r9, r9, #1
 800b320:	e772      	b.n	800b208 <_dtoa_r+0x9f0>
 800b322:	f000 f8f9 	bl	800b518 <__multadd>
 800b326:	4639      	mov	r1, r7
 800b328:	4680      	mov	r8, r0
 800b32a:	2300      	movs	r3, #0
 800b32c:	220a      	movs	r2, #10
 800b32e:	4620      	mov	r0, r4
 800b330:	f000 f8f2 	bl	800b518 <__multadd>
 800b334:	4607      	mov	r7, r0
 800b336:	e7f1      	b.n	800b31c <_dtoa_r+0xb04>
 800b338:	9b03      	ldr	r3, [sp, #12]
 800b33a:	9302      	str	r3, [sp, #8]
 800b33c:	9d01      	ldr	r5, [sp, #4]
 800b33e:	ee18 0a10 	vmov	r0, s16
 800b342:	4631      	mov	r1, r6
 800b344:	f7ff f9dc 	bl	800a700 <quorem>
 800b348:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b34c:	9b01      	ldr	r3, [sp, #4]
 800b34e:	f805 ab01 	strb.w	sl, [r5], #1
 800b352:	1aea      	subs	r2, r5, r3
 800b354:	9b02      	ldr	r3, [sp, #8]
 800b356:	4293      	cmp	r3, r2
 800b358:	dd09      	ble.n	800b36e <_dtoa_r+0xb56>
 800b35a:	ee18 1a10 	vmov	r1, s16
 800b35e:	2300      	movs	r3, #0
 800b360:	220a      	movs	r2, #10
 800b362:	4620      	mov	r0, r4
 800b364:	f000 f8d8 	bl	800b518 <__multadd>
 800b368:	ee08 0a10 	vmov	s16, r0
 800b36c:	e7e7      	b.n	800b33e <_dtoa_r+0xb26>
 800b36e:	9b02      	ldr	r3, [sp, #8]
 800b370:	2b00      	cmp	r3, #0
 800b372:	bfc8      	it	gt
 800b374:	461d      	movgt	r5, r3
 800b376:	9b01      	ldr	r3, [sp, #4]
 800b378:	bfd8      	it	le
 800b37a:	2501      	movle	r5, #1
 800b37c:	441d      	add	r5, r3
 800b37e:	f04f 0800 	mov.w	r8, #0
 800b382:	ee18 1a10 	vmov	r1, s16
 800b386:	2201      	movs	r2, #1
 800b388:	4620      	mov	r0, r4
 800b38a:	f000 fa75 	bl	800b878 <__lshift>
 800b38e:	4631      	mov	r1, r6
 800b390:	ee08 0a10 	vmov	s16, r0
 800b394:	f000 fae0 	bl	800b958 <__mcmp>
 800b398:	2800      	cmp	r0, #0
 800b39a:	dc91      	bgt.n	800b2c0 <_dtoa_r+0xaa8>
 800b39c:	d102      	bne.n	800b3a4 <_dtoa_r+0xb8c>
 800b39e:	f01a 0f01 	tst.w	sl, #1
 800b3a2:	d18d      	bne.n	800b2c0 <_dtoa_r+0xaa8>
 800b3a4:	462b      	mov	r3, r5
 800b3a6:	461d      	mov	r5, r3
 800b3a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b3ac:	2a30      	cmp	r2, #48	; 0x30
 800b3ae:	d0fa      	beq.n	800b3a6 <_dtoa_r+0xb8e>
 800b3b0:	e6d7      	b.n	800b162 <_dtoa_r+0x94a>
 800b3b2:	9a01      	ldr	r2, [sp, #4]
 800b3b4:	429a      	cmp	r2, r3
 800b3b6:	d184      	bne.n	800b2c2 <_dtoa_r+0xaaa>
 800b3b8:	9b00      	ldr	r3, [sp, #0]
 800b3ba:	3301      	adds	r3, #1
 800b3bc:	9300      	str	r3, [sp, #0]
 800b3be:	2331      	movs	r3, #49	; 0x31
 800b3c0:	7013      	strb	r3, [r2, #0]
 800b3c2:	e6ce      	b.n	800b162 <_dtoa_r+0x94a>
 800b3c4:	4b09      	ldr	r3, [pc, #36]	; (800b3ec <_dtoa_r+0xbd4>)
 800b3c6:	f7ff ba95 	b.w	800a8f4 <_dtoa_r+0xdc>
 800b3ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	f47f aa6e 	bne.w	800a8ae <_dtoa_r+0x96>
 800b3d2:	4b07      	ldr	r3, [pc, #28]	; (800b3f0 <_dtoa_r+0xbd8>)
 800b3d4:	f7ff ba8e 	b.w	800a8f4 <_dtoa_r+0xdc>
 800b3d8:	9b02      	ldr	r3, [sp, #8]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	dcae      	bgt.n	800b33c <_dtoa_r+0xb24>
 800b3de:	9b06      	ldr	r3, [sp, #24]
 800b3e0:	2b02      	cmp	r3, #2
 800b3e2:	f73f aea8 	bgt.w	800b136 <_dtoa_r+0x91e>
 800b3e6:	e7a9      	b.n	800b33c <_dtoa_r+0xb24>
 800b3e8:	0800e23a 	.word	0x0800e23a
 800b3ec:	0800e3b9 	.word	0x0800e3b9
 800b3f0:	0800e1d2 	.word	0x0800e1d2

0800b3f4 <fiprintf>:
 800b3f4:	b40e      	push	{r1, r2, r3}
 800b3f6:	b503      	push	{r0, r1, lr}
 800b3f8:	4601      	mov	r1, r0
 800b3fa:	ab03      	add	r3, sp, #12
 800b3fc:	4805      	ldr	r0, [pc, #20]	; (800b414 <fiprintf+0x20>)
 800b3fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800b402:	6800      	ldr	r0, [r0, #0]
 800b404:	9301      	str	r3, [sp, #4]
 800b406:	f000 fff7 	bl	800c3f8 <_vfiprintf_r>
 800b40a:	b002      	add	sp, #8
 800b40c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b410:	b003      	add	sp, #12
 800b412:	4770      	bx	lr
 800b414:	2000001c 	.word	0x2000001c

0800b418 <_localeconv_r>:
 800b418:	4800      	ldr	r0, [pc, #0]	; (800b41c <_localeconv_r+0x4>)
 800b41a:	4770      	bx	lr
 800b41c:	20000170 	.word	0x20000170

0800b420 <_lseek_r>:
 800b420:	b538      	push	{r3, r4, r5, lr}
 800b422:	4d07      	ldr	r5, [pc, #28]	; (800b440 <_lseek_r+0x20>)
 800b424:	4604      	mov	r4, r0
 800b426:	4608      	mov	r0, r1
 800b428:	4611      	mov	r1, r2
 800b42a:	2200      	movs	r2, #0
 800b42c:	602a      	str	r2, [r5, #0]
 800b42e:	461a      	mov	r2, r3
 800b430:	f7f7 f93c 	bl	80026ac <_lseek>
 800b434:	1c43      	adds	r3, r0, #1
 800b436:	d102      	bne.n	800b43e <_lseek_r+0x1e>
 800b438:	682b      	ldr	r3, [r5, #0]
 800b43a:	b103      	cbz	r3, 800b43e <_lseek_r+0x1e>
 800b43c:	6023      	str	r3, [r4, #0]
 800b43e:	bd38      	pop	{r3, r4, r5, pc}
 800b440:	200051ec 	.word	0x200051ec

0800b444 <malloc>:
 800b444:	4b02      	ldr	r3, [pc, #8]	; (800b450 <malloc+0xc>)
 800b446:	4601      	mov	r1, r0
 800b448:	6818      	ldr	r0, [r3, #0]
 800b44a:	f000 bc09 	b.w	800bc60 <_malloc_r>
 800b44e:	bf00      	nop
 800b450:	2000001c 	.word	0x2000001c

0800b454 <_Balloc>:
 800b454:	b570      	push	{r4, r5, r6, lr}
 800b456:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b458:	4604      	mov	r4, r0
 800b45a:	460d      	mov	r5, r1
 800b45c:	b976      	cbnz	r6, 800b47c <_Balloc+0x28>
 800b45e:	2010      	movs	r0, #16
 800b460:	f7ff fff0 	bl	800b444 <malloc>
 800b464:	4602      	mov	r2, r0
 800b466:	6260      	str	r0, [r4, #36]	; 0x24
 800b468:	b920      	cbnz	r0, 800b474 <_Balloc+0x20>
 800b46a:	4b18      	ldr	r3, [pc, #96]	; (800b4cc <_Balloc+0x78>)
 800b46c:	4818      	ldr	r0, [pc, #96]	; (800b4d0 <_Balloc+0x7c>)
 800b46e:	2166      	movs	r1, #102	; 0x66
 800b470:	f7ff f918 	bl	800a6a4 <__assert_func>
 800b474:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b478:	6006      	str	r6, [r0, #0]
 800b47a:	60c6      	str	r6, [r0, #12]
 800b47c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b47e:	68f3      	ldr	r3, [r6, #12]
 800b480:	b183      	cbz	r3, 800b4a4 <_Balloc+0x50>
 800b482:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b484:	68db      	ldr	r3, [r3, #12]
 800b486:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b48a:	b9b8      	cbnz	r0, 800b4bc <_Balloc+0x68>
 800b48c:	2101      	movs	r1, #1
 800b48e:	fa01 f605 	lsl.w	r6, r1, r5
 800b492:	1d72      	adds	r2, r6, #5
 800b494:	0092      	lsls	r2, r2, #2
 800b496:	4620      	mov	r0, r4
 800b498:	f000 fb60 	bl	800bb5c <_calloc_r>
 800b49c:	b160      	cbz	r0, 800b4b8 <_Balloc+0x64>
 800b49e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b4a2:	e00e      	b.n	800b4c2 <_Balloc+0x6e>
 800b4a4:	2221      	movs	r2, #33	; 0x21
 800b4a6:	2104      	movs	r1, #4
 800b4a8:	4620      	mov	r0, r4
 800b4aa:	f000 fb57 	bl	800bb5c <_calloc_r>
 800b4ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4b0:	60f0      	str	r0, [r6, #12]
 800b4b2:	68db      	ldr	r3, [r3, #12]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d1e4      	bne.n	800b482 <_Balloc+0x2e>
 800b4b8:	2000      	movs	r0, #0
 800b4ba:	bd70      	pop	{r4, r5, r6, pc}
 800b4bc:	6802      	ldr	r2, [r0, #0]
 800b4be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b4c8:	e7f7      	b.n	800b4ba <_Balloc+0x66>
 800b4ca:	bf00      	nop
 800b4cc:	0800e122 	.word	0x0800e122
 800b4d0:	0800e24b 	.word	0x0800e24b

0800b4d4 <_Bfree>:
 800b4d4:	b570      	push	{r4, r5, r6, lr}
 800b4d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b4d8:	4605      	mov	r5, r0
 800b4da:	460c      	mov	r4, r1
 800b4dc:	b976      	cbnz	r6, 800b4fc <_Bfree+0x28>
 800b4de:	2010      	movs	r0, #16
 800b4e0:	f7ff ffb0 	bl	800b444 <malloc>
 800b4e4:	4602      	mov	r2, r0
 800b4e6:	6268      	str	r0, [r5, #36]	; 0x24
 800b4e8:	b920      	cbnz	r0, 800b4f4 <_Bfree+0x20>
 800b4ea:	4b09      	ldr	r3, [pc, #36]	; (800b510 <_Bfree+0x3c>)
 800b4ec:	4809      	ldr	r0, [pc, #36]	; (800b514 <_Bfree+0x40>)
 800b4ee:	218a      	movs	r1, #138	; 0x8a
 800b4f0:	f7ff f8d8 	bl	800a6a4 <__assert_func>
 800b4f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b4f8:	6006      	str	r6, [r0, #0]
 800b4fa:	60c6      	str	r6, [r0, #12]
 800b4fc:	b13c      	cbz	r4, 800b50e <_Bfree+0x3a>
 800b4fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b500:	6862      	ldr	r2, [r4, #4]
 800b502:	68db      	ldr	r3, [r3, #12]
 800b504:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b508:	6021      	str	r1, [r4, #0]
 800b50a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b50e:	bd70      	pop	{r4, r5, r6, pc}
 800b510:	0800e122 	.word	0x0800e122
 800b514:	0800e24b 	.word	0x0800e24b

0800b518 <__multadd>:
 800b518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b51c:	690d      	ldr	r5, [r1, #16]
 800b51e:	4607      	mov	r7, r0
 800b520:	460c      	mov	r4, r1
 800b522:	461e      	mov	r6, r3
 800b524:	f101 0c14 	add.w	ip, r1, #20
 800b528:	2000      	movs	r0, #0
 800b52a:	f8dc 3000 	ldr.w	r3, [ip]
 800b52e:	b299      	uxth	r1, r3
 800b530:	fb02 6101 	mla	r1, r2, r1, r6
 800b534:	0c1e      	lsrs	r6, r3, #16
 800b536:	0c0b      	lsrs	r3, r1, #16
 800b538:	fb02 3306 	mla	r3, r2, r6, r3
 800b53c:	b289      	uxth	r1, r1
 800b53e:	3001      	adds	r0, #1
 800b540:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b544:	4285      	cmp	r5, r0
 800b546:	f84c 1b04 	str.w	r1, [ip], #4
 800b54a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b54e:	dcec      	bgt.n	800b52a <__multadd+0x12>
 800b550:	b30e      	cbz	r6, 800b596 <__multadd+0x7e>
 800b552:	68a3      	ldr	r3, [r4, #8]
 800b554:	42ab      	cmp	r3, r5
 800b556:	dc19      	bgt.n	800b58c <__multadd+0x74>
 800b558:	6861      	ldr	r1, [r4, #4]
 800b55a:	4638      	mov	r0, r7
 800b55c:	3101      	adds	r1, #1
 800b55e:	f7ff ff79 	bl	800b454 <_Balloc>
 800b562:	4680      	mov	r8, r0
 800b564:	b928      	cbnz	r0, 800b572 <__multadd+0x5a>
 800b566:	4602      	mov	r2, r0
 800b568:	4b0c      	ldr	r3, [pc, #48]	; (800b59c <__multadd+0x84>)
 800b56a:	480d      	ldr	r0, [pc, #52]	; (800b5a0 <__multadd+0x88>)
 800b56c:	21b5      	movs	r1, #181	; 0xb5
 800b56e:	f7ff f899 	bl	800a6a4 <__assert_func>
 800b572:	6922      	ldr	r2, [r4, #16]
 800b574:	3202      	adds	r2, #2
 800b576:	f104 010c 	add.w	r1, r4, #12
 800b57a:	0092      	lsls	r2, r2, #2
 800b57c:	300c      	adds	r0, #12
 800b57e:	f7fe faff 	bl	8009b80 <memcpy>
 800b582:	4621      	mov	r1, r4
 800b584:	4638      	mov	r0, r7
 800b586:	f7ff ffa5 	bl	800b4d4 <_Bfree>
 800b58a:	4644      	mov	r4, r8
 800b58c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b590:	3501      	adds	r5, #1
 800b592:	615e      	str	r6, [r3, #20]
 800b594:	6125      	str	r5, [r4, #16]
 800b596:	4620      	mov	r0, r4
 800b598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b59c:	0800e23a 	.word	0x0800e23a
 800b5a0:	0800e24b 	.word	0x0800e24b

0800b5a4 <__hi0bits>:
 800b5a4:	0c03      	lsrs	r3, r0, #16
 800b5a6:	041b      	lsls	r3, r3, #16
 800b5a8:	b9d3      	cbnz	r3, 800b5e0 <__hi0bits+0x3c>
 800b5aa:	0400      	lsls	r0, r0, #16
 800b5ac:	2310      	movs	r3, #16
 800b5ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b5b2:	bf04      	itt	eq
 800b5b4:	0200      	lsleq	r0, r0, #8
 800b5b6:	3308      	addeq	r3, #8
 800b5b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b5bc:	bf04      	itt	eq
 800b5be:	0100      	lsleq	r0, r0, #4
 800b5c0:	3304      	addeq	r3, #4
 800b5c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b5c6:	bf04      	itt	eq
 800b5c8:	0080      	lsleq	r0, r0, #2
 800b5ca:	3302      	addeq	r3, #2
 800b5cc:	2800      	cmp	r0, #0
 800b5ce:	db05      	blt.n	800b5dc <__hi0bits+0x38>
 800b5d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b5d4:	f103 0301 	add.w	r3, r3, #1
 800b5d8:	bf08      	it	eq
 800b5da:	2320      	moveq	r3, #32
 800b5dc:	4618      	mov	r0, r3
 800b5de:	4770      	bx	lr
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	e7e4      	b.n	800b5ae <__hi0bits+0xa>

0800b5e4 <__lo0bits>:
 800b5e4:	6803      	ldr	r3, [r0, #0]
 800b5e6:	f013 0207 	ands.w	r2, r3, #7
 800b5ea:	4601      	mov	r1, r0
 800b5ec:	d00b      	beq.n	800b606 <__lo0bits+0x22>
 800b5ee:	07da      	lsls	r2, r3, #31
 800b5f0:	d423      	bmi.n	800b63a <__lo0bits+0x56>
 800b5f2:	0798      	lsls	r0, r3, #30
 800b5f4:	bf49      	itett	mi
 800b5f6:	085b      	lsrmi	r3, r3, #1
 800b5f8:	089b      	lsrpl	r3, r3, #2
 800b5fa:	2001      	movmi	r0, #1
 800b5fc:	600b      	strmi	r3, [r1, #0]
 800b5fe:	bf5c      	itt	pl
 800b600:	600b      	strpl	r3, [r1, #0]
 800b602:	2002      	movpl	r0, #2
 800b604:	4770      	bx	lr
 800b606:	b298      	uxth	r0, r3
 800b608:	b9a8      	cbnz	r0, 800b636 <__lo0bits+0x52>
 800b60a:	0c1b      	lsrs	r3, r3, #16
 800b60c:	2010      	movs	r0, #16
 800b60e:	b2da      	uxtb	r2, r3
 800b610:	b90a      	cbnz	r2, 800b616 <__lo0bits+0x32>
 800b612:	3008      	adds	r0, #8
 800b614:	0a1b      	lsrs	r3, r3, #8
 800b616:	071a      	lsls	r2, r3, #28
 800b618:	bf04      	itt	eq
 800b61a:	091b      	lsreq	r3, r3, #4
 800b61c:	3004      	addeq	r0, #4
 800b61e:	079a      	lsls	r2, r3, #30
 800b620:	bf04      	itt	eq
 800b622:	089b      	lsreq	r3, r3, #2
 800b624:	3002      	addeq	r0, #2
 800b626:	07da      	lsls	r2, r3, #31
 800b628:	d403      	bmi.n	800b632 <__lo0bits+0x4e>
 800b62a:	085b      	lsrs	r3, r3, #1
 800b62c:	f100 0001 	add.w	r0, r0, #1
 800b630:	d005      	beq.n	800b63e <__lo0bits+0x5a>
 800b632:	600b      	str	r3, [r1, #0]
 800b634:	4770      	bx	lr
 800b636:	4610      	mov	r0, r2
 800b638:	e7e9      	b.n	800b60e <__lo0bits+0x2a>
 800b63a:	2000      	movs	r0, #0
 800b63c:	4770      	bx	lr
 800b63e:	2020      	movs	r0, #32
 800b640:	4770      	bx	lr
	...

0800b644 <__i2b>:
 800b644:	b510      	push	{r4, lr}
 800b646:	460c      	mov	r4, r1
 800b648:	2101      	movs	r1, #1
 800b64a:	f7ff ff03 	bl	800b454 <_Balloc>
 800b64e:	4602      	mov	r2, r0
 800b650:	b928      	cbnz	r0, 800b65e <__i2b+0x1a>
 800b652:	4b05      	ldr	r3, [pc, #20]	; (800b668 <__i2b+0x24>)
 800b654:	4805      	ldr	r0, [pc, #20]	; (800b66c <__i2b+0x28>)
 800b656:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b65a:	f7ff f823 	bl	800a6a4 <__assert_func>
 800b65e:	2301      	movs	r3, #1
 800b660:	6144      	str	r4, [r0, #20]
 800b662:	6103      	str	r3, [r0, #16]
 800b664:	bd10      	pop	{r4, pc}
 800b666:	bf00      	nop
 800b668:	0800e23a 	.word	0x0800e23a
 800b66c:	0800e24b 	.word	0x0800e24b

0800b670 <__multiply>:
 800b670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b674:	4691      	mov	r9, r2
 800b676:	690a      	ldr	r2, [r1, #16]
 800b678:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b67c:	429a      	cmp	r2, r3
 800b67e:	bfb8      	it	lt
 800b680:	460b      	movlt	r3, r1
 800b682:	460c      	mov	r4, r1
 800b684:	bfbc      	itt	lt
 800b686:	464c      	movlt	r4, r9
 800b688:	4699      	movlt	r9, r3
 800b68a:	6927      	ldr	r7, [r4, #16]
 800b68c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b690:	68a3      	ldr	r3, [r4, #8]
 800b692:	6861      	ldr	r1, [r4, #4]
 800b694:	eb07 060a 	add.w	r6, r7, sl
 800b698:	42b3      	cmp	r3, r6
 800b69a:	b085      	sub	sp, #20
 800b69c:	bfb8      	it	lt
 800b69e:	3101      	addlt	r1, #1
 800b6a0:	f7ff fed8 	bl	800b454 <_Balloc>
 800b6a4:	b930      	cbnz	r0, 800b6b4 <__multiply+0x44>
 800b6a6:	4602      	mov	r2, r0
 800b6a8:	4b44      	ldr	r3, [pc, #272]	; (800b7bc <__multiply+0x14c>)
 800b6aa:	4845      	ldr	r0, [pc, #276]	; (800b7c0 <__multiply+0x150>)
 800b6ac:	f240 115d 	movw	r1, #349	; 0x15d
 800b6b0:	f7fe fff8 	bl	800a6a4 <__assert_func>
 800b6b4:	f100 0514 	add.w	r5, r0, #20
 800b6b8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b6bc:	462b      	mov	r3, r5
 800b6be:	2200      	movs	r2, #0
 800b6c0:	4543      	cmp	r3, r8
 800b6c2:	d321      	bcc.n	800b708 <__multiply+0x98>
 800b6c4:	f104 0314 	add.w	r3, r4, #20
 800b6c8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b6cc:	f109 0314 	add.w	r3, r9, #20
 800b6d0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b6d4:	9202      	str	r2, [sp, #8]
 800b6d6:	1b3a      	subs	r2, r7, r4
 800b6d8:	3a15      	subs	r2, #21
 800b6da:	f022 0203 	bic.w	r2, r2, #3
 800b6de:	3204      	adds	r2, #4
 800b6e0:	f104 0115 	add.w	r1, r4, #21
 800b6e4:	428f      	cmp	r7, r1
 800b6e6:	bf38      	it	cc
 800b6e8:	2204      	movcc	r2, #4
 800b6ea:	9201      	str	r2, [sp, #4]
 800b6ec:	9a02      	ldr	r2, [sp, #8]
 800b6ee:	9303      	str	r3, [sp, #12]
 800b6f0:	429a      	cmp	r2, r3
 800b6f2:	d80c      	bhi.n	800b70e <__multiply+0x9e>
 800b6f4:	2e00      	cmp	r6, #0
 800b6f6:	dd03      	ble.n	800b700 <__multiply+0x90>
 800b6f8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d05a      	beq.n	800b7b6 <__multiply+0x146>
 800b700:	6106      	str	r6, [r0, #16]
 800b702:	b005      	add	sp, #20
 800b704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b708:	f843 2b04 	str.w	r2, [r3], #4
 800b70c:	e7d8      	b.n	800b6c0 <__multiply+0x50>
 800b70e:	f8b3 a000 	ldrh.w	sl, [r3]
 800b712:	f1ba 0f00 	cmp.w	sl, #0
 800b716:	d024      	beq.n	800b762 <__multiply+0xf2>
 800b718:	f104 0e14 	add.w	lr, r4, #20
 800b71c:	46a9      	mov	r9, r5
 800b71e:	f04f 0c00 	mov.w	ip, #0
 800b722:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b726:	f8d9 1000 	ldr.w	r1, [r9]
 800b72a:	fa1f fb82 	uxth.w	fp, r2
 800b72e:	b289      	uxth	r1, r1
 800b730:	fb0a 110b 	mla	r1, sl, fp, r1
 800b734:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b738:	f8d9 2000 	ldr.w	r2, [r9]
 800b73c:	4461      	add	r1, ip
 800b73e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b742:	fb0a c20b 	mla	r2, sl, fp, ip
 800b746:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b74a:	b289      	uxth	r1, r1
 800b74c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b750:	4577      	cmp	r7, lr
 800b752:	f849 1b04 	str.w	r1, [r9], #4
 800b756:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b75a:	d8e2      	bhi.n	800b722 <__multiply+0xb2>
 800b75c:	9a01      	ldr	r2, [sp, #4]
 800b75e:	f845 c002 	str.w	ip, [r5, r2]
 800b762:	9a03      	ldr	r2, [sp, #12]
 800b764:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b768:	3304      	adds	r3, #4
 800b76a:	f1b9 0f00 	cmp.w	r9, #0
 800b76e:	d020      	beq.n	800b7b2 <__multiply+0x142>
 800b770:	6829      	ldr	r1, [r5, #0]
 800b772:	f104 0c14 	add.w	ip, r4, #20
 800b776:	46ae      	mov	lr, r5
 800b778:	f04f 0a00 	mov.w	sl, #0
 800b77c:	f8bc b000 	ldrh.w	fp, [ip]
 800b780:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b784:	fb09 220b 	mla	r2, r9, fp, r2
 800b788:	4492      	add	sl, r2
 800b78a:	b289      	uxth	r1, r1
 800b78c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b790:	f84e 1b04 	str.w	r1, [lr], #4
 800b794:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b798:	f8be 1000 	ldrh.w	r1, [lr]
 800b79c:	0c12      	lsrs	r2, r2, #16
 800b79e:	fb09 1102 	mla	r1, r9, r2, r1
 800b7a2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b7a6:	4567      	cmp	r7, ip
 800b7a8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b7ac:	d8e6      	bhi.n	800b77c <__multiply+0x10c>
 800b7ae:	9a01      	ldr	r2, [sp, #4]
 800b7b0:	50a9      	str	r1, [r5, r2]
 800b7b2:	3504      	adds	r5, #4
 800b7b4:	e79a      	b.n	800b6ec <__multiply+0x7c>
 800b7b6:	3e01      	subs	r6, #1
 800b7b8:	e79c      	b.n	800b6f4 <__multiply+0x84>
 800b7ba:	bf00      	nop
 800b7bc:	0800e23a 	.word	0x0800e23a
 800b7c0:	0800e24b 	.word	0x0800e24b

0800b7c4 <__pow5mult>:
 800b7c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7c8:	4615      	mov	r5, r2
 800b7ca:	f012 0203 	ands.w	r2, r2, #3
 800b7ce:	4606      	mov	r6, r0
 800b7d0:	460f      	mov	r7, r1
 800b7d2:	d007      	beq.n	800b7e4 <__pow5mult+0x20>
 800b7d4:	4c25      	ldr	r4, [pc, #148]	; (800b86c <__pow5mult+0xa8>)
 800b7d6:	3a01      	subs	r2, #1
 800b7d8:	2300      	movs	r3, #0
 800b7da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b7de:	f7ff fe9b 	bl	800b518 <__multadd>
 800b7e2:	4607      	mov	r7, r0
 800b7e4:	10ad      	asrs	r5, r5, #2
 800b7e6:	d03d      	beq.n	800b864 <__pow5mult+0xa0>
 800b7e8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b7ea:	b97c      	cbnz	r4, 800b80c <__pow5mult+0x48>
 800b7ec:	2010      	movs	r0, #16
 800b7ee:	f7ff fe29 	bl	800b444 <malloc>
 800b7f2:	4602      	mov	r2, r0
 800b7f4:	6270      	str	r0, [r6, #36]	; 0x24
 800b7f6:	b928      	cbnz	r0, 800b804 <__pow5mult+0x40>
 800b7f8:	4b1d      	ldr	r3, [pc, #116]	; (800b870 <__pow5mult+0xac>)
 800b7fa:	481e      	ldr	r0, [pc, #120]	; (800b874 <__pow5mult+0xb0>)
 800b7fc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b800:	f7fe ff50 	bl	800a6a4 <__assert_func>
 800b804:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b808:	6004      	str	r4, [r0, #0]
 800b80a:	60c4      	str	r4, [r0, #12]
 800b80c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b810:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b814:	b94c      	cbnz	r4, 800b82a <__pow5mult+0x66>
 800b816:	f240 2171 	movw	r1, #625	; 0x271
 800b81a:	4630      	mov	r0, r6
 800b81c:	f7ff ff12 	bl	800b644 <__i2b>
 800b820:	2300      	movs	r3, #0
 800b822:	f8c8 0008 	str.w	r0, [r8, #8]
 800b826:	4604      	mov	r4, r0
 800b828:	6003      	str	r3, [r0, #0]
 800b82a:	f04f 0900 	mov.w	r9, #0
 800b82e:	07eb      	lsls	r3, r5, #31
 800b830:	d50a      	bpl.n	800b848 <__pow5mult+0x84>
 800b832:	4639      	mov	r1, r7
 800b834:	4622      	mov	r2, r4
 800b836:	4630      	mov	r0, r6
 800b838:	f7ff ff1a 	bl	800b670 <__multiply>
 800b83c:	4639      	mov	r1, r7
 800b83e:	4680      	mov	r8, r0
 800b840:	4630      	mov	r0, r6
 800b842:	f7ff fe47 	bl	800b4d4 <_Bfree>
 800b846:	4647      	mov	r7, r8
 800b848:	106d      	asrs	r5, r5, #1
 800b84a:	d00b      	beq.n	800b864 <__pow5mult+0xa0>
 800b84c:	6820      	ldr	r0, [r4, #0]
 800b84e:	b938      	cbnz	r0, 800b860 <__pow5mult+0x9c>
 800b850:	4622      	mov	r2, r4
 800b852:	4621      	mov	r1, r4
 800b854:	4630      	mov	r0, r6
 800b856:	f7ff ff0b 	bl	800b670 <__multiply>
 800b85a:	6020      	str	r0, [r4, #0]
 800b85c:	f8c0 9000 	str.w	r9, [r0]
 800b860:	4604      	mov	r4, r0
 800b862:	e7e4      	b.n	800b82e <__pow5mult+0x6a>
 800b864:	4638      	mov	r0, r7
 800b866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b86a:	bf00      	nop
 800b86c:	0800e398 	.word	0x0800e398
 800b870:	0800e122 	.word	0x0800e122
 800b874:	0800e24b 	.word	0x0800e24b

0800b878 <__lshift>:
 800b878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b87c:	460c      	mov	r4, r1
 800b87e:	6849      	ldr	r1, [r1, #4]
 800b880:	6923      	ldr	r3, [r4, #16]
 800b882:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b886:	68a3      	ldr	r3, [r4, #8]
 800b888:	4607      	mov	r7, r0
 800b88a:	4691      	mov	r9, r2
 800b88c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b890:	f108 0601 	add.w	r6, r8, #1
 800b894:	42b3      	cmp	r3, r6
 800b896:	db0b      	blt.n	800b8b0 <__lshift+0x38>
 800b898:	4638      	mov	r0, r7
 800b89a:	f7ff fddb 	bl	800b454 <_Balloc>
 800b89e:	4605      	mov	r5, r0
 800b8a0:	b948      	cbnz	r0, 800b8b6 <__lshift+0x3e>
 800b8a2:	4602      	mov	r2, r0
 800b8a4:	4b2a      	ldr	r3, [pc, #168]	; (800b950 <__lshift+0xd8>)
 800b8a6:	482b      	ldr	r0, [pc, #172]	; (800b954 <__lshift+0xdc>)
 800b8a8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b8ac:	f7fe fefa 	bl	800a6a4 <__assert_func>
 800b8b0:	3101      	adds	r1, #1
 800b8b2:	005b      	lsls	r3, r3, #1
 800b8b4:	e7ee      	b.n	800b894 <__lshift+0x1c>
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	f100 0114 	add.w	r1, r0, #20
 800b8bc:	f100 0210 	add.w	r2, r0, #16
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	4553      	cmp	r3, sl
 800b8c4:	db37      	blt.n	800b936 <__lshift+0xbe>
 800b8c6:	6920      	ldr	r0, [r4, #16]
 800b8c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b8cc:	f104 0314 	add.w	r3, r4, #20
 800b8d0:	f019 091f 	ands.w	r9, r9, #31
 800b8d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b8d8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b8dc:	d02f      	beq.n	800b93e <__lshift+0xc6>
 800b8de:	f1c9 0e20 	rsb	lr, r9, #32
 800b8e2:	468a      	mov	sl, r1
 800b8e4:	f04f 0c00 	mov.w	ip, #0
 800b8e8:	681a      	ldr	r2, [r3, #0]
 800b8ea:	fa02 f209 	lsl.w	r2, r2, r9
 800b8ee:	ea42 020c 	orr.w	r2, r2, ip
 800b8f2:	f84a 2b04 	str.w	r2, [sl], #4
 800b8f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8fa:	4298      	cmp	r0, r3
 800b8fc:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b900:	d8f2      	bhi.n	800b8e8 <__lshift+0x70>
 800b902:	1b03      	subs	r3, r0, r4
 800b904:	3b15      	subs	r3, #21
 800b906:	f023 0303 	bic.w	r3, r3, #3
 800b90a:	3304      	adds	r3, #4
 800b90c:	f104 0215 	add.w	r2, r4, #21
 800b910:	4290      	cmp	r0, r2
 800b912:	bf38      	it	cc
 800b914:	2304      	movcc	r3, #4
 800b916:	f841 c003 	str.w	ip, [r1, r3]
 800b91a:	f1bc 0f00 	cmp.w	ip, #0
 800b91e:	d001      	beq.n	800b924 <__lshift+0xac>
 800b920:	f108 0602 	add.w	r6, r8, #2
 800b924:	3e01      	subs	r6, #1
 800b926:	4638      	mov	r0, r7
 800b928:	612e      	str	r6, [r5, #16]
 800b92a:	4621      	mov	r1, r4
 800b92c:	f7ff fdd2 	bl	800b4d4 <_Bfree>
 800b930:	4628      	mov	r0, r5
 800b932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b936:	f842 0f04 	str.w	r0, [r2, #4]!
 800b93a:	3301      	adds	r3, #1
 800b93c:	e7c1      	b.n	800b8c2 <__lshift+0x4a>
 800b93e:	3904      	subs	r1, #4
 800b940:	f853 2b04 	ldr.w	r2, [r3], #4
 800b944:	f841 2f04 	str.w	r2, [r1, #4]!
 800b948:	4298      	cmp	r0, r3
 800b94a:	d8f9      	bhi.n	800b940 <__lshift+0xc8>
 800b94c:	e7ea      	b.n	800b924 <__lshift+0xac>
 800b94e:	bf00      	nop
 800b950:	0800e23a 	.word	0x0800e23a
 800b954:	0800e24b 	.word	0x0800e24b

0800b958 <__mcmp>:
 800b958:	b530      	push	{r4, r5, lr}
 800b95a:	6902      	ldr	r2, [r0, #16]
 800b95c:	690c      	ldr	r4, [r1, #16]
 800b95e:	1b12      	subs	r2, r2, r4
 800b960:	d10e      	bne.n	800b980 <__mcmp+0x28>
 800b962:	f100 0314 	add.w	r3, r0, #20
 800b966:	3114      	adds	r1, #20
 800b968:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b96c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b970:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b974:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b978:	42a5      	cmp	r5, r4
 800b97a:	d003      	beq.n	800b984 <__mcmp+0x2c>
 800b97c:	d305      	bcc.n	800b98a <__mcmp+0x32>
 800b97e:	2201      	movs	r2, #1
 800b980:	4610      	mov	r0, r2
 800b982:	bd30      	pop	{r4, r5, pc}
 800b984:	4283      	cmp	r3, r0
 800b986:	d3f3      	bcc.n	800b970 <__mcmp+0x18>
 800b988:	e7fa      	b.n	800b980 <__mcmp+0x28>
 800b98a:	f04f 32ff 	mov.w	r2, #4294967295
 800b98e:	e7f7      	b.n	800b980 <__mcmp+0x28>

0800b990 <__mdiff>:
 800b990:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b994:	460c      	mov	r4, r1
 800b996:	4606      	mov	r6, r0
 800b998:	4611      	mov	r1, r2
 800b99a:	4620      	mov	r0, r4
 800b99c:	4690      	mov	r8, r2
 800b99e:	f7ff ffdb 	bl	800b958 <__mcmp>
 800b9a2:	1e05      	subs	r5, r0, #0
 800b9a4:	d110      	bne.n	800b9c8 <__mdiff+0x38>
 800b9a6:	4629      	mov	r1, r5
 800b9a8:	4630      	mov	r0, r6
 800b9aa:	f7ff fd53 	bl	800b454 <_Balloc>
 800b9ae:	b930      	cbnz	r0, 800b9be <__mdiff+0x2e>
 800b9b0:	4b3a      	ldr	r3, [pc, #232]	; (800ba9c <__mdiff+0x10c>)
 800b9b2:	4602      	mov	r2, r0
 800b9b4:	f240 2132 	movw	r1, #562	; 0x232
 800b9b8:	4839      	ldr	r0, [pc, #228]	; (800baa0 <__mdiff+0x110>)
 800b9ba:	f7fe fe73 	bl	800a6a4 <__assert_func>
 800b9be:	2301      	movs	r3, #1
 800b9c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b9c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9c8:	bfa4      	itt	ge
 800b9ca:	4643      	movge	r3, r8
 800b9cc:	46a0      	movge	r8, r4
 800b9ce:	4630      	mov	r0, r6
 800b9d0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b9d4:	bfa6      	itte	ge
 800b9d6:	461c      	movge	r4, r3
 800b9d8:	2500      	movge	r5, #0
 800b9da:	2501      	movlt	r5, #1
 800b9dc:	f7ff fd3a 	bl	800b454 <_Balloc>
 800b9e0:	b920      	cbnz	r0, 800b9ec <__mdiff+0x5c>
 800b9e2:	4b2e      	ldr	r3, [pc, #184]	; (800ba9c <__mdiff+0x10c>)
 800b9e4:	4602      	mov	r2, r0
 800b9e6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b9ea:	e7e5      	b.n	800b9b8 <__mdiff+0x28>
 800b9ec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b9f0:	6926      	ldr	r6, [r4, #16]
 800b9f2:	60c5      	str	r5, [r0, #12]
 800b9f4:	f104 0914 	add.w	r9, r4, #20
 800b9f8:	f108 0514 	add.w	r5, r8, #20
 800b9fc:	f100 0e14 	add.w	lr, r0, #20
 800ba00:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ba04:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ba08:	f108 0210 	add.w	r2, r8, #16
 800ba0c:	46f2      	mov	sl, lr
 800ba0e:	2100      	movs	r1, #0
 800ba10:	f859 3b04 	ldr.w	r3, [r9], #4
 800ba14:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ba18:	fa1f f883 	uxth.w	r8, r3
 800ba1c:	fa11 f18b 	uxtah	r1, r1, fp
 800ba20:	0c1b      	lsrs	r3, r3, #16
 800ba22:	eba1 0808 	sub.w	r8, r1, r8
 800ba26:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ba2a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ba2e:	fa1f f888 	uxth.w	r8, r8
 800ba32:	1419      	asrs	r1, r3, #16
 800ba34:	454e      	cmp	r6, r9
 800ba36:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ba3a:	f84a 3b04 	str.w	r3, [sl], #4
 800ba3e:	d8e7      	bhi.n	800ba10 <__mdiff+0x80>
 800ba40:	1b33      	subs	r3, r6, r4
 800ba42:	3b15      	subs	r3, #21
 800ba44:	f023 0303 	bic.w	r3, r3, #3
 800ba48:	3304      	adds	r3, #4
 800ba4a:	3415      	adds	r4, #21
 800ba4c:	42a6      	cmp	r6, r4
 800ba4e:	bf38      	it	cc
 800ba50:	2304      	movcc	r3, #4
 800ba52:	441d      	add	r5, r3
 800ba54:	4473      	add	r3, lr
 800ba56:	469e      	mov	lr, r3
 800ba58:	462e      	mov	r6, r5
 800ba5a:	4566      	cmp	r6, ip
 800ba5c:	d30e      	bcc.n	800ba7c <__mdiff+0xec>
 800ba5e:	f10c 0203 	add.w	r2, ip, #3
 800ba62:	1b52      	subs	r2, r2, r5
 800ba64:	f022 0203 	bic.w	r2, r2, #3
 800ba68:	3d03      	subs	r5, #3
 800ba6a:	45ac      	cmp	ip, r5
 800ba6c:	bf38      	it	cc
 800ba6e:	2200      	movcc	r2, #0
 800ba70:	441a      	add	r2, r3
 800ba72:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ba76:	b17b      	cbz	r3, 800ba98 <__mdiff+0x108>
 800ba78:	6107      	str	r7, [r0, #16]
 800ba7a:	e7a3      	b.n	800b9c4 <__mdiff+0x34>
 800ba7c:	f856 8b04 	ldr.w	r8, [r6], #4
 800ba80:	fa11 f288 	uxtah	r2, r1, r8
 800ba84:	1414      	asrs	r4, r2, #16
 800ba86:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ba8a:	b292      	uxth	r2, r2
 800ba8c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ba90:	f84e 2b04 	str.w	r2, [lr], #4
 800ba94:	1421      	asrs	r1, r4, #16
 800ba96:	e7e0      	b.n	800ba5a <__mdiff+0xca>
 800ba98:	3f01      	subs	r7, #1
 800ba9a:	e7ea      	b.n	800ba72 <__mdiff+0xe2>
 800ba9c:	0800e23a 	.word	0x0800e23a
 800baa0:	0800e24b 	.word	0x0800e24b

0800baa4 <__d2b>:
 800baa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800baa8:	4689      	mov	r9, r1
 800baaa:	2101      	movs	r1, #1
 800baac:	ec57 6b10 	vmov	r6, r7, d0
 800bab0:	4690      	mov	r8, r2
 800bab2:	f7ff fccf 	bl	800b454 <_Balloc>
 800bab6:	4604      	mov	r4, r0
 800bab8:	b930      	cbnz	r0, 800bac8 <__d2b+0x24>
 800baba:	4602      	mov	r2, r0
 800babc:	4b25      	ldr	r3, [pc, #148]	; (800bb54 <__d2b+0xb0>)
 800babe:	4826      	ldr	r0, [pc, #152]	; (800bb58 <__d2b+0xb4>)
 800bac0:	f240 310a 	movw	r1, #778	; 0x30a
 800bac4:	f7fe fdee 	bl	800a6a4 <__assert_func>
 800bac8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800bacc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bad0:	bb35      	cbnz	r5, 800bb20 <__d2b+0x7c>
 800bad2:	2e00      	cmp	r6, #0
 800bad4:	9301      	str	r3, [sp, #4]
 800bad6:	d028      	beq.n	800bb2a <__d2b+0x86>
 800bad8:	4668      	mov	r0, sp
 800bada:	9600      	str	r6, [sp, #0]
 800badc:	f7ff fd82 	bl	800b5e4 <__lo0bits>
 800bae0:	9900      	ldr	r1, [sp, #0]
 800bae2:	b300      	cbz	r0, 800bb26 <__d2b+0x82>
 800bae4:	9a01      	ldr	r2, [sp, #4]
 800bae6:	f1c0 0320 	rsb	r3, r0, #32
 800baea:	fa02 f303 	lsl.w	r3, r2, r3
 800baee:	430b      	orrs	r3, r1
 800baf0:	40c2      	lsrs	r2, r0
 800baf2:	6163      	str	r3, [r4, #20]
 800baf4:	9201      	str	r2, [sp, #4]
 800baf6:	9b01      	ldr	r3, [sp, #4]
 800baf8:	61a3      	str	r3, [r4, #24]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	bf14      	ite	ne
 800bafe:	2202      	movne	r2, #2
 800bb00:	2201      	moveq	r2, #1
 800bb02:	6122      	str	r2, [r4, #16]
 800bb04:	b1d5      	cbz	r5, 800bb3c <__d2b+0x98>
 800bb06:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bb0a:	4405      	add	r5, r0
 800bb0c:	f8c9 5000 	str.w	r5, [r9]
 800bb10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bb14:	f8c8 0000 	str.w	r0, [r8]
 800bb18:	4620      	mov	r0, r4
 800bb1a:	b003      	add	sp, #12
 800bb1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb24:	e7d5      	b.n	800bad2 <__d2b+0x2e>
 800bb26:	6161      	str	r1, [r4, #20]
 800bb28:	e7e5      	b.n	800baf6 <__d2b+0x52>
 800bb2a:	a801      	add	r0, sp, #4
 800bb2c:	f7ff fd5a 	bl	800b5e4 <__lo0bits>
 800bb30:	9b01      	ldr	r3, [sp, #4]
 800bb32:	6163      	str	r3, [r4, #20]
 800bb34:	2201      	movs	r2, #1
 800bb36:	6122      	str	r2, [r4, #16]
 800bb38:	3020      	adds	r0, #32
 800bb3a:	e7e3      	b.n	800bb04 <__d2b+0x60>
 800bb3c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bb40:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bb44:	f8c9 0000 	str.w	r0, [r9]
 800bb48:	6918      	ldr	r0, [r3, #16]
 800bb4a:	f7ff fd2b 	bl	800b5a4 <__hi0bits>
 800bb4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bb52:	e7df      	b.n	800bb14 <__d2b+0x70>
 800bb54:	0800e23a 	.word	0x0800e23a
 800bb58:	0800e24b 	.word	0x0800e24b

0800bb5c <_calloc_r>:
 800bb5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bb5e:	fba1 2402 	umull	r2, r4, r1, r2
 800bb62:	b94c      	cbnz	r4, 800bb78 <_calloc_r+0x1c>
 800bb64:	4611      	mov	r1, r2
 800bb66:	9201      	str	r2, [sp, #4]
 800bb68:	f000 f87a 	bl	800bc60 <_malloc_r>
 800bb6c:	9a01      	ldr	r2, [sp, #4]
 800bb6e:	4605      	mov	r5, r0
 800bb70:	b930      	cbnz	r0, 800bb80 <_calloc_r+0x24>
 800bb72:	4628      	mov	r0, r5
 800bb74:	b003      	add	sp, #12
 800bb76:	bd30      	pop	{r4, r5, pc}
 800bb78:	220c      	movs	r2, #12
 800bb7a:	6002      	str	r2, [r0, #0]
 800bb7c:	2500      	movs	r5, #0
 800bb7e:	e7f8      	b.n	800bb72 <_calloc_r+0x16>
 800bb80:	4621      	mov	r1, r4
 800bb82:	f7fe f80b 	bl	8009b9c <memset>
 800bb86:	e7f4      	b.n	800bb72 <_calloc_r+0x16>

0800bb88 <_free_r>:
 800bb88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bb8a:	2900      	cmp	r1, #0
 800bb8c:	d044      	beq.n	800bc18 <_free_r+0x90>
 800bb8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb92:	9001      	str	r0, [sp, #4]
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	f1a1 0404 	sub.w	r4, r1, #4
 800bb9a:	bfb8      	it	lt
 800bb9c:	18e4      	addlt	r4, r4, r3
 800bb9e:	f001 fb4d 	bl	800d23c <__malloc_lock>
 800bba2:	4a1e      	ldr	r2, [pc, #120]	; (800bc1c <_free_r+0x94>)
 800bba4:	9801      	ldr	r0, [sp, #4]
 800bba6:	6813      	ldr	r3, [r2, #0]
 800bba8:	b933      	cbnz	r3, 800bbb8 <_free_r+0x30>
 800bbaa:	6063      	str	r3, [r4, #4]
 800bbac:	6014      	str	r4, [r2, #0]
 800bbae:	b003      	add	sp, #12
 800bbb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bbb4:	f001 bb48 	b.w	800d248 <__malloc_unlock>
 800bbb8:	42a3      	cmp	r3, r4
 800bbba:	d908      	bls.n	800bbce <_free_r+0x46>
 800bbbc:	6825      	ldr	r5, [r4, #0]
 800bbbe:	1961      	adds	r1, r4, r5
 800bbc0:	428b      	cmp	r3, r1
 800bbc2:	bf01      	itttt	eq
 800bbc4:	6819      	ldreq	r1, [r3, #0]
 800bbc6:	685b      	ldreq	r3, [r3, #4]
 800bbc8:	1949      	addeq	r1, r1, r5
 800bbca:	6021      	streq	r1, [r4, #0]
 800bbcc:	e7ed      	b.n	800bbaa <_free_r+0x22>
 800bbce:	461a      	mov	r2, r3
 800bbd0:	685b      	ldr	r3, [r3, #4]
 800bbd2:	b10b      	cbz	r3, 800bbd8 <_free_r+0x50>
 800bbd4:	42a3      	cmp	r3, r4
 800bbd6:	d9fa      	bls.n	800bbce <_free_r+0x46>
 800bbd8:	6811      	ldr	r1, [r2, #0]
 800bbda:	1855      	adds	r5, r2, r1
 800bbdc:	42a5      	cmp	r5, r4
 800bbde:	d10b      	bne.n	800bbf8 <_free_r+0x70>
 800bbe0:	6824      	ldr	r4, [r4, #0]
 800bbe2:	4421      	add	r1, r4
 800bbe4:	1854      	adds	r4, r2, r1
 800bbe6:	42a3      	cmp	r3, r4
 800bbe8:	6011      	str	r1, [r2, #0]
 800bbea:	d1e0      	bne.n	800bbae <_free_r+0x26>
 800bbec:	681c      	ldr	r4, [r3, #0]
 800bbee:	685b      	ldr	r3, [r3, #4]
 800bbf0:	6053      	str	r3, [r2, #4]
 800bbf2:	4421      	add	r1, r4
 800bbf4:	6011      	str	r1, [r2, #0]
 800bbf6:	e7da      	b.n	800bbae <_free_r+0x26>
 800bbf8:	d902      	bls.n	800bc00 <_free_r+0x78>
 800bbfa:	230c      	movs	r3, #12
 800bbfc:	6003      	str	r3, [r0, #0]
 800bbfe:	e7d6      	b.n	800bbae <_free_r+0x26>
 800bc00:	6825      	ldr	r5, [r4, #0]
 800bc02:	1961      	adds	r1, r4, r5
 800bc04:	428b      	cmp	r3, r1
 800bc06:	bf04      	itt	eq
 800bc08:	6819      	ldreq	r1, [r3, #0]
 800bc0a:	685b      	ldreq	r3, [r3, #4]
 800bc0c:	6063      	str	r3, [r4, #4]
 800bc0e:	bf04      	itt	eq
 800bc10:	1949      	addeq	r1, r1, r5
 800bc12:	6021      	streq	r1, [r4, #0]
 800bc14:	6054      	str	r4, [r2, #4]
 800bc16:	e7ca      	b.n	800bbae <_free_r+0x26>
 800bc18:	b003      	add	sp, #12
 800bc1a:	bd30      	pop	{r4, r5, pc}
 800bc1c:	200051e4 	.word	0x200051e4

0800bc20 <sbrk_aligned>:
 800bc20:	b570      	push	{r4, r5, r6, lr}
 800bc22:	4e0e      	ldr	r6, [pc, #56]	; (800bc5c <sbrk_aligned+0x3c>)
 800bc24:	460c      	mov	r4, r1
 800bc26:	6831      	ldr	r1, [r6, #0]
 800bc28:	4605      	mov	r5, r0
 800bc2a:	b911      	cbnz	r1, 800bc32 <sbrk_aligned+0x12>
 800bc2c:	f000 fe78 	bl	800c920 <_sbrk_r>
 800bc30:	6030      	str	r0, [r6, #0]
 800bc32:	4621      	mov	r1, r4
 800bc34:	4628      	mov	r0, r5
 800bc36:	f000 fe73 	bl	800c920 <_sbrk_r>
 800bc3a:	1c43      	adds	r3, r0, #1
 800bc3c:	d00a      	beq.n	800bc54 <sbrk_aligned+0x34>
 800bc3e:	1cc4      	adds	r4, r0, #3
 800bc40:	f024 0403 	bic.w	r4, r4, #3
 800bc44:	42a0      	cmp	r0, r4
 800bc46:	d007      	beq.n	800bc58 <sbrk_aligned+0x38>
 800bc48:	1a21      	subs	r1, r4, r0
 800bc4a:	4628      	mov	r0, r5
 800bc4c:	f000 fe68 	bl	800c920 <_sbrk_r>
 800bc50:	3001      	adds	r0, #1
 800bc52:	d101      	bne.n	800bc58 <sbrk_aligned+0x38>
 800bc54:	f04f 34ff 	mov.w	r4, #4294967295
 800bc58:	4620      	mov	r0, r4
 800bc5a:	bd70      	pop	{r4, r5, r6, pc}
 800bc5c:	200051e8 	.word	0x200051e8

0800bc60 <_malloc_r>:
 800bc60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc64:	1ccd      	adds	r5, r1, #3
 800bc66:	f025 0503 	bic.w	r5, r5, #3
 800bc6a:	3508      	adds	r5, #8
 800bc6c:	2d0c      	cmp	r5, #12
 800bc6e:	bf38      	it	cc
 800bc70:	250c      	movcc	r5, #12
 800bc72:	2d00      	cmp	r5, #0
 800bc74:	4607      	mov	r7, r0
 800bc76:	db01      	blt.n	800bc7c <_malloc_r+0x1c>
 800bc78:	42a9      	cmp	r1, r5
 800bc7a:	d905      	bls.n	800bc88 <_malloc_r+0x28>
 800bc7c:	230c      	movs	r3, #12
 800bc7e:	603b      	str	r3, [r7, #0]
 800bc80:	2600      	movs	r6, #0
 800bc82:	4630      	mov	r0, r6
 800bc84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc88:	4e2e      	ldr	r6, [pc, #184]	; (800bd44 <_malloc_r+0xe4>)
 800bc8a:	f001 fad7 	bl	800d23c <__malloc_lock>
 800bc8e:	6833      	ldr	r3, [r6, #0]
 800bc90:	461c      	mov	r4, r3
 800bc92:	bb34      	cbnz	r4, 800bce2 <_malloc_r+0x82>
 800bc94:	4629      	mov	r1, r5
 800bc96:	4638      	mov	r0, r7
 800bc98:	f7ff ffc2 	bl	800bc20 <sbrk_aligned>
 800bc9c:	1c43      	adds	r3, r0, #1
 800bc9e:	4604      	mov	r4, r0
 800bca0:	d14d      	bne.n	800bd3e <_malloc_r+0xde>
 800bca2:	6834      	ldr	r4, [r6, #0]
 800bca4:	4626      	mov	r6, r4
 800bca6:	2e00      	cmp	r6, #0
 800bca8:	d140      	bne.n	800bd2c <_malloc_r+0xcc>
 800bcaa:	6823      	ldr	r3, [r4, #0]
 800bcac:	4631      	mov	r1, r6
 800bcae:	4638      	mov	r0, r7
 800bcb0:	eb04 0803 	add.w	r8, r4, r3
 800bcb4:	f000 fe34 	bl	800c920 <_sbrk_r>
 800bcb8:	4580      	cmp	r8, r0
 800bcba:	d13a      	bne.n	800bd32 <_malloc_r+0xd2>
 800bcbc:	6821      	ldr	r1, [r4, #0]
 800bcbe:	3503      	adds	r5, #3
 800bcc0:	1a6d      	subs	r5, r5, r1
 800bcc2:	f025 0503 	bic.w	r5, r5, #3
 800bcc6:	3508      	adds	r5, #8
 800bcc8:	2d0c      	cmp	r5, #12
 800bcca:	bf38      	it	cc
 800bccc:	250c      	movcc	r5, #12
 800bcce:	4629      	mov	r1, r5
 800bcd0:	4638      	mov	r0, r7
 800bcd2:	f7ff ffa5 	bl	800bc20 <sbrk_aligned>
 800bcd6:	3001      	adds	r0, #1
 800bcd8:	d02b      	beq.n	800bd32 <_malloc_r+0xd2>
 800bcda:	6823      	ldr	r3, [r4, #0]
 800bcdc:	442b      	add	r3, r5
 800bcde:	6023      	str	r3, [r4, #0]
 800bce0:	e00e      	b.n	800bd00 <_malloc_r+0xa0>
 800bce2:	6822      	ldr	r2, [r4, #0]
 800bce4:	1b52      	subs	r2, r2, r5
 800bce6:	d41e      	bmi.n	800bd26 <_malloc_r+0xc6>
 800bce8:	2a0b      	cmp	r2, #11
 800bcea:	d916      	bls.n	800bd1a <_malloc_r+0xba>
 800bcec:	1961      	adds	r1, r4, r5
 800bcee:	42a3      	cmp	r3, r4
 800bcf0:	6025      	str	r5, [r4, #0]
 800bcf2:	bf18      	it	ne
 800bcf4:	6059      	strne	r1, [r3, #4]
 800bcf6:	6863      	ldr	r3, [r4, #4]
 800bcf8:	bf08      	it	eq
 800bcfa:	6031      	streq	r1, [r6, #0]
 800bcfc:	5162      	str	r2, [r4, r5]
 800bcfe:	604b      	str	r3, [r1, #4]
 800bd00:	4638      	mov	r0, r7
 800bd02:	f104 060b 	add.w	r6, r4, #11
 800bd06:	f001 fa9f 	bl	800d248 <__malloc_unlock>
 800bd0a:	f026 0607 	bic.w	r6, r6, #7
 800bd0e:	1d23      	adds	r3, r4, #4
 800bd10:	1af2      	subs	r2, r6, r3
 800bd12:	d0b6      	beq.n	800bc82 <_malloc_r+0x22>
 800bd14:	1b9b      	subs	r3, r3, r6
 800bd16:	50a3      	str	r3, [r4, r2]
 800bd18:	e7b3      	b.n	800bc82 <_malloc_r+0x22>
 800bd1a:	6862      	ldr	r2, [r4, #4]
 800bd1c:	42a3      	cmp	r3, r4
 800bd1e:	bf0c      	ite	eq
 800bd20:	6032      	streq	r2, [r6, #0]
 800bd22:	605a      	strne	r2, [r3, #4]
 800bd24:	e7ec      	b.n	800bd00 <_malloc_r+0xa0>
 800bd26:	4623      	mov	r3, r4
 800bd28:	6864      	ldr	r4, [r4, #4]
 800bd2a:	e7b2      	b.n	800bc92 <_malloc_r+0x32>
 800bd2c:	4634      	mov	r4, r6
 800bd2e:	6876      	ldr	r6, [r6, #4]
 800bd30:	e7b9      	b.n	800bca6 <_malloc_r+0x46>
 800bd32:	230c      	movs	r3, #12
 800bd34:	603b      	str	r3, [r7, #0]
 800bd36:	4638      	mov	r0, r7
 800bd38:	f001 fa86 	bl	800d248 <__malloc_unlock>
 800bd3c:	e7a1      	b.n	800bc82 <_malloc_r+0x22>
 800bd3e:	6025      	str	r5, [r4, #0]
 800bd40:	e7de      	b.n	800bd00 <_malloc_r+0xa0>
 800bd42:	bf00      	nop
 800bd44:	200051e4 	.word	0x200051e4

0800bd48 <__ssputs_r>:
 800bd48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd4c:	688e      	ldr	r6, [r1, #8]
 800bd4e:	429e      	cmp	r6, r3
 800bd50:	4682      	mov	sl, r0
 800bd52:	460c      	mov	r4, r1
 800bd54:	4690      	mov	r8, r2
 800bd56:	461f      	mov	r7, r3
 800bd58:	d838      	bhi.n	800bdcc <__ssputs_r+0x84>
 800bd5a:	898a      	ldrh	r2, [r1, #12]
 800bd5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bd60:	d032      	beq.n	800bdc8 <__ssputs_r+0x80>
 800bd62:	6825      	ldr	r5, [r4, #0]
 800bd64:	6909      	ldr	r1, [r1, #16]
 800bd66:	eba5 0901 	sub.w	r9, r5, r1
 800bd6a:	6965      	ldr	r5, [r4, #20]
 800bd6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd74:	3301      	adds	r3, #1
 800bd76:	444b      	add	r3, r9
 800bd78:	106d      	asrs	r5, r5, #1
 800bd7a:	429d      	cmp	r5, r3
 800bd7c:	bf38      	it	cc
 800bd7e:	461d      	movcc	r5, r3
 800bd80:	0553      	lsls	r3, r2, #21
 800bd82:	d531      	bpl.n	800bde8 <__ssputs_r+0xa0>
 800bd84:	4629      	mov	r1, r5
 800bd86:	f7ff ff6b 	bl	800bc60 <_malloc_r>
 800bd8a:	4606      	mov	r6, r0
 800bd8c:	b950      	cbnz	r0, 800bda4 <__ssputs_r+0x5c>
 800bd8e:	230c      	movs	r3, #12
 800bd90:	f8ca 3000 	str.w	r3, [sl]
 800bd94:	89a3      	ldrh	r3, [r4, #12]
 800bd96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd9a:	81a3      	strh	r3, [r4, #12]
 800bd9c:	f04f 30ff 	mov.w	r0, #4294967295
 800bda0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bda4:	6921      	ldr	r1, [r4, #16]
 800bda6:	464a      	mov	r2, r9
 800bda8:	f7fd feea 	bl	8009b80 <memcpy>
 800bdac:	89a3      	ldrh	r3, [r4, #12]
 800bdae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bdb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bdb6:	81a3      	strh	r3, [r4, #12]
 800bdb8:	6126      	str	r6, [r4, #16]
 800bdba:	6165      	str	r5, [r4, #20]
 800bdbc:	444e      	add	r6, r9
 800bdbe:	eba5 0509 	sub.w	r5, r5, r9
 800bdc2:	6026      	str	r6, [r4, #0]
 800bdc4:	60a5      	str	r5, [r4, #8]
 800bdc6:	463e      	mov	r6, r7
 800bdc8:	42be      	cmp	r6, r7
 800bdca:	d900      	bls.n	800bdce <__ssputs_r+0x86>
 800bdcc:	463e      	mov	r6, r7
 800bdce:	6820      	ldr	r0, [r4, #0]
 800bdd0:	4632      	mov	r2, r6
 800bdd2:	4641      	mov	r1, r8
 800bdd4:	f001 fa18 	bl	800d208 <memmove>
 800bdd8:	68a3      	ldr	r3, [r4, #8]
 800bdda:	1b9b      	subs	r3, r3, r6
 800bddc:	60a3      	str	r3, [r4, #8]
 800bdde:	6823      	ldr	r3, [r4, #0]
 800bde0:	4433      	add	r3, r6
 800bde2:	6023      	str	r3, [r4, #0]
 800bde4:	2000      	movs	r0, #0
 800bde6:	e7db      	b.n	800bda0 <__ssputs_r+0x58>
 800bde8:	462a      	mov	r2, r5
 800bdea:	f001 fa33 	bl	800d254 <_realloc_r>
 800bdee:	4606      	mov	r6, r0
 800bdf0:	2800      	cmp	r0, #0
 800bdf2:	d1e1      	bne.n	800bdb8 <__ssputs_r+0x70>
 800bdf4:	6921      	ldr	r1, [r4, #16]
 800bdf6:	4650      	mov	r0, sl
 800bdf8:	f7ff fec6 	bl	800bb88 <_free_r>
 800bdfc:	e7c7      	b.n	800bd8e <__ssputs_r+0x46>
	...

0800be00 <_svfiprintf_r>:
 800be00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be04:	4698      	mov	r8, r3
 800be06:	898b      	ldrh	r3, [r1, #12]
 800be08:	061b      	lsls	r3, r3, #24
 800be0a:	b09d      	sub	sp, #116	; 0x74
 800be0c:	4607      	mov	r7, r0
 800be0e:	460d      	mov	r5, r1
 800be10:	4614      	mov	r4, r2
 800be12:	d50e      	bpl.n	800be32 <_svfiprintf_r+0x32>
 800be14:	690b      	ldr	r3, [r1, #16]
 800be16:	b963      	cbnz	r3, 800be32 <_svfiprintf_r+0x32>
 800be18:	2140      	movs	r1, #64	; 0x40
 800be1a:	f7ff ff21 	bl	800bc60 <_malloc_r>
 800be1e:	6028      	str	r0, [r5, #0]
 800be20:	6128      	str	r0, [r5, #16]
 800be22:	b920      	cbnz	r0, 800be2e <_svfiprintf_r+0x2e>
 800be24:	230c      	movs	r3, #12
 800be26:	603b      	str	r3, [r7, #0]
 800be28:	f04f 30ff 	mov.w	r0, #4294967295
 800be2c:	e0d1      	b.n	800bfd2 <_svfiprintf_r+0x1d2>
 800be2e:	2340      	movs	r3, #64	; 0x40
 800be30:	616b      	str	r3, [r5, #20]
 800be32:	2300      	movs	r3, #0
 800be34:	9309      	str	r3, [sp, #36]	; 0x24
 800be36:	2320      	movs	r3, #32
 800be38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800be40:	2330      	movs	r3, #48	; 0x30
 800be42:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bfec <_svfiprintf_r+0x1ec>
 800be46:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800be4a:	f04f 0901 	mov.w	r9, #1
 800be4e:	4623      	mov	r3, r4
 800be50:	469a      	mov	sl, r3
 800be52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be56:	b10a      	cbz	r2, 800be5c <_svfiprintf_r+0x5c>
 800be58:	2a25      	cmp	r2, #37	; 0x25
 800be5a:	d1f9      	bne.n	800be50 <_svfiprintf_r+0x50>
 800be5c:	ebba 0b04 	subs.w	fp, sl, r4
 800be60:	d00b      	beq.n	800be7a <_svfiprintf_r+0x7a>
 800be62:	465b      	mov	r3, fp
 800be64:	4622      	mov	r2, r4
 800be66:	4629      	mov	r1, r5
 800be68:	4638      	mov	r0, r7
 800be6a:	f7ff ff6d 	bl	800bd48 <__ssputs_r>
 800be6e:	3001      	adds	r0, #1
 800be70:	f000 80aa 	beq.w	800bfc8 <_svfiprintf_r+0x1c8>
 800be74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be76:	445a      	add	r2, fp
 800be78:	9209      	str	r2, [sp, #36]	; 0x24
 800be7a:	f89a 3000 	ldrb.w	r3, [sl]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	f000 80a2 	beq.w	800bfc8 <_svfiprintf_r+0x1c8>
 800be84:	2300      	movs	r3, #0
 800be86:	f04f 32ff 	mov.w	r2, #4294967295
 800be8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be8e:	f10a 0a01 	add.w	sl, sl, #1
 800be92:	9304      	str	r3, [sp, #16]
 800be94:	9307      	str	r3, [sp, #28]
 800be96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be9a:	931a      	str	r3, [sp, #104]	; 0x68
 800be9c:	4654      	mov	r4, sl
 800be9e:	2205      	movs	r2, #5
 800bea0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bea4:	4851      	ldr	r0, [pc, #324]	; (800bfec <_svfiprintf_r+0x1ec>)
 800bea6:	f7f4 f9ab 	bl	8000200 <memchr>
 800beaa:	9a04      	ldr	r2, [sp, #16]
 800beac:	b9d8      	cbnz	r0, 800bee6 <_svfiprintf_r+0xe6>
 800beae:	06d0      	lsls	r0, r2, #27
 800beb0:	bf44      	itt	mi
 800beb2:	2320      	movmi	r3, #32
 800beb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800beb8:	0711      	lsls	r1, r2, #28
 800beba:	bf44      	itt	mi
 800bebc:	232b      	movmi	r3, #43	; 0x2b
 800bebe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bec2:	f89a 3000 	ldrb.w	r3, [sl]
 800bec6:	2b2a      	cmp	r3, #42	; 0x2a
 800bec8:	d015      	beq.n	800bef6 <_svfiprintf_r+0xf6>
 800beca:	9a07      	ldr	r2, [sp, #28]
 800becc:	4654      	mov	r4, sl
 800bece:	2000      	movs	r0, #0
 800bed0:	f04f 0c0a 	mov.w	ip, #10
 800bed4:	4621      	mov	r1, r4
 800bed6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800beda:	3b30      	subs	r3, #48	; 0x30
 800bedc:	2b09      	cmp	r3, #9
 800bede:	d94e      	bls.n	800bf7e <_svfiprintf_r+0x17e>
 800bee0:	b1b0      	cbz	r0, 800bf10 <_svfiprintf_r+0x110>
 800bee2:	9207      	str	r2, [sp, #28]
 800bee4:	e014      	b.n	800bf10 <_svfiprintf_r+0x110>
 800bee6:	eba0 0308 	sub.w	r3, r0, r8
 800beea:	fa09 f303 	lsl.w	r3, r9, r3
 800beee:	4313      	orrs	r3, r2
 800bef0:	9304      	str	r3, [sp, #16]
 800bef2:	46a2      	mov	sl, r4
 800bef4:	e7d2      	b.n	800be9c <_svfiprintf_r+0x9c>
 800bef6:	9b03      	ldr	r3, [sp, #12]
 800bef8:	1d19      	adds	r1, r3, #4
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	9103      	str	r1, [sp, #12]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	bfbb      	ittet	lt
 800bf02:	425b      	neglt	r3, r3
 800bf04:	f042 0202 	orrlt.w	r2, r2, #2
 800bf08:	9307      	strge	r3, [sp, #28]
 800bf0a:	9307      	strlt	r3, [sp, #28]
 800bf0c:	bfb8      	it	lt
 800bf0e:	9204      	strlt	r2, [sp, #16]
 800bf10:	7823      	ldrb	r3, [r4, #0]
 800bf12:	2b2e      	cmp	r3, #46	; 0x2e
 800bf14:	d10c      	bne.n	800bf30 <_svfiprintf_r+0x130>
 800bf16:	7863      	ldrb	r3, [r4, #1]
 800bf18:	2b2a      	cmp	r3, #42	; 0x2a
 800bf1a:	d135      	bne.n	800bf88 <_svfiprintf_r+0x188>
 800bf1c:	9b03      	ldr	r3, [sp, #12]
 800bf1e:	1d1a      	adds	r2, r3, #4
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	9203      	str	r2, [sp, #12]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	bfb8      	it	lt
 800bf28:	f04f 33ff 	movlt.w	r3, #4294967295
 800bf2c:	3402      	adds	r4, #2
 800bf2e:	9305      	str	r3, [sp, #20]
 800bf30:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bffc <_svfiprintf_r+0x1fc>
 800bf34:	7821      	ldrb	r1, [r4, #0]
 800bf36:	2203      	movs	r2, #3
 800bf38:	4650      	mov	r0, sl
 800bf3a:	f7f4 f961 	bl	8000200 <memchr>
 800bf3e:	b140      	cbz	r0, 800bf52 <_svfiprintf_r+0x152>
 800bf40:	2340      	movs	r3, #64	; 0x40
 800bf42:	eba0 000a 	sub.w	r0, r0, sl
 800bf46:	fa03 f000 	lsl.w	r0, r3, r0
 800bf4a:	9b04      	ldr	r3, [sp, #16]
 800bf4c:	4303      	orrs	r3, r0
 800bf4e:	3401      	adds	r4, #1
 800bf50:	9304      	str	r3, [sp, #16]
 800bf52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf56:	4826      	ldr	r0, [pc, #152]	; (800bff0 <_svfiprintf_r+0x1f0>)
 800bf58:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bf5c:	2206      	movs	r2, #6
 800bf5e:	f7f4 f94f 	bl	8000200 <memchr>
 800bf62:	2800      	cmp	r0, #0
 800bf64:	d038      	beq.n	800bfd8 <_svfiprintf_r+0x1d8>
 800bf66:	4b23      	ldr	r3, [pc, #140]	; (800bff4 <_svfiprintf_r+0x1f4>)
 800bf68:	bb1b      	cbnz	r3, 800bfb2 <_svfiprintf_r+0x1b2>
 800bf6a:	9b03      	ldr	r3, [sp, #12]
 800bf6c:	3307      	adds	r3, #7
 800bf6e:	f023 0307 	bic.w	r3, r3, #7
 800bf72:	3308      	adds	r3, #8
 800bf74:	9303      	str	r3, [sp, #12]
 800bf76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf78:	4433      	add	r3, r6
 800bf7a:	9309      	str	r3, [sp, #36]	; 0x24
 800bf7c:	e767      	b.n	800be4e <_svfiprintf_r+0x4e>
 800bf7e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf82:	460c      	mov	r4, r1
 800bf84:	2001      	movs	r0, #1
 800bf86:	e7a5      	b.n	800bed4 <_svfiprintf_r+0xd4>
 800bf88:	2300      	movs	r3, #0
 800bf8a:	3401      	adds	r4, #1
 800bf8c:	9305      	str	r3, [sp, #20]
 800bf8e:	4619      	mov	r1, r3
 800bf90:	f04f 0c0a 	mov.w	ip, #10
 800bf94:	4620      	mov	r0, r4
 800bf96:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf9a:	3a30      	subs	r2, #48	; 0x30
 800bf9c:	2a09      	cmp	r2, #9
 800bf9e:	d903      	bls.n	800bfa8 <_svfiprintf_r+0x1a8>
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d0c5      	beq.n	800bf30 <_svfiprintf_r+0x130>
 800bfa4:	9105      	str	r1, [sp, #20]
 800bfa6:	e7c3      	b.n	800bf30 <_svfiprintf_r+0x130>
 800bfa8:	fb0c 2101 	mla	r1, ip, r1, r2
 800bfac:	4604      	mov	r4, r0
 800bfae:	2301      	movs	r3, #1
 800bfb0:	e7f0      	b.n	800bf94 <_svfiprintf_r+0x194>
 800bfb2:	ab03      	add	r3, sp, #12
 800bfb4:	9300      	str	r3, [sp, #0]
 800bfb6:	462a      	mov	r2, r5
 800bfb8:	4b0f      	ldr	r3, [pc, #60]	; (800bff8 <_svfiprintf_r+0x1f8>)
 800bfba:	a904      	add	r1, sp, #16
 800bfbc:	4638      	mov	r0, r7
 800bfbe:	f7fd fe95 	bl	8009cec <_printf_float>
 800bfc2:	1c42      	adds	r2, r0, #1
 800bfc4:	4606      	mov	r6, r0
 800bfc6:	d1d6      	bne.n	800bf76 <_svfiprintf_r+0x176>
 800bfc8:	89ab      	ldrh	r3, [r5, #12]
 800bfca:	065b      	lsls	r3, r3, #25
 800bfcc:	f53f af2c 	bmi.w	800be28 <_svfiprintf_r+0x28>
 800bfd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bfd2:	b01d      	add	sp, #116	; 0x74
 800bfd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfd8:	ab03      	add	r3, sp, #12
 800bfda:	9300      	str	r3, [sp, #0]
 800bfdc:	462a      	mov	r2, r5
 800bfde:	4b06      	ldr	r3, [pc, #24]	; (800bff8 <_svfiprintf_r+0x1f8>)
 800bfe0:	a904      	add	r1, sp, #16
 800bfe2:	4638      	mov	r0, r7
 800bfe4:	f7fe f926 	bl	800a234 <_printf_i>
 800bfe8:	e7eb      	b.n	800bfc2 <_svfiprintf_r+0x1c2>
 800bfea:	bf00      	nop
 800bfec:	0800e3a4 	.word	0x0800e3a4
 800bff0:	0800e3ae 	.word	0x0800e3ae
 800bff4:	08009ced 	.word	0x08009ced
 800bff8:	0800bd49 	.word	0x0800bd49
 800bffc:	0800e3aa 	.word	0x0800e3aa

0800c000 <_sungetc_r>:
 800c000:	b538      	push	{r3, r4, r5, lr}
 800c002:	1c4b      	adds	r3, r1, #1
 800c004:	4614      	mov	r4, r2
 800c006:	d103      	bne.n	800c010 <_sungetc_r+0x10>
 800c008:	f04f 35ff 	mov.w	r5, #4294967295
 800c00c:	4628      	mov	r0, r5
 800c00e:	bd38      	pop	{r3, r4, r5, pc}
 800c010:	8993      	ldrh	r3, [r2, #12]
 800c012:	f023 0320 	bic.w	r3, r3, #32
 800c016:	8193      	strh	r3, [r2, #12]
 800c018:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c01a:	6852      	ldr	r2, [r2, #4]
 800c01c:	b2cd      	uxtb	r5, r1
 800c01e:	b18b      	cbz	r3, 800c044 <_sungetc_r+0x44>
 800c020:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c022:	4293      	cmp	r3, r2
 800c024:	dd08      	ble.n	800c038 <_sungetc_r+0x38>
 800c026:	6823      	ldr	r3, [r4, #0]
 800c028:	1e5a      	subs	r2, r3, #1
 800c02a:	6022      	str	r2, [r4, #0]
 800c02c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c030:	6863      	ldr	r3, [r4, #4]
 800c032:	3301      	adds	r3, #1
 800c034:	6063      	str	r3, [r4, #4]
 800c036:	e7e9      	b.n	800c00c <_sungetc_r+0xc>
 800c038:	4621      	mov	r1, r4
 800c03a:	f000 fdb1 	bl	800cba0 <__submore>
 800c03e:	2800      	cmp	r0, #0
 800c040:	d0f1      	beq.n	800c026 <_sungetc_r+0x26>
 800c042:	e7e1      	b.n	800c008 <_sungetc_r+0x8>
 800c044:	6921      	ldr	r1, [r4, #16]
 800c046:	6823      	ldr	r3, [r4, #0]
 800c048:	b151      	cbz	r1, 800c060 <_sungetc_r+0x60>
 800c04a:	4299      	cmp	r1, r3
 800c04c:	d208      	bcs.n	800c060 <_sungetc_r+0x60>
 800c04e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c052:	42a9      	cmp	r1, r5
 800c054:	d104      	bne.n	800c060 <_sungetc_r+0x60>
 800c056:	3b01      	subs	r3, #1
 800c058:	3201      	adds	r2, #1
 800c05a:	6023      	str	r3, [r4, #0]
 800c05c:	6062      	str	r2, [r4, #4]
 800c05e:	e7d5      	b.n	800c00c <_sungetc_r+0xc>
 800c060:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c064:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c068:	6363      	str	r3, [r4, #52]	; 0x34
 800c06a:	2303      	movs	r3, #3
 800c06c:	63a3      	str	r3, [r4, #56]	; 0x38
 800c06e:	4623      	mov	r3, r4
 800c070:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c074:	6023      	str	r3, [r4, #0]
 800c076:	2301      	movs	r3, #1
 800c078:	e7dc      	b.n	800c034 <_sungetc_r+0x34>

0800c07a <__ssrefill_r>:
 800c07a:	b510      	push	{r4, lr}
 800c07c:	460c      	mov	r4, r1
 800c07e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c080:	b169      	cbz	r1, 800c09e <__ssrefill_r+0x24>
 800c082:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c086:	4299      	cmp	r1, r3
 800c088:	d001      	beq.n	800c08e <__ssrefill_r+0x14>
 800c08a:	f7ff fd7d 	bl	800bb88 <_free_r>
 800c08e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c090:	6063      	str	r3, [r4, #4]
 800c092:	2000      	movs	r0, #0
 800c094:	6360      	str	r0, [r4, #52]	; 0x34
 800c096:	b113      	cbz	r3, 800c09e <__ssrefill_r+0x24>
 800c098:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c09a:	6023      	str	r3, [r4, #0]
 800c09c:	bd10      	pop	{r4, pc}
 800c09e:	6923      	ldr	r3, [r4, #16]
 800c0a0:	6023      	str	r3, [r4, #0]
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	6063      	str	r3, [r4, #4]
 800c0a6:	89a3      	ldrh	r3, [r4, #12]
 800c0a8:	f043 0320 	orr.w	r3, r3, #32
 800c0ac:	81a3      	strh	r3, [r4, #12]
 800c0ae:	f04f 30ff 	mov.w	r0, #4294967295
 800c0b2:	e7f3      	b.n	800c09c <__ssrefill_r+0x22>

0800c0b4 <__ssvfiscanf_r>:
 800c0b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0b8:	460c      	mov	r4, r1
 800c0ba:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800c0be:	2100      	movs	r1, #0
 800c0c0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c0c4:	49a6      	ldr	r1, [pc, #664]	; (800c360 <__ssvfiscanf_r+0x2ac>)
 800c0c6:	91a0      	str	r1, [sp, #640]	; 0x280
 800c0c8:	f10d 0804 	add.w	r8, sp, #4
 800c0cc:	49a5      	ldr	r1, [pc, #660]	; (800c364 <__ssvfiscanf_r+0x2b0>)
 800c0ce:	4fa6      	ldr	r7, [pc, #664]	; (800c368 <__ssvfiscanf_r+0x2b4>)
 800c0d0:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800c36c <__ssvfiscanf_r+0x2b8>
 800c0d4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c0d8:	4606      	mov	r6, r0
 800c0da:	91a1      	str	r1, [sp, #644]	; 0x284
 800c0dc:	9300      	str	r3, [sp, #0]
 800c0de:	7813      	ldrb	r3, [r2, #0]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	f000 815a 	beq.w	800c39a <__ssvfiscanf_r+0x2e6>
 800c0e6:	5dd9      	ldrb	r1, [r3, r7]
 800c0e8:	f011 0108 	ands.w	r1, r1, #8
 800c0ec:	f102 0501 	add.w	r5, r2, #1
 800c0f0:	d019      	beq.n	800c126 <__ssvfiscanf_r+0x72>
 800c0f2:	6863      	ldr	r3, [r4, #4]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	dd0f      	ble.n	800c118 <__ssvfiscanf_r+0x64>
 800c0f8:	6823      	ldr	r3, [r4, #0]
 800c0fa:	781a      	ldrb	r2, [r3, #0]
 800c0fc:	5cba      	ldrb	r2, [r7, r2]
 800c0fe:	0712      	lsls	r2, r2, #28
 800c100:	d401      	bmi.n	800c106 <__ssvfiscanf_r+0x52>
 800c102:	462a      	mov	r2, r5
 800c104:	e7eb      	b.n	800c0de <__ssvfiscanf_r+0x2a>
 800c106:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c108:	3201      	adds	r2, #1
 800c10a:	9245      	str	r2, [sp, #276]	; 0x114
 800c10c:	6862      	ldr	r2, [r4, #4]
 800c10e:	3301      	adds	r3, #1
 800c110:	3a01      	subs	r2, #1
 800c112:	6062      	str	r2, [r4, #4]
 800c114:	6023      	str	r3, [r4, #0]
 800c116:	e7ec      	b.n	800c0f2 <__ssvfiscanf_r+0x3e>
 800c118:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c11a:	4621      	mov	r1, r4
 800c11c:	4630      	mov	r0, r6
 800c11e:	4798      	blx	r3
 800c120:	2800      	cmp	r0, #0
 800c122:	d0e9      	beq.n	800c0f8 <__ssvfiscanf_r+0x44>
 800c124:	e7ed      	b.n	800c102 <__ssvfiscanf_r+0x4e>
 800c126:	2b25      	cmp	r3, #37	; 0x25
 800c128:	d012      	beq.n	800c150 <__ssvfiscanf_r+0x9c>
 800c12a:	469a      	mov	sl, r3
 800c12c:	6863      	ldr	r3, [r4, #4]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	f340 8091 	ble.w	800c256 <__ssvfiscanf_r+0x1a2>
 800c134:	6822      	ldr	r2, [r4, #0]
 800c136:	7813      	ldrb	r3, [r2, #0]
 800c138:	4553      	cmp	r3, sl
 800c13a:	f040 812e 	bne.w	800c39a <__ssvfiscanf_r+0x2e6>
 800c13e:	6863      	ldr	r3, [r4, #4]
 800c140:	3b01      	subs	r3, #1
 800c142:	6063      	str	r3, [r4, #4]
 800c144:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c146:	3201      	adds	r2, #1
 800c148:	3301      	adds	r3, #1
 800c14a:	6022      	str	r2, [r4, #0]
 800c14c:	9345      	str	r3, [sp, #276]	; 0x114
 800c14e:	e7d8      	b.n	800c102 <__ssvfiscanf_r+0x4e>
 800c150:	9141      	str	r1, [sp, #260]	; 0x104
 800c152:	9143      	str	r1, [sp, #268]	; 0x10c
 800c154:	7853      	ldrb	r3, [r2, #1]
 800c156:	2b2a      	cmp	r3, #42	; 0x2a
 800c158:	bf02      	ittt	eq
 800c15a:	2310      	moveq	r3, #16
 800c15c:	1c95      	addeq	r5, r2, #2
 800c15e:	9341      	streq	r3, [sp, #260]	; 0x104
 800c160:	220a      	movs	r2, #10
 800c162:	46aa      	mov	sl, r5
 800c164:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c168:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c16c:	2b09      	cmp	r3, #9
 800c16e:	d91d      	bls.n	800c1ac <__ssvfiscanf_r+0xf8>
 800c170:	487e      	ldr	r0, [pc, #504]	; (800c36c <__ssvfiscanf_r+0x2b8>)
 800c172:	2203      	movs	r2, #3
 800c174:	f7f4 f844 	bl	8000200 <memchr>
 800c178:	b140      	cbz	r0, 800c18c <__ssvfiscanf_r+0xd8>
 800c17a:	2301      	movs	r3, #1
 800c17c:	eba0 0009 	sub.w	r0, r0, r9
 800c180:	fa03 f000 	lsl.w	r0, r3, r0
 800c184:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c186:	4318      	orrs	r0, r3
 800c188:	9041      	str	r0, [sp, #260]	; 0x104
 800c18a:	4655      	mov	r5, sl
 800c18c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c190:	2b78      	cmp	r3, #120	; 0x78
 800c192:	d806      	bhi.n	800c1a2 <__ssvfiscanf_r+0xee>
 800c194:	2b57      	cmp	r3, #87	; 0x57
 800c196:	d810      	bhi.n	800c1ba <__ssvfiscanf_r+0x106>
 800c198:	2b25      	cmp	r3, #37	; 0x25
 800c19a:	d0c6      	beq.n	800c12a <__ssvfiscanf_r+0x76>
 800c19c:	d856      	bhi.n	800c24c <__ssvfiscanf_r+0x198>
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d064      	beq.n	800c26c <__ssvfiscanf_r+0x1b8>
 800c1a2:	2303      	movs	r3, #3
 800c1a4:	9347      	str	r3, [sp, #284]	; 0x11c
 800c1a6:	230a      	movs	r3, #10
 800c1a8:	9342      	str	r3, [sp, #264]	; 0x108
 800c1aa:	e071      	b.n	800c290 <__ssvfiscanf_r+0x1dc>
 800c1ac:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c1ae:	fb02 1103 	mla	r1, r2, r3, r1
 800c1b2:	3930      	subs	r1, #48	; 0x30
 800c1b4:	9143      	str	r1, [sp, #268]	; 0x10c
 800c1b6:	4655      	mov	r5, sl
 800c1b8:	e7d3      	b.n	800c162 <__ssvfiscanf_r+0xae>
 800c1ba:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800c1be:	2a20      	cmp	r2, #32
 800c1c0:	d8ef      	bhi.n	800c1a2 <__ssvfiscanf_r+0xee>
 800c1c2:	a101      	add	r1, pc, #4	; (adr r1, 800c1c8 <__ssvfiscanf_r+0x114>)
 800c1c4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c1c8:	0800c27b 	.word	0x0800c27b
 800c1cc:	0800c1a3 	.word	0x0800c1a3
 800c1d0:	0800c1a3 	.word	0x0800c1a3
 800c1d4:	0800c2d9 	.word	0x0800c2d9
 800c1d8:	0800c1a3 	.word	0x0800c1a3
 800c1dc:	0800c1a3 	.word	0x0800c1a3
 800c1e0:	0800c1a3 	.word	0x0800c1a3
 800c1e4:	0800c1a3 	.word	0x0800c1a3
 800c1e8:	0800c1a3 	.word	0x0800c1a3
 800c1ec:	0800c1a3 	.word	0x0800c1a3
 800c1f0:	0800c1a3 	.word	0x0800c1a3
 800c1f4:	0800c2ef 	.word	0x0800c2ef
 800c1f8:	0800c2c5 	.word	0x0800c2c5
 800c1fc:	0800c253 	.word	0x0800c253
 800c200:	0800c253 	.word	0x0800c253
 800c204:	0800c253 	.word	0x0800c253
 800c208:	0800c1a3 	.word	0x0800c1a3
 800c20c:	0800c2c9 	.word	0x0800c2c9
 800c210:	0800c1a3 	.word	0x0800c1a3
 800c214:	0800c1a3 	.word	0x0800c1a3
 800c218:	0800c1a3 	.word	0x0800c1a3
 800c21c:	0800c1a3 	.word	0x0800c1a3
 800c220:	0800c2ff 	.word	0x0800c2ff
 800c224:	0800c2d1 	.word	0x0800c2d1
 800c228:	0800c273 	.word	0x0800c273
 800c22c:	0800c1a3 	.word	0x0800c1a3
 800c230:	0800c1a3 	.word	0x0800c1a3
 800c234:	0800c2fb 	.word	0x0800c2fb
 800c238:	0800c1a3 	.word	0x0800c1a3
 800c23c:	0800c2c5 	.word	0x0800c2c5
 800c240:	0800c1a3 	.word	0x0800c1a3
 800c244:	0800c1a3 	.word	0x0800c1a3
 800c248:	0800c27b 	.word	0x0800c27b
 800c24c:	3b45      	subs	r3, #69	; 0x45
 800c24e:	2b02      	cmp	r3, #2
 800c250:	d8a7      	bhi.n	800c1a2 <__ssvfiscanf_r+0xee>
 800c252:	2305      	movs	r3, #5
 800c254:	e01b      	b.n	800c28e <__ssvfiscanf_r+0x1da>
 800c256:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c258:	4621      	mov	r1, r4
 800c25a:	4630      	mov	r0, r6
 800c25c:	4798      	blx	r3
 800c25e:	2800      	cmp	r0, #0
 800c260:	f43f af68 	beq.w	800c134 <__ssvfiscanf_r+0x80>
 800c264:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c266:	2800      	cmp	r0, #0
 800c268:	f040 808d 	bne.w	800c386 <__ssvfiscanf_r+0x2d2>
 800c26c:	f04f 30ff 	mov.w	r0, #4294967295
 800c270:	e08f      	b.n	800c392 <__ssvfiscanf_r+0x2de>
 800c272:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c274:	f042 0220 	orr.w	r2, r2, #32
 800c278:	9241      	str	r2, [sp, #260]	; 0x104
 800c27a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c27c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c280:	9241      	str	r2, [sp, #260]	; 0x104
 800c282:	2210      	movs	r2, #16
 800c284:	2b6f      	cmp	r3, #111	; 0x6f
 800c286:	9242      	str	r2, [sp, #264]	; 0x108
 800c288:	bf34      	ite	cc
 800c28a:	2303      	movcc	r3, #3
 800c28c:	2304      	movcs	r3, #4
 800c28e:	9347      	str	r3, [sp, #284]	; 0x11c
 800c290:	6863      	ldr	r3, [r4, #4]
 800c292:	2b00      	cmp	r3, #0
 800c294:	dd42      	ble.n	800c31c <__ssvfiscanf_r+0x268>
 800c296:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c298:	0659      	lsls	r1, r3, #25
 800c29a:	d404      	bmi.n	800c2a6 <__ssvfiscanf_r+0x1f2>
 800c29c:	6823      	ldr	r3, [r4, #0]
 800c29e:	781a      	ldrb	r2, [r3, #0]
 800c2a0:	5cba      	ldrb	r2, [r7, r2]
 800c2a2:	0712      	lsls	r2, r2, #28
 800c2a4:	d441      	bmi.n	800c32a <__ssvfiscanf_r+0x276>
 800c2a6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c2a8:	2b02      	cmp	r3, #2
 800c2aa:	dc50      	bgt.n	800c34e <__ssvfiscanf_r+0x29a>
 800c2ac:	466b      	mov	r3, sp
 800c2ae:	4622      	mov	r2, r4
 800c2b0:	a941      	add	r1, sp, #260	; 0x104
 800c2b2:	4630      	mov	r0, r6
 800c2b4:	f000 f9d0 	bl	800c658 <_scanf_chars>
 800c2b8:	2801      	cmp	r0, #1
 800c2ba:	d06e      	beq.n	800c39a <__ssvfiscanf_r+0x2e6>
 800c2bc:	2802      	cmp	r0, #2
 800c2be:	f47f af20 	bne.w	800c102 <__ssvfiscanf_r+0x4e>
 800c2c2:	e7cf      	b.n	800c264 <__ssvfiscanf_r+0x1b0>
 800c2c4:	220a      	movs	r2, #10
 800c2c6:	e7dd      	b.n	800c284 <__ssvfiscanf_r+0x1d0>
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	9342      	str	r3, [sp, #264]	; 0x108
 800c2cc:	2303      	movs	r3, #3
 800c2ce:	e7de      	b.n	800c28e <__ssvfiscanf_r+0x1da>
 800c2d0:	2308      	movs	r3, #8
 800c2d2:	9342      	str	r3, [sp, #264]	; 0x108
 800c2d4:	2304      	movs	r3, #4
 800c2d6:	e7da      	b.n	800c28e <__ssvfiscanf_r+0x1da>
 800c2d8:	4629      	mov	r1, r5
 800c2da:	4640      	mov	r0, r8
 800c2dc:	f000 fb30 	bl	800c940 <__sccl>
 800c2e0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c2e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2e6:	9341      	str	r3, [sp, #260]	; 0x104
 800c2e8:	4605      	mov	r5, r0
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	e7cf      	b.n	800c28e <__ssvfiscanf_r+0x1da>
 800c2ee:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c2f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2f4:	9341      	str	r3, [sp, #260]	; 0x104
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	e7c9      	b.n	800c28e <__ssvfiscanf_r+0x1da>
 800c2fa:	2302      	movs	r3, #2
 800c2fc:	e7c7      	b.n	800c28e <__ssvfiscanf_r+0x1da>
 800c2fe:	9841      	ldr	r0, [sp, #260]	; 0x104
 800c300:	06c3      	lsls	r3, r0, #27
 800c302:	f53f aefe 	bmi.w	800c102 <__ssvfiscanf_r+0x4e>
 800c306:	9b00      	ldr	r3, [sp, #0]
 800c308:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c30a:	1d19      	adds	r1, r3, #4
 800c30c:	9100      	str	r1, [sp, #0]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	f010 0f01 	tst.w	r0, #1
 800c314:	bf14      	ite	ne
 800c316:	801a      	strhne	r2, [r3, #0]
 800c318:	601a      	streq	r2, [r3, #0]
 800c31a:	e6f2      	b.n	800c102 <__ssvfiscanf_r+0x4e>
 800c31c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c31e:	4621      	mov	r1, r4
 800c320:	4630      	mov	r0, r6
 800c322:	4798      	blx	r3
 800c324:	2800      	cmp	r0, #0
 800c326:	d0b6      	beq.n	800c296 <__ssvfiscanf_r+0x1e2>
 800c328:	e79c      	b.n	800c264 <__ssvfiscanf_r+0x1b0>
 800c32a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c32c:	3201      	adds	r2, #1
 800c32e:	9245      	str	r2, [sp, #276]	; 0x114
 800c330:	6862      	ldr	r2, [r4, #4]
 800c332:	3a01      	subs	r2, #1
 800c334:	2a00      	cmp	r2, #0
 800c336:	6062      	str	r2, [r4, #4]
 800c338:	dd02      	ble.n	800c340 <__ssvfiscanf_r+0x28c>
 800c33a:	3301      	adds	r3, #1
 800c33c:	6023      	str	r3, [r4, #0]
 800c33e:	e7ad      	b.n	800c29c <__ssvfiscanf_r+0x1e8>
 800c340:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c342:	4621      	mov	r1, r4
 800c344:	4630      	mov	r0, r6
 800c346:	4798      	blx	r3
 800c348:	2800      	cmp	r0, #0
 800c34a:	d0a7      	beq.n	800c29c <__ssvfiscanf_r+0x1e8>
 800c34c:	e78a      	b.n	800c264 <__ssvfiscanf_r+0x1b0>
 800c34e:	2b04      	cmp	r3, #4
 800c350:	dc0e      	bgt.n	800c370 <__ssvfiscanf_r+0x2bc>
 800c352:	466b      	mov	r3, sp
 800c354:	4622      	mov	r2, r4
 800c356:	a941      	add	r1, sp, #260	; 0x104
 800c358:	4630      	mov	r0, r6
 800c35a:	f000 f9d7 	bl	800c70c <_scanf_i>
 800c35e:	e7ab      	b.n	800c2b8 <__ssvfiscanf_r+0x204>
 800c360:	0800c001 	.word	0x0800c001
 800c364:	0800c07b 	.word	0x0800c07b
 800c368:	0800e3d1 	.word	0x0800e3d1
 800c36c:	0800e3aa 	.word	0x0800e3aa
 800c370:	4b0b      	ldr	r3, [pc, #44]	; (800c3a0 <__ssvfiscanf_r+0x2ec>)
 800c372:	2b00      	cmp	r3, #0
 800c374:	f43f aec5 	beq.w	800c102 <__ssvfiscanf_r+0x4e>
 800c378:	466b      	mov	r3, sp
 800c37a:	4622      	mov	r2, r4
 800c37c:	a941      	add	r1, sp, #260	; 0x104
 800c37e:	4630      	mov	r0, r6
 800c380:	f3af 8000 	nop.w
 800c384:	e798      	b.n	800c2b8 <__ssvfiscanf_r+0x204>
 800c386:	89a3      	ldrh	r3, [r4, #12]
 800c388:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c38c:	bf18      	it	ne
 800c38e:	f04f 30ff 	movne.w	r0, #4294967295
 800c392:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800c396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c39a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c39c:	e7f9      	b.n	800c392 <__ssvfiscanf_r+0x2de>
 800c39e:	bf00      	nop
 800c3a0:	00000000 	.word	0x00000000

0800c3a4 <__sfputc_r>:
 800c3a4:	6893      	ldr	r3, [r2, #8]
 800c3a6:	3b01      	subs	r3, #1
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	b410      	push	{r4}
 800c3ac:	6093      	str	r3, [r2, #8]
 800c3ae:	da08      	bge.n	800c3c2 <__sfputc_r+0x1e>
 800c3b0:	6994      	ldr	r4, [r2, #24]
 800c3b2:	42a3      	cmp	r3, r4
 800c3b4:	db01      	blt.n	800c3ba <__sfputc_r+0x16>
 800c3b6:	290a      	cmp	r1, #10
 800c3b8:	d103      	bne.n	800c3c2 <__sfputc_r+0x1e>
 800c3ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3be:	f000 bc29 	b.w	800cc14 <__swbuf_r>
 800c3c2:	6813      	ldr	r3, [r2, #0]
 800c3c4:	1c58      	adds	r0, r3, #1
 800c3c6:	6010      	str	r0, [r2, #0]
 800c3c8:	7019      	strb	r1, [r3, #0]
 800c3ca:	4608      	mov	r0, r1
 800c3cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3d0:	4770      	bx	lr

0800c3d2 <__sfputs_r>:
 800c3d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3d4:	4606      	mov	r6, r0
 800c3d6:	460f      	mov	r7, r1
 800c3d8:	4614      	mov	r4, r2
 800c3da:	18d5      	adds	r5, r2, r3
 800c3dc:	42ac      	cmp	r4, r5
 800c3de:	d101      	bne.n	800c3e4 <__sfputs_r+0x12>
 800c3e0:	2000      	movs	r0, #0
 800c3e2:	e007      	b.n	800c3f4 <__sfputs_r+0x22>
 800c3e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3e8:	463a      	mov	r2, r7
 800c3ea:	4630      	mov	r0, r6
 800c3ec:	f7ff ffda 	bl	800c3a4 <__sfputc_r>
 800c3f0:	1c43      	adds	r3, r0, #1
 800c3f2:	d1f3      	bne.n	800c3dc <__sfputs_r+0xa>
 800c3f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c3f8 <_vfiprintf_r>:
 800c3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3fc:	460d      	mov	r5, r1
 800c3fe:	b09d      	sub	sp, #116	; 0x74
 800c400:	4614      	mov	r4, r2
 800c402:	4698      	mov	r8, r3
 800c404:	4606      	mov	r6, r0
 800c406:	b118      	cbz	r0, 800c410 <_vfiprintf_r+0x18>
 800c408:	6983      	ldr	r3, [r0, #24]
 800c40a:	b90b      	cbnz	r3, 800c410 <_vfiprintf_r+0x18>
 800c40c:	f000 fde4 	bl	800cfd8 <__sinit>
 800c410:	4b89      	ldr	r3, [pc, #548]	; (800c638 <_vfiprintf_r+0x240>)
 800c412:	429d      	cmp	r5, r3
 800c414:	d11b      	bne.n	800c44e <_vfiprintf_r+0x56>
 800c416:	6875      	ldr	r5, [r6, #4]
 800c418:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c41a:	07d9      	lsls	r1, r3, #31
 800c41c:	d405      	bmi.n	800c42a <_vfiprintf_r+0x32>
 800c41e:	89ab      	ldrh	r3, [r5, #12]
 800c420:	059a      	lsls	r2, r3, #22
 800c422:	d402      	bmi.n	800c42a <_vfiprintf_r+0x32>
 800c424:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c426:	f000 fe75 	bl	800d114 <__retarget_lock_acquire_recursive>
 800c42a:	89ab      	ldrh	r3, [r5, #12]
 800c42c:	071b      	lsls	r3, r3, #28
 800c42e:	d501      	bpl.n	800c434 <_vfiprintf_r+0x3c>
 800c430:	692b      	ldr	r3, [r5, #16]
 800c432:	b9eb      	cbnz	r3, 800c470 <_vfiprintf_r+0x78>
 800c434:	4629      	mov	r1, r5
 800c436:	4630      	mov	r0, r6
 800c438:	f000 fc3e 	bl	800ccb8 <__swsetup_r>
 800c43c:	b1c0      	cbz	r0, 800c470 <_vfiprintf_r+0x78>
 800c43e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c440:	07dc      	lsls	r4, r3, #31
 800c442:	d50e      	bpl.n	800c462 <_vfiprintf_r+0x6a>
 800c444:	f04f 30ff 	mov.w	r0, #4294967295
 800c448:	b01d      	add	sp, #116	; 0x74
 800c44a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c44e:	4b7b      	ldr	r3, [pc, #492]	; (800c63c <_vfiprintf_r+0x244>)
 800c450:	429d      	cmp	r5, r3
 800c452:	d101      	bne.n	800c458 <_vfiprintf_r+0x60>
 800c454:	68b5      	ldr	r5, [r6, #8]
 800c456:	e7df      	b.n	800c418 <_vfiprintf_r+0x20>
 800c458:	4b79      	ldr	r3, [pc, #484]	; (800c640 <_vfiprintf_r+0x248>)
 800c45a:	429d      	cmp	r5, r3
 800c45c:	bf08      	it	eq
 800c45e:	68f5      	ldreq	r5, [r6, #12]
 800c460:	e7da      	b.n	800c418 <_vfiprintf_r+0x20>
 800c462:	89ab      	ldrh	r3, [r5, #12]
 800c464:	0598      	lsls	r0, r3, #22
 800c466:	d4ed      	bmi.n	800c444 <_vfiprintf_r+0x4c>
 800c468:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c46a:	f000 fe54 	bl	800d116 <__retarget_lock_release_recursive>
 800c46e:	e7e9      	b.n	800c444 <_vfiprintf_r+0x4c>
 800c470:	2300      	movs	r3, #0
 800c472:	9309      	str	r3, [sp, #36]	; 0x24
 800c474:	2320      	movs	r3, #32
 800c476:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c47a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c47e:	2330      	movs	r3, #48	; 0x30
 800c480:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c644 <_vfiprintf_r+0x24c>
 800c484:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c488:	f04f 0901 	mov.w	r9, #1
 800c48c:	4623      	mov	r3, r4
 800c48e:	469a      	mov	sl, r3
 800c490:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c494:	b10a      	cbz	r2, 800c49a <_vfiprintf_r+0xa2>
 800c496:	2a25      	cmp	r2, #37	; 0x25
 800c498:	d1f9      	bne.n	800c48e <_vfiprintf_r+0x96>
 800c49a:	ebba 0b04 	subs.w	fp, sl, r4
 800c49e:	d00b      	beq.n	800c4b8 <_vfiprintf_r+0xc0>
 800c4a0:	465b      	mov	r3, fp
 800c4a2:	4622      	mov	r2, r4
 800c4a4:	4629      	mov	r1, r5
 800c4a6:	4630      	mov	r0, r6
 800c4a8:	f7ff ff93 	bl	800c3d2 <__sfputs_r>
 800c4ac:	3001      	adds	r0, #1
 800c4ae:	f000 80aa 	beq.w	800c606 <_vfiprintf_r+0x20e>
 800c4b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c4b4:	445a      	add	r2, fp
 800c4b6:	9209      	str	r2, [sp, #36]	; 0x24
 800c4b8:	f89a 3000 	ldrb.w	r3, [sl]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	f000 80a2 	beq.w	800c606 <_vfiprintf_r+0x20e>
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	f04f 32ff 	mov.w	r2, #4294967295
 800c4c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c4cc:	f10a 0a01 	add.w	sl, sl, #1
 800c4d0:	9304      	str	r3, [sp, #16]
 800c4d2:	9307      	str	r3, [sp, #28]
 800c4d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c4d8:	931a      	str	r3, [sp, #104]	; 0x68
 800c4da:	4654      	mov	r4, sl
 800c4dc:	2205      	movs	r2, #5
 800c4de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4e2:	4858      	ldr	r0, [pc, #352]	; (800c644 <_vfiprintf_r+0x24c>)
 800c4e4:	f7f3 fe8c 	bl	8000200 <memchr>
 800c4e8:	9a04      	ldr	r2, [sp, #16]
 800c4ea:	b9d8      	cbnz	r0, 800c524 <_vfiprintf_r+0x12c>
 800c4ec:	06d1      	lsls	r1, r2, #27
 800c4ee:	bf44      	itt	mi
 800c4f0:	2320      	movmi	r3, #32
 800c4f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c4f6:	0713      	lsls	r3, r2, #28
 800c4f8:	bf44      	itt	mi
 800c4fa:	232b      	movmi	r3, #43	; 0x2b
 800c4fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c500:	f89a 3000 	ldrb.w	r3, [sl]
 800c504:	2b2a      	cmp	r3, #42	; 0x2a
 800c506:	d015      	beq.n	800c534 <_vfiprintf_r+0x13c>
 800c508:	9a07      	ldr	r2, [sp, #28]
 800c50a:	4654      	mov	r4, sl
 800c50c:	2000      	movs	r0, #0
 800c50e:	f04f 0c0a 	mov.w	ip, #10
 800c512:	4621      	mov	r1, r4
 800c514:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c518:	3b30      	subs	r3, #48	; 0x30
 800c51a:	2b09      	cmp	r3, #9
 800c51c:	d94e      	bls.n	800c5bc <_vfiprintf_r+0x1c4>
 800c51e:	b1b0      	cbz	r0, 800c54e <_vfiprintf_r+0x156>
 800c520:	9207      	str	r2, [sp, #28]
 800c522:	e014      	b.n	800c54e <_vfiprintf_r+0x156>
 800c524:	eba0 0308 	sub.w	r3, r0, r8
 800c528:	fa09 f303 	lsl.w	r3, r9, r3
 800c52c:	4313      	orrs	r3, r2
 800c52e:	9304      	str	r3, [sp, #16]
 800c530:	46a2      	mov	sl, r4
 800c532:	e7d2      	b.n	800c4da <_vfiprintf_r+0xe2>
 800c534:	9b03      	ldr	r3, [sp, #12]
 800c536:	1d19      	adds	r1, r3, #4
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	9103      	str	r1, [sp, #12]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	bfbb      	ittet	lt
 800c540:	425b      	neglt	r3, r3
 800c542:	f042 0202 	orrlt.w	r2, r2, #2
 800c546:	9307      	strge	r3, [sp, #28]
 800c548:	9307      	strlt	r3, [sp, #28]
 800c54a:	bfb8      	it	lt
 800c54c:	9204      	strlt	r2, [sp, #16]
 800c54e:	7823      	ldrb	r3, [r4, #0]
 800c550:	2b2e      	cmp	r3, #46	; 0x2e
 800c552:	d10c      	bne.n	800c56e <_vfiprintf_r+0x176>
 800c554:	7863      	ldrb	r3, [r4, #1]
 800c556:	2b2a      	cmp	r3, #42	; 0x2a
 800c558:	d135      	bne.n	800c5c6 <_vfiprintf_r+0x1ce>
 800c55a:	9b03      	ldr	r3, [sp, #12]
 800c55c:	1d1a      	adds	r2, r3, #4
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	9203      	str	r2, [sp, #12]
 800c562:	2b00      	cmp	r3, #0
 800c564:	bfb8      	it	lt
 800c566:	f04f 33ff 	movlt.w	r3, #4294967295
 800c56a:	3402      	adds	r4, #2
 800c56c:	9305      	str	r3, [sp, #20]
 800c56e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c654 <_vfiprintf_r+0x25c>
 800c572:	7821      	ldrb	r1, [r4, #0]
 800c574:	2203      	movs	r2, #3
 800c576:	4650      	mov	r0, sl
 800c578:	f7f3 fe42 	bl	8000200 <memchr>
 800c57c:	b140      	cbz	r0, 800c590 <_vfiprintf_r+0x198>
 800c57e:	2340      	movs	r3, #64	; 0x40
 800c580:	eba0 000a 	sub.w	r0, r0, sl
 800c584:	fa03 f000 	lsl.w	r0, r3, r0
 800c588:	9b04      	ldr	r3, [sp, #16]
 800c58a:	4303      	orrs	r3, r0
 800c58c:	3401      	adds	r4, #1
 800c58e:	9304      	str	r3, [sp, #16]
 800c590:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c594:	482c      	ldr	r0, [pc, #176]	; (800c648 <_vfiprintf_r+0x250>)
 800c596:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c59a:	2206      	movs	r2, #6
 800c59c:	f7f3 fe30 	bl	8000200 <memchr>
 800c5a0:	2800      	cmp	r0, #0
 800c5a2:	d03f      	beq.n	800c624 <_vfiprintf_r+0x22c>
 800c5a4:	4b29      	ldr	r3, [pc, #164]	; (800c64c <_vfiprintf_r+0x254>)
 800c5a6:	bb1b      	cbnz	r3, 800c5f0 <_vfiprintf_r+0x1f8>
 800c5a8:	9b03      	ldr	r3, [sp, #12]
 800c5aa:	3307      	adds	r3, #7
 800c5ac:	f023 0307 	bic.w	r3, r3, #7
 800c5b0:	3308      	adds	r3, #8
 800c5b2:	9303      	str	r3, [sp, #12]
 800c5b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5b6:	443b      	add	r3, r7
 800c5b8:	9309      	str	r3, [sp, #36]	; 0x24
 800c5ba:	e767      	b.n	800c48c <_vfiprintf_r+0x94>
 800c5bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800c5c0:	460c      	mov	r4, r1
 800c5c2:	2001      	movs	r0, #1
 800c5c4:	e7a5      	b.n	800c512 <_vfiprintf_r+0x11a>
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	3401      	adds	r4, #1
 800c5ca:	9305      	str	r3, [sp, #20]
 800c5cc:	4619      	mov	r1, r3
 800c5ce:	f04f 0c0a 	mov.w	ip, #10
 800c5d2:	4620      	mov	r0, r4
 800c5d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c5d8:	3a30      	subs	r2, #48	; 0x30
 800c5da:	2a09      	cmp	r2, #9
 800c5dc:	d903      	bls.n	800c5e6 <_vfiprintf_r+0x1ee>
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d0c5      	beq.n	800c56e <_vfiprintf_r+0x176>
 800c5e2:	9105      	str	r1, [sp, #20]
 800c5e4:	e7c3      	b.n	800c56e <_vfiprintf_r+0x176>
 800c5e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800c5ea:	4604      	mov	r4, r0
 800c5ec:	2301      	movs	r3, #1
 800c5ee:	e7f0      	b.n	800c5d2 <_vfiprintf_r+0x1da>
 800c5f0:	ab03      	add	r3, sp, #12
 800c5f2:	9300      	str	r3, [sp, #0]
 800c5f4:	462a      	mov	r2, r5
 800c5f6:	4b16      	ldr	r3, [pc, #88]	; (800c650 <_vfiprintf_r+0x258>)
 800c5f8:	a904      	add	r1, sp, #16
 800c5fa:	4630      	mov	r0, r6
 800c5fc:	f7fd fb76 	bl	8009cec <_printf_float>
 800c600:	4607      	mov	r7, r0
 800c602:	1c78      	adds	r0, r7, #1
 800c604:	d1d6      	bne.n	800c5b4 <_vfiprintf_r+0x1bc>
 800c606:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c608:	07d9      	lsls	r1, r3, #31
 800c60a:	d405      	bmi.n	800c618 <_vfiprintf_r+0x220>
 800c60c:	89ab      	ldrh	r3, [r5, #12]
 800c60e:	059a      	lsls	r2, r3, #22
 800c610:	d402      	bmi.n	800c618 <_vfiprintf_r+0x220>
 800c612:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c614:	f000 fd7f 	bl	800d116 <__retarget_lock_release_recursive>
 800c618:	89ab      	ldrh	r3, [r5, #12]
 800c61a:	065b      	lsls	r3, r3, #25
 800c61c:	f53f af12 	bmi.w	800c444 <_vfiprintf_r+0x4c>
 800c620:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c622:	e711      	b.n	800c448 <_vfiprintf_r+0x50>
 800c624:	ab03      	add	r3, sp, #12
 800c626:	9300      	str	r3, [sp, #0]
 800c628:	462a      	mov	r2, r5
 800c62a:	4b09      	ldr	r3, [pc, #36]	; (800c650 <_vfiprintf_r+0x258>)
 800c62c:	a904      	add	r1, sp, #16
 800c62e:	4630      	mov	r0, r6
 800c630:	f7fd fe00 	bl	800a234 <_printf_i>
 800c634:	e7e4      	b.n	800c600 <_vfiprintf_r+0x208>
 800c636:	bf00      	nop
 800c638:	0800e4f4 	.word	0x0800e4f4
 800c63c:	0800e514 	.word	0x0800e514
 800c640:	0800e4d4 	.word	0x0800e4d4
 800c644:	0800e3a4 	.word	0x0800e3a4
 800c648:	0800e3ae 	.word	0x0800e3ae
 800c64c:	08009ced 	.word	0x08009ced
 800c650:	0800c3d3 	.word	0x0800c3d3
 800c654:	0800e3aa 	.word	0x0800e3aa

0800c658 <_scanf_chars>:
 800c658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c65c:	4615      	mov	r5, r2
 800c65e:	688a      	ldr	r2, [r1, #8]
 800c660:	4680      	mov	r8, r0
 800c662:	460c      	mov	r4, r1
 800c664:	b932      	cbnz	r2, 800c674 <_scanf_chars+0x1c>
 800c666:	698a      	ldr	r2, [r1, #24]
 800c668:	2a00      	cmp	r2, #0
 800c66a:	bf0c      	ite	eq
 800c66c:	2201      	moveq	r2, #1
 800c66e:	f04f 32ff 	movne.w	r2, #4294967295
 800c672:	608a      	str	r2, [r1, #8]
 800c674:	6822      	ldr	r2, [r4, #0]
 800c676:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800c708 <_scanf_chars+0xb0>
 800c67a:	06d1      	lsls	r1, r2, #27
 800c67c:	bf5f      	itttt	pl
 800c67e:	681a      	ldrpl	r2, [r3, #0]
 800c680:	1d11      	addpl	r1, r2, #4
 800c682:	6019      	strpl	r1, [r3, #0]
 800c684:	6816      	ldrpl	r6, [r2, #0]
 800c686:	2700      	movs	r7, #0
 800c688:	69a0      	ldr	r0, [r4, #24]
 800c68a:	b188      	cbz	r0, 800c6b0 <_scanf_chars+0x58>
 800c68c:	2801      	cmp	r0, #1
 800c68e:	d107      	bne.n	800c6a0 <_scanf_chars+0x48>
 800c690:	682a      	ldr	r2, [r5, #0]
 800c692:	7811      	ldrb	r1, [r2, #0]
 800c694:	6962      	ldr	r2, [r4, #20]
 800c696:	5c52      	ldrb	r2, [r2, r1]
 800c698:	b952      	cbnz	r2, 800c6b0 <_scanf_chars+0x58>
 800c69a:	2f00      	cmp	r7, #0
 800c69c:	d031      	beq.n	800c702 <_scanf_chars+0xaa>
 800c69e:	e022      	b.n	800c6e6 <_scanf_chars+0x8e>
 800c6a0:	2802      	cmp	r0, #2
 800c6a2:	d120      	bne.n	800c6e6 <_scanf_chars+0x8e>
 800c6a4:	682b      	ldr	r3, [r5, #0]
 800c6a6:	781b      	ldrb	r3, [r3, #0]
 800c6a8:	f813 3009 	ldrb.w	r3, [r3, r9]
 800c6ac:	071b      	lsls	r3, r3, #28
 800c6ae:	d41a      	bmi.n	800c6e6 <_scanf_chars+0x8e>
 800c6b0:	6823      	ldr	r3, [r4, #0]
 800c6b2:	06da      	lsls	r2, r3, #27
 800c6b4:	bf5e      	ittt	pl
 800c6b6:	682b      	ldrpl	r3, [r5, #0]
 800c6b8:	781b      	ldrbpl	r3, [r3, #0]
 800c6ba:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c6be:	682a      	ldr	r2, [r5, #0]
 800c6c0:	686b      	ldr	r3, [r5, #4]
 800c6c2:	3201      	adds	r2, #1
 800c6c4:	602a      	str	r2, [r5, #0]
 800c6c6:	68a2      	ldr	r2, [r4, #8]
 800c6c8:	3b01      	subs	r3, #1
 800c6ca:	3a01      	subs	r2, #1
 800c6cc:	606b      	str	r3, [r5, #4]
 800c6ce:	3701      	adds	r7, #1
 800c6d0:	60a2      	str	r2, [r4, #8]
 800c6d2:	b142      	cbz	r2, 800c6e6 <_scanf_chars+0x8e>
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	dcd7      	bgt.n	800c688 <_scanf_chars+0x30>
 800c6d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c6dc:	4629      	mov	r1, r5
 800c6de:	4640      	mov	r0, r8
 800c6e0:	4798      	blx	r3
 800c6e2:	2800      	cmp	r0, #0
 800c6e4:	d0d0      	beq.n	800c688 <_scanf_chars+0x30>
 800c6e6:	6823      	ldr	r3, [r4, #0]
 800c6e8:	f013 0310 	ands.w	r3, r3, #16
 800c6ec:	d105      	bne.n	800c6fa <_scanf_chars+0xa2>
 800c6ee:	68e2      	ldr	r2, [r4, #12]
 800c6f0:	3201      	adds	r2, #1
 800c6f2:	60e2      	str	r2, [r4, #12]
 800c6f4:	69a2      	ldr	r2, [r4, #24]
 800c6f6:	b102      	cbz	r2, 800c6fa <_scanf_chars+0xa2>
 800c6f8:	7033      	strb	r3, [r6, #0]
 800c6fa:	6923      	ldr	r3, [r4, #16]
 800c6fc:	443b      	add	r3, r7
 800c6fe:	6123      	str	r3, [r4, #16]
 800c700:	2000      	movs	r0, #0
 800c702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c706:	bf00      	nop
 800c708:	0800e3d1 	.word	0x0800e3d1

0800c70c <_scanf_i>:
 800c70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c710:	4698      	mov	r8, r3
 800c712:	4b76      	ldr	r3, [pc, #472]	; (800c8ec <_scanf_i+0x1e0>)
 800c714:	460c      	mov	r4, r1
 800c716:	4682      	mov	sl, r0
 800c718:	4616      	mov	r6, r2
 800c71a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c71e:	b087      	sub	sp, #28
 800c720:	ab03      	add	r3, sp, #12
 800c722:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c726:	4b72      	ldr	r3, [pc, #456]	; (800c8f0 <_scanf_i+0x1e4>)
 800c728:	69a1      	ldr	r1, [r4, #24]
 800c72a:	4a72      	ldr	r2, [pc, #456]	; (800c8f4 <_scanf_i+0x1e8>)
 800c72c:	2903      	cmp	r1, #3
 800c72e:	bf18      	it	ne
 800c730:	461a      	movne	r2, r3
 800c732:	68a3      	ldr	r3, [r4, #8]
 800c734:	9201      	str	r2, [sp, #4]
 800c736:	1e5a      	subs	r2, r3, #1
 800c738:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c73c:	bf88      	it	hi
 800c73e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c742:	4627      	mov	r7, r4
 800c744:	bf82      	ittt	hi
 800c746:	eb03 0905 	addhi.w	r9, r3, r5
 800c74a:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c74e:	60a3      	strhi	r3, [r4, #8]
 800c750:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c754:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800c758:	bf98      	it	ls
 800c75a:	f04f 0900 	movls.w	r9, #0
 800c75e:	6023      	str	r3, [r4, #0]
 800c760:	463d      	mov	r5, r7
 800c762:	f04f 0b00 	mov.w	fp, #0
 800c766:	6831      	ldr	r1, [r6, #0]
 800c768:	ab03      	add	r3, sp, #12
 800c76a:	7809      	ldrb	r1, [r1, #0]
 800c76c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c770:	2202      	movs	r2, #2
 800c772:	f7f3 fd45 	bl	8000200 <memchr>
 800c776:	b328      	cbz	r0, 800c7c4 <_scanf_i+0xb8>
 800c778:	f1bb 0f01 	cmp.w	fp, #1
 800c77c:	d159      	bne.n	800c832 <_scanf_i+0x126>
 800c77e:	6862      	ldr	r2, [r4, #4]
 800c780:	b92a      	cbnz	r2, 800c78e <_scanf_i+0x82>
 800c782:	6822      	ldr	r2, [r4, #0]
 800c784:	2308      	movs	r3, #8
 800c786:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c78a:	6063      	str	r3, [r4, #4]
 800c78c:	6022      	str	r2, [r4, #0]
 800c78e:	6822      	ldr	r2, [r4, #0]
 800c790:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800c794:	6022      	str	r2, [r4, #0]
 800c796:	68a2      	ldr	r2, [r4, #8]
 800c798:	1e51      	subs	r1, r2, #1
 800c79a:	60a1      	str	r1, [r4, #8]
 800c79c:	b192      	cbz	r2, 800c7c4 <_scanf_i+0xb8>
 800c79e:	6832      	ldr	r2, [r6, #0]
 800c7a0:	1c51      	adds	r1, r2, #1
 800c7a2:	6031      	str	r1, [r6, #0]
 800c7a4:	7812      	ldrb	r2, [r2, #0]
 800c7a6:	f805 2b01 	strb.w	r2, [r5], #1
 800c7aa:	6872      	ldr	r2, [r6, #4]
 800c7ac:	3a01      	subs	r2, #1
 800c7ae:	2a00      	cmp	r2, #0
 800c7b0:	6072      	str	r2, [r6, #4]
 800c7b2:	dc07      	bgt.n	800c7c4 <_scanf_i+0xb8>
 800c7b4:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800c7b8:	4631      	mov	r1, r6
 800c7ba:	4650      	mov	r0, sl
 800c7bc:	4790      	blx	r2
 800c7be:	2800      	cmp	r0, #0
 800c7c0:	f040 8085 	bne.w	800c8ce <_scanf_i+0x1c2>
 800c7c4:	f10b 0b01 	add.w	fp, fp, #1
 800c7c8:	f1bb 0f03 	cmp.w	fp, #3
 800c7cc:	d1cb      	bne.n	800c766 <_scanf_i+0x5a>
 800c7ce:	6863      	ldr	r3, [r4, #4]
 800c7d0:	b90b      	cbnz	r3, 800c7d6 <_scanf_i+0xca>
 800c7d2:	230a      	movs	r3, #10
 800c7d4:	6063      	str	r3, [r4, #4]
 800c7d6:	6863      	ldr	r3, [r4, #4]
 800c7d8:	4947      	ldr	r1, [pc, #284]	; (800c8f8 <_scanf_i+0x1ec>)
 800c7da:	6960      	ldr	r0, [r4, #20]
 800c7dc:	1ac9      	subs	r1, r1, r3
 800c7de:	f000 f8af 	bl	800c940 <__sccl>
 800c7e2:	f04f 0b00 	mov.w	fp, #0
 800c7e6:	68a3      	ldr	r3, [r4, #8]
 800c7e8:	6822      	ldr	r2, [r4, #0]
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d03d      	beq.n	800c86a <_scanf_i+0x15e>
 800c7ee:	6831      	ldr	r1, [r6, #0]
 800c7f0:	6960      	ldr	r0, [r4, #20]
 800c7f2:	f891 c000 	ldrb.w	ip, [r1]
 800c7f6:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c7fa:	2800      	cmp	r0, #0
 800c7fc:	d035      	beq.n	800c86a <_scanf_i+0x15e>
 800c7fe:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800c802:	d124      	bne.n	800c84e <_scanf_i+0x142>
 800c804:	0510      	lsls	r0, r2, #20
 800c806:	d522      	bpl.n	800c84e <_scanf_i+0x142>
 800c808:	f10b 0b01 	add.w	fp, fp, #1
 800c80c:	f1b9 0f00 	cmp.w	r9, #0
 800c810:	d003      	beq.n	800c81a <_scanf_i+0x10e>
 800c812:	3301      	adds	r3, #1
 800c814:	f109 39ff 	add.w	r9, r9, #4294967295
 800c818:	60a3      	str	r3, [r4, #8]
 800c81a:	6873      	ldr	r3, [r6, #4]
 800c81c:	3b01      	subs	r3, #1
 800c81e:	2b00      	cmp	r3, #0
 800c820:	6073      	str	r3, [r6, #4]
 800c822:	dd1b      	ble.n	800c85c <_scanf_i+0x150>
 800c824:	6833      	ldr	r3, [r6, #0]
 800c826:	3301      	adds	r3, #1
 800c828:	6033      	str	r3, [r6, #0]
 800c82a:	68a3      	ldr	r3, [r4, #8]
 800c82c:	3b01      	subs	r3, #1
 800c82e:	60a3      	str	r3, [r4, #8]
 800c830:	e7d9      	b.n	800c7e6 <_scanf_i+0xda>
 800c832:	f1bb 0f02 	cmp.w	fp, #2
 800c836:	d1ae      	bne.n	800c796 <_scanf_i+0x8a>
 800c838:	6822      	ldr	r2, [r4, #0]
 800c83a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c83e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c842:	d1bf      	bne.n	800c7c4 <_scanf_i+0xb8>
 800c844:	2310      	movs	r3, #16
 800c846:	6063      	str	r3, [r4, #4]
 800c848:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c84c:	e7a2      	b.n	800c794 <_scanf_i+0x88>
 800c84e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c852:	6022      	str	r2, [r4, #0]
 800c854:	780b      	ldrb	r3, [r1, #0]
 800c856:	f805 3b01 	strb.w	r3, [r5], #1
 800c85a:	e7de      	b.n	800c81a <_scanf_i+0x10e>
 800c85c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c860:	4631      	mov	r1, r6
 800c862:	4650      	mov	r0, sl
 800c864:	4798      	blx	r3
 800c866:	2800      	cmp	r0, #0
 800c868:	d0df      	beq.n	800c82a <_scanf_i+0x11e>
 800c86a:	6823      	ldr	r3, [r4, #0]
 800c86c:	05db      	lsls	r3, r3, #23
 800c86e:	d50d      	bpl.n	800c88c <_scanf_i+0x180>
 800c870:	42bd      	cmp	r5, r7
 800c872:	d909      	bls.n	800c888 <_scanf_i+0x17c>
 800c874:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c878:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c87c:	4632      	mov	r2, r6
 800c87e:	4650      	mov	r0, sl
 800c880:	4798      	blx	r3
 800c882:	f105 39ff 	add.w	r9, r5, #4294967295
 800c886:	464d      	mov	r5, r9
 800c888:	42bd      	cmp	r5, r7
 800c88a:	d02d      	beq.n	800c8e8 <_scanf_i+0x1dc>
 800c88c:	6822      	ldr	r2, [r4, #0]
 800c88e:	f012 0210 	ands.w	r2, r2, #16
 800c892:	d113      	bne.n	800c8bc <_scanf_i+0x1b0>
 800c894:	702a      	strb	r2, [r5, #0]
 800c896:	6863      	ldr	r3, [r4, #4]
 800c898:	9e01      	ldr	r6, [sp, #4]
 800c89a:	4639      	mov	r1, r7
 800c89c:	4650      	mov	r0, sl
 800c89e:	47b0      	blx	r6
 800c8a0:	6821      	ldr	r1, [r4, #0]
 800c8a2:	f8d8 3000 	ldr.w	r3, [r8]
 800c8a6:	f011 0f20 	tst.w	r1, #32
 800c8aa:	d013      	beq.n	800c8d4 <_scanf_i+0x1c8>
 800c8ac:	1d1a      	adds	r2, r3, #4
 800c8ae:	f8c8 2000 	str.w	r2, [r8]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	6018      	str	r0, [r3, #0]
 800c8b6:	68e3      	ldr	r3, [r4, #12]
 800c8b8:	3301      	adds	r3, #1
 800c8ba:	60e3      	str	r3, [r4, #12]
 800c8bc:	1bed      	subs	r5, r5, r7
 800c8be:	44ab      	add	fp, r5
 800c8c0:	6925      	ldr	r5, [r4, #16]
 800c8c2:	445d      	add	r5, fp
 800c8c4:	6125      	str	r5, [r4, #16]
 800c8c6:	2000      	movs	r0, #0
 800c8c8:	b007      	add	sp, #28
 800c8ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8ce:	f04f 0b00 	mov.w	fp, #0
 800c8d2:	e7ca      	b.n	800c86a <_scanf_i+0x15e>
 800c8d4:	1d1a      	adds	r2, r3, #4
 800c8d6:	f8c8 2000 	str.w	r2, [r8]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	f011 0f01 	tst.w	r1, #1
 800c8e0:	bf14      	ite	ne
 800c8e2:	8018      	strhne	r0, [r3, #0]
 800c8e4:	6018      	streq	r0, [r3, #0]
 800c8e6:	e7e6      	b.n	800c8b6 <_scanf_i+0x1aa>
 800c8e8:	2001      	movs	r0, #1
 800c8ea:	e7ed      	b.n	800c8c8 <_scanf_i+0x1bc>
 800c8ec:	0800d544 	.word	0x0800d544
 800c8f0:	0800cb9d 	.word	0x0800cb9d
 800c8f4:	0800cab5 	.word	0x0800cab5
 800c8f8:	0800e3ce 	.word	0x0800e3ce

0800c8fc <_read_r>:
 800c8fc:	b538      	push	{r3, r4, r5, lr}
 800c8fe:	4d07      	ldr	r5, [pc, #28]	; (800c91c <_read_r+0x20>)
 800c900:	4604      	mov	r4, r0
 800c902:	4608      	mov	r0, r1
 800c904:	4611      	mov	r1, r2
 800c906:	2200      	movs	r2, #0
 800c908:	602a      	str	r2, [r5, #0]
 800c90a:	461a      	mov	r2, r3
 800c90c:	f7f5 fe6e 	bl	80025ec <_read>
 800c910:	1c43      	adds	r3, r0, #1
 800c912:	d102      	bne.n	800c91a <_read_r+0x1e>
 800c914:	682b      	ldr	r3, [r5, #0]
 800c916:	b103      	cbz	r3, 800c91a <_read_r+0x1e>
 800c918:	6023      	str	r3, [r4, #0]
 800c91a:	bd38      	pop	{r3, r4, r5, pc}
 800c91c:	200051ec 	.word	0x200051ec

0800c920 <_sbrk_r>:
 800c920:	b538      	push	{r3, r4, r5, lr}
 800c922:	4d06      	ldr	r5, [pc, #24]	; (800c93c <_sbrk_r+0x1c>)
 800c924:	2300      	movs	r3, #0
 800c926:	4604      	mov	r4, r0
 800c928:	4608      	mov	r0, r1
 800c92a:	602b      	str	r3, [r5, #0]
 800c92c:	f7f5 fecc 	bl	80026c8 <_sbrk>
 800c930:	1c43      	adds	r3, r0, #1
 800c932:	d102      	bne.n	800c93a <_sbrk_r+0x1a>
 800c934:	682b      	ldr	r3, [r5, #0]
 800c936:	b103      	cbz	r3, 800c93a <_sbrk_r+0x1a>
 800c938:	6023      	str	r3, [r4, #0]
 800c93a:	bd38      	pop	{r3, r4, r5, pc}
 800c93c:	200051ec 	.word	0x200051ec

0800c940 <__sccl>:
 800c940:	b570      	push	{r4, r5, r6, lr}
 800c942:	780b      	ldrb	r3, [r1, #0]
 800c944:	4604      	mov	r4, r0
 800c946:	2b5e      	cmp	r3, #94	; 0x5e
 800c948:	bf0b      	itete	eq
 800c94a:	784b      	ldrbeq	r3, [r1, #1]
 800c94c:	1c48      	addne	r0, r1, #1
 800c94e:	1c88      	addeq	r0, r1, #2
 800c950:	2200      	movne	r2, #0
 800c952:	bf08      	it	eq
 800c954:	2201      	moveq	r2, #1
 800c956:	1e61      	subs	r1, r4, #1
 800c958:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800c95c:	f801 2f01 	strb.w	r2, [r1, #1]!
 800c960:	42a9      	cmp	r1, r5
 800c962:	d1fb      	bne.n	800c95c <__sccl+0x1c>
 800c964:	b90b      	cbnz	r3, 800c96a <__sccl+0x2a>
 800c966:	3801      	subs	r0, #1
 800c968:	bd70      	pop	{r4, r5, r6, pc}
 800c96a:	f082 0201 	eor.w	r2, r2, #1
 800c96e:	54e2      	strb	r2, [r4, r3]
 800c970:	4605      	mov	r5, r0
 800c972:	4628      	mov	r0, r5
 800c974:	f810 1b01 	ldrb.w	r1, [r0], #1
 800c978:	292d      	cmp	r1, #45	; 0x2d
 800c97a:	d006      	beq.n	800c98a <__sccl+0x4a>
 800c97c:	295d      	cmp	r1, #93	; 0x5d
 800c97e:	d0f3      	beq.n	800c968 <__sccl+0x28>
 800c980:	b909      	cbnz	r1, 800c986 <__sccl+0x46>
 800c982:	4628      	mov	r0, r5
 800c984:	e7f0      	b.n	800c968 <__sccl+0x28>
 800c986:	460b      	mov	r3, r1
 800c988:	e7f1      	b.n	800c96e <__sccl+0x2e>
 800c98a:	786e      	ldrb	r6, [r5, #1]
 800c98c:	2e5d      	cmp	r6, #93	; 0x5d
 800c98e:	d0fa      	beq.n	800c986 <__sccl+0x46>
 800c990:	42b3      	cmp	r3, r6
 800c992:	dcf8      	bgt.n	800c986 <__sccl+0x46>
 800c994:	3502      	adds	r5, #2
 800c996:	4619      	mov	r1, r3
 800c998:	3101      	adds	r1, #1
 800c99a:	428e      	cmp	r6, r1
 800c99c:	5462      	strb	r2, [r4, r1]
 800c99e:	dcfb      	bgt.n	800c998 <__sccl+0x58>
 800c9a0:	1af1      	subs	r1, r6, r3
 800c9a2:	3901      	subs	r1, #1
 800c9a4:	1c58      	adds	r0, r3, #1
 800c9a6:	42b3      	cmp	r3, r6
 800c9a8:	bfa8      	it	ge
 800c9aa:	2100      	movge	r1, #0
 800c9ac:	1843      	adds	r3, r0, r1
 800c9ae:	e7e0      	b.n	800c972 <__sccl+0x32>

0800c9b0 <_strtol_l.constprop.0>:
 800c9b0:	2b01      	cmp	r3, #1
 800c9b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9b6:	d001      	beq.n	800c9bc <_strtol_l.constprop.0+0xc>
 800c9b8:	2b24      	cmp	r3, #36	; 0x24
 800c9ba:	d906      	bls.n	800c9ca <_strtol_l.constprop.0+0x1a>
 800c9bc:	f7fd f8b6 	bl	8009b2c <__errno>
 800c9c0:	2316      	movs	r3, #22
 800c9c2:	6003      	str	r3, [r0, #0]
 800c9c4:	2000      	movs	r0, #0
 800c9c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9ca:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800cab0 <_strtol_l.constprop.0+0x100>
 800c9ce:	460d      	mov	r5, r1
 800c9d0:	462e      	mov	r6, r5
 800c9d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c9d6:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c9da:	f017 0708 	ands.w	r7, r7, #8
 800c9de:	d1f7      	bne.n	800c9d0 <_strtol_l.constprop.0+0x20>
 800c9e0:	2c2d      	cmp	r4, #45	; 0x2d
 800c9e2:	d132      	bne.n	800ca4a <_strtol_l.constprop.0+0x9a>
 800c9e4:	782c      	ldrb	r4, [r5, #0]
 800c9e6:	2701      	movs	r7, #1
 800c9e8:	1cb5      	adds	r5, r6, #2
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d05b      	beq.n	800caa6 <_strtol_l.constprop.0+0xf6>
 800c9ee:	2b10      	cmp	r3, #16
 800c9f0:	d109      	bne.n	800ca06 <_strtol_l.constprop.0+0x56>
 800c9f2:	2c30      	cmp	r4, #48	; 0x30
 800c9f4:	d107      	bne.n	800ca06 <_strtol_l.constprop.0+0x56>
 800c9f6:	782c      	ldrb	r4, [r5, #0]
 800c9f8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c9fc:	2c58      	cmp	r4, #88	; 0x58
 800c9fe:	d14d      	bne.n	800ca9c <_strtol_l.constprop.0+0xec>
 800ca00:	786c      	ldrb	r4, [r5, #1]
 800ca02:	2310      	movs	r3, #16
 800ca04:	3502      	adds	r5, #2
 800ca06:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ca0a:	f108 38ff 	add.w	r8, r8, #4294967295
 800ca0e:	f04f 0c00 	mov.w	ip, #0
 800ca12:	fbb8 f9f3 	udiv	r9, r8, r3
 800ca16:	4666      	mov	r6, ip
 800ca18:	fb03 8a19 	mls	sl, r3, r9, r8
 800ca1c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800ca20:	f1be 0f09 	cmp.w	lr, #9
 800ca24:	d816      	bhi.n	800ca54 <_strtol_l.constprop.0+0xa4>
 800ca26:	4674      	mov	r4, lr
 800ca28:	42a3      	cmp	r3, r4
 800ca2a:	dd24      	ble.n	800ca76 <_strtol_l.constprop.0+0xc6>
 800ca2c:	f1bc 0f00 	cmp.w	ip, #0
 800ca30:	db1e      	blt.n	800ca70 <_strtol_l.constprop.0+0xc0>
 800ca32:	45b1      	cmp	r9, r6
 800ca34:	d31c      	bcc.n	800ca70 <_strtol_l.constprop.0+0xc0>
 800ca36:	d101      	bne.n	800ca3c <_strtol_l.constprop.0+0x8c>
 800ca38:	45a2      	cmp	sl, r4
 800ca3a:	db19      	blt.n	800ca70 <_strtol_l.constprop.0+0xc0>
 800ca3c:	fb06 4603 	mla	r6, r6, r3, r4
 800ca40:	f04f 0c01 	mov.w	ip, #1
 800ca44:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca48:	e7e8      	b.n	800ca1c <_strtol_l.constprop.0+0x6c>
 800ca4a:	2c2b      	cmp	r4, #43	; 0x2b
 800ca4c:	bf04      	itt	eq
 800ca4e:	782c      	ldrbeq	r4, [r5, #0]
 800ca50:	1cb5      	addeq	r5, r6, #2
 800ca52:	e7ca      	b.n	800c9ea <_strtol_l.constprop.0+0x3a>
 800ca54:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ca58:	f1be 0f19 	cmp.w	lr, #25
 800ca5c:	d801      	bhi.n	800ca62 <_strtol_l.constprop.0+0xb2>
 800ca5e:	3c37      	subs	r4, #55	; 0x37
 800ca60:	e7e2      	b.n	800ca28 <_strtol_l.constprop.0+0x78>
 800ca62:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ca66:	f1be 0f19 	cmp.w	lr, #25
 800ca6a:	d804      	bhi.n	800ca76 <_strtol_l.constprop.0+0xc6>
 800ca6c:	3c57      	subs	r4, #87	; 0x57
 800ca6e:	e7db      	b.n	800ca28 <_strtol_l.constprop.0+0x78>
 800ca70:	f04f 3cff 	mov.w	ip, #4294967295
 800ca74:	e7e6      	b.n	800ca44 <_strtol_l.constprop.0+0x94>
 800ca76:	f1bc 0f00 	cmp.w	ip, #0
 800ca7a:	da05      	bge.n	800ca88 <_strtol_l.constprop.0+0xd8>
 800ca7c:	2322      	movs	r3, #34	; 0x22
 800ca7e:	6003      	str	r3, [r0, #0]
 800ca80:	4646      	mov	r6, r8
 800ca82:	b942      	cbnz	r2, 800ca96 <_strtol_l.constprop.0+0xe6>
 800ca84:	4630      	mov	r0, r6
 800ca86:	e79e      	b.n	800c9c6 <_strtol_l.constprop.0+0x16>
 800ca88:	b107      	cbz	r7, 800ca8c <_strtol_l.constprop.0+0xdc>
 800ca8a:	4276      	negs	r6, r6
 800ca8c:	2a00      	cmp	r2, #0
 800ca8e:	d0f9      	beq.n	800ca84 <_strtol_l.constprop.0+0xd4>
 800ca90:	f1bc 0f00 	cmp.w	ip, #0
 800ca94:	d000      	beq.n	800ca98 <_strtol_l.constprop.0+0xe8>
 800ca96:	1e69      	subs	r1, r5, #1
 800ca98:	6011      	str	r1, [r2, #0]
 800ca9a:	e7f3      	b.n	800ca84 <_strtol_l.constprop.0+0xd4>
 800ca9c:	2430      	movs	r4, #48	; 0x30
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d1b1      	bne.n	800ca06 <_strtol_l.constprop.0+0x56>
 800caa2:	2308      	movs	r3, #8
 800caa4:	e7af      	b.n	800ca06 <_strtol_l.constprop.0+0x56>
 800caa6:	2c30      	cmp	r4, #48	; 0x30
 800caa8:	d0a5      	beq.n	800c9f6 <_strtol_l.constprop.0+0x46>
 800caaa:	230a      	movs	r3, #10
 800caac:	e7ab      	b.n	800ca06 <_strtol_l.constprop.0+0x56>
 800caae:	bf00      	nop
 800cab0:	0800e3d1 	.word	0x0800e3d1

0800cab4 <_strtol_r>:
 800cab4:	f7ff bf7c 	b.w	800c9b0 <_strtol_l.constprop.0>

0800cab8 <_strtoul_l.constprop.0>:
 800cab8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cabc:	4f36      	ldr	r7, [pc, #216]	; (800cb98 <_strtoul_l.constprop.0+0xe0>)
 800cabe:	4686      	mov	lr, r0
 800cac0:	460d      	mov	r5, r1
 800cac2:	4628      	mov	r0, r5
 800cac4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cac8:	5de6      	ldrb	r6, [r4, r7]
 800caca:	f016 0608 	ands.w	r6, r6, #8
 800cace:	d1f8      	bne.n	800cac2 <_strtoul_l.constprop.0+0xa>
 800cad0:	2c2d      	cmp	r4, #45	; 0x2d
 800cad2:	d12f      	bne.n	800cb34 <_strtoul_l.constprop.0+0x7c>
 800cad4:	782c      	ldrb	r4, [r5, #0]
 800cad6:	2601      	movs	r6, #1
 800cad8:	1c85      	adds	r5, r0, #2
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d057      	beq.n	800cb8e <_strtoul_l.constprop.0+0xd6>
 800cade:	2b10      	cmp	r3, #16
 800cae0:	d109      	bne.n	800caf6 <_strtoul_l.constprop.0+0x3e>
 800cae2:	2c30      	cmp	r4, #48	; 0x30
 800cae4:	d107      	bne.n	800caf6 <_strtoul_l.constprop.0+0x3e>
 800cae6:	7828      	ldrb	r0, [r5, #0]
 800cae8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800caec:	2858      	cmp	r0, #88	; 0x58
 800caee:	d149      	bne.n	800cb84 <_strtoul_l.constprop.0+0xcc>
 800caf0:	786c      	ldrb	r4, [r5, #1]
 800caf2:	2310      	movs	r3, #16
 800caf4:	3502      	adds	r5, #2
 800caf6:	f04f 38ff 	mov.w	r8, #4294967295
 800cafa:	2700      	movs	r7, #0
 800cafc:	fbb8 f8f3 	udiv	r8, r8, r3
 800cb00:	fb03 f908 	mul.w	r9, r3, r8
 800cb04:	ea6f 0909 	mvn.w	r9, r9
 800cb08:	4638      	mov	r0, r7
 800cb0a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800cb0e:	f1bc 0f09 	cmp.w	ip, #9
 800cb12:	d814      	bhi.n	800cb3e <_strtoul_l.constprop.0+0x86>
 800cb14:	4664      	mov	r4, ip
 800cb16:	42a3      	cmp	r3, r4
 800cb18:	dd22      	ble.n	800cb60 <_strtoul_l.constprop.0+0xa8>
 800cb1a:	2f00      	cmp	r7, #0
 800cb1c:	db1d      	blt.n	800cb5a <_strtoul_l.constprop.0+0xa2>
 800cb1e:	4580      	cmp	r8, r0
 800cb20:	d31b      	bcc.n	800cb5a <_strtoul_l.constprop.0+0xa2>
 800cb22:	d101      	bne.n	800cb28 <_strtoul_l.constprop.0+0x70>
 800cb24:	45a1      	cmp	r9, r4
 800cb26:	db18      	blt.n	800cb5a <_strtoul_l.constprop.0+0xa2>
 800cb28:	fb00 4003 	mla	r0, r0, r3, r4
 800cb2c:	2701      	movs	r7, #1
 800cb2e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb32:	e7ea      	b.n	800cb0a <_strtoul_l.constprop.0+0x52>
 800cb34:	2c2b      	cmp	r4, #43	; 0x2b
 800cb36:	bf04      	itt	eq
 800cb38:	782c      	ldrbeq	r4, [r5, #0]
 800cb3a:	1c85      	addeq	r5, r0, #2
 800cb3c:	e7cd      	b.n	800cada <_strtoul_l.constprop.0+0x22>
 800cb3e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800cb42:	f1bc 0f19 	cmp.w	ip, #25
 800cb46:	d801      	bhi.n	800cb4c <_strtoul_l.constprop.0+0x94>
 800cb48:	3c37      	subs	r4, #55	; 0x37
 800cb4a:	e7e4      	b.n	800cb16 <_strtoul_l.constprop.0+0x5e>
 800cb4c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800cb50:	f1bc 0f19 	cmp.w	ip, #25
 800cb54:	d804      	bhi.n	800cb60 <_strtoul_l.constprop.0+0xa8>
 800cb56:	3c57      	subs	r4, #87	; 0x57
 800cb58:	e7dd      	b.n	800cb16 <_strtoul_l.constprop.0+0x5e>
 800cb5a:	f04f 37ff 	mov.w	r7, #4294967295
 800cb5e:	e7e6      	b.n	800cb2e <_strtoul_l.constprop.0+0x76>
 800cb60:	2f00      	cmp	r7, #0
 800cb62:	da07      	bge.n	800cb74 <_strtoul_l.constprop.0+0xbc>
 800cb64:	2322      	movs	r3, #34	; 0x22
 800cb66:	f8ce 3000 	str.w	r3, [lr]
 800cb6a:	f04f 30ff 	mov.w	r0, #4294967295
 800cb6e:	b932      	cbnz	r2, 800cb7e <_strtoul_l.constprop.0+0xc6>
 800cb70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb74:	b106      	cbz	r6, 800cb78 <_strtoul_l.constprop.0+0xc0>
 800cb76:	4240      	negs	r0, r0
 800cb78:	2a00      	cmp	r2, #0
 800cb7a:	d0f9      	beq.n	800cb70 <_strtoul_l.constprop.0+0xb8>
 800cb7c:	b107      	cbz	r7, 800cb80 <_strtoul_l.constprop.0+0xc8>
 800cb7e:	1e69      	subs	r1, r5, #1
 800cb80:	6011      	str	r1, [r2, #0]
 800cb82:	e7f5      	b.n	800cb70 <_strtoul_l.constprop.0+0xb8>
 800cb84:	2430      	movs	r4, #48	; 0x30
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d1b5      	bne.n	800caf6 <_strtoul_l.constprop.0+0x3e>
 800cb8a:	2308      	movs	r3, #8
 800cb8c:	e7b3      	b.n	800caf6 <_strtoul_l.constprop.0+0x3e>
 800cb8e:	2c30      	cmp	r4, #48	; 0x30
 800cb90:	d0a9      	beq.n	800cae6 <_strtoul_l.constprop.0+0x2e>
 800cb92:	230a      	movs	r3, #10
 800cb94:	e7af      	b.n	800caf6 <_strtoul_l.constprop.0+0x3e>
 800cb96:	bf00      	nop
 800cb98:	0800e3d1 	.word	0x0800e3d1

0800cb9c <_strtoul_r>:
 800cb9c:	f7ff bf8c 	b.w	800cab8 <_strtoul_l.constprop.0>

0800cba0 <__submore>:
 800cba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cba4:	460c      	mov	r4, r1
 800cba6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cba8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cbac:	4299      	cmp	r1, r3
 800cbae:	d11d      	bne.n	800cbec <__submore+0x4c>
 800cbb0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800cbb4:	f7ff f854 	bl	800bc60 <_malloc_r>
 800cbb8:	b918      	cbnz	r0, 800cbc2 <__submore+0x22>
 800cbba:	f04f 30ff 	mov.w	r0, #4294967295
 800cbbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cbc6:	63a3      	str	r3, [r4, #56]	; 0x38
 800cbc8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800cbcc:	6360      	str	r0, [r4, #52]	; 0x34
 800cbce:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800cbd2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800cbd6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800cbda:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800cbde:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800cbe2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800cbe6:	6020      	str	r0, [r4, #0]
 800cbe8:	2000      	movs	r0, #0
 800cbea:	e7e8      	b.n	800cbbe <__submore+0x1e>
 800cbec:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800cbee:	0077      	lsls	r7, r6, #1
 800cbf0:	463a      	mov	r2, r7
 800cbf2:	f000 fb2f 	bl	800d254 <_realloc_r>
 800cbf6:	4605      	mov	r5, r0
 800cbf8:	2800      	cmp	r0, #0
 800cbfa:	d0de      	beq.n	800cbba <__submore+0x1a>
 800cbfc:	eb00 0806 	add.w	r8, r0, r6
 800cc00:	4601      	mov	r1, r0
 800cc02:	4632      	mov	r2, r6
 800cc04:	4640      	mov	r0, r8
 800cc06:	f7fc ffbb 	bl	8009b80 <memcpy>
 800cc0a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800cc0e:	f8c4 8000 	str.w	r8, [r4]
 800cc12:	e7e9      	b.n	800cbe8 <__submore+0x48>

0800cc14 <__swbuf_r>:
 800cc14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc16:	460e      	mov	r6, r1
 800cc18:	4614      	mov	r4, r2
 800cc1a:	4605      	mov	r5, r0
 800cc1c:	b118      	cbz	r0, 800cc26 <__swbuf_r+0x12>
 800cc1e:	6983      	ldr	r3, [r0, #24]
 800cc20:	b90b      	cbnz	r3, 800cc26 <__swbuf_r+0x12>
 800cc22:	f000 f9d9 	bl	800cfd8 <__sinit>
 800cc26:	4b21      	ldr	r3, [pc, #132]	; (800ccac <__swbuf_r+0x98>)
 800cc28:	429c      	cmp	r4, r3
 800cc2a:	d12b      	bne.n	800cc84 <__swbuf_r+0x70>
 800cc2c:	686c      	ldr	r4, [r5, #4]
 800cc2e:	69a3      	ldr	r3, [r4, #24]
 800cc30:	60a3      	str	r3, [r4, #8]
 800cc32:	89a3      	ldrh	r3, [r4, #12]
 800cc34:	071a      	lsls	r2, r3, #28
 800cc36:	d52f      	bpl.n	800cc98 <__swbuf_r+0x84>
 800cc38:	6923      	ldr	r3, [r4, #16]
 800cc3a:	b36b      	cbz	r3, 800cc98 <__swbuf_r+0x84>
 800cc3c:	6923      	ldr	r3, [r4, #16]
 800cc3e:	6820      	ldr	r0, [r4, #0]
 800cc40:	1ac0      	subs	r0, r0, r3
 800cc42:	6963      	ldr	r3, [r4, #20]
 800cc44:	b2f6      	uxtb	r6, r6
 800cc46:	4283      	cmp	r3, r0
 800cc48:	4637      	mov	r7, r6
 800cc4a:	dc04      	bgt.n	800cc56 <__swbuf_r+0x42>
 800cc4c:	4621      	mov	r1, r4
 800cc4e:	4628      	mov	r0, r5
 800cc50:	f000 f92e 	bl	800ceb0 <_fflush_r>
 800cc54:	bb30      	cbnz	r0, 800cca4 <__swbuf_r+0x90>
 800cc56:	68a3      	ldr	r3, [r4, #8]
 800cc58:	3b01      	subs	r3, #1
 800cc5a:	60a3      	str	r3, [r4, #8]
 800cc5c:	6823      	ldr	r3, [r4, #0]
 800cc5e:	1c5a      	adds	r2, r3, #1
 800cc60:	6022      	str	r2, [r4, #0]
 800cc62:	701e      	strb	r6, [r3, #0]
 800cc64:	6963      	ldr	r3, [r4, #20]
 800cc66:	3001      	adds	r0, #1
 800cc68:	4283      	cmp	r3, r0
 800cc6a:	d004      	beq.n	800cc76 <__swbuf_r+0x62>
 800cc6c:	89a3      	ldrh	r3, [r4, #12]
 800cc6e:	07db      	lsls	r3, r3, #31
 800cc70:	d506      	bpl.n	800cc80 <__swbuf_r+0x6c>
 800cc72:	2e0a      	cmp	r6, #10
 800cc74:	d104      	bne.n	800cc80 <__swbuf_r+0x6c>
 800cc76:	4621      	mov	r1, r4
 800cc78:	4628      	mov	r0, r5
 800cc7a:	f000 f919 	bl	800ceb0 <_fflush_r>
 800cc7e:	b988      	cbnz	r0, 800cca4 <__swbuf_r+0x90>
 800cc80:	4638      	mov	r0, r7
 800cc82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc84:	4b0a      	ldr	r3, [pc, #40]	; (800ccb0 <__swbuf_r+0x9c>)
 800cc86:	429c      	cmp	r4, r3
 800cc88:	d101      	bne.n	800cc8e <__swbuf_r+0x7a>
 800cc8a:	68ac      	ldr	r4, [r5, #8]
 800cc8c:	e7cf      	b.n	800cc2e <__swbuf_r+0x1a>
 800cc8e:	4b09      	ldr	r3, [pc, #36]	; (800ccb4 <__swbuf_r+0xa0>)
 800cc90:	429c      	cmp	r4, r3
 800cc92:	bf08      	it	eq
 800cc94:	68ec      	ldreq	r4, [r5, #12]
 800cc96:	e7ca      	b.n	800cc2e <__swbuf_r+0x1a>
 800cc98:	4621      	mov	r1, r4
 800cc9a:	4628      	mov	r0, r5
 800cc9c:	f000 f80c 	bl	800ccb8 <__swsetup_r>
 800cca0:	2800      	cmp	r0, #0
 800cca2:	d0cb      	beq.n	800cc3c <__swbuf_r+0x28>
 800cca4:	f04f 37ff 	mov.w	r7, #4294967295
 800cca8:	e7ea      	b.n	800cc80 <__swbuf_r+0x6c>
 800ccaa:	bf00      	nop
 800ccac:	0800e4f4 	.word	0x0800e4f4
 800ccb0:	0800e514 	.word	0x0800e514
 800ccb4:	0800e4d4 	.word	0x0800e4d4

0800ccb8 <__swsetup_r>:
 800ccb8:	4b32      	ldr	r3, [pc, #200]	; (800cd84 <__swsetup_r+0xcc>)
 800ccba:	b570      	push	{r4, r5, r6, lr}
 800ccbc:	681d      	ldr	r5, [r3, #0]
 800ccbe:	4606      	mov	r6, r0
 800ccc0:	460c      	mov	r4, r1
 800ccc2:	b125      	cbz	r5, 800ccce <__swsetup_r+0x16>
 800ccc4:	69ab      	ldr	r3, [r5, #24]
 800ccc6:	b913      	cbnz	r3, 800ccce <__swsetup_r+0x16>
 800ccc8:	4628      	mov	r0, r5
 800ccca:	f000 f985 	bl	800cfd8 <__sinit>
 800ccce:	4b2e      	ldr	r3, [pc, #184]	; (800cd88 <__swsetup_r+0xd0>)
 800ccd0:	429c      	cmp	r4, r3
 800ccd2:	d10f      	bne.n	800ccf4 <__swsetup_r+0x3c>
 800ccd4:	686c      	ldr	r4, [r5, #4]
 800ccd6:	89a3      	ldrh	r3, [r4, #12]
 800ccd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ccdc:	0719      	lsls	r1, r3, #28
 800ccde:	d42c      	bmi.n	800cd3a <__swsetup_r+0x82>
 800cce0:	06dd      	lsls	r5, r3, #27
 800cce2:	d411      	bmi.n	800cd08 <__swsetup_r+0x50>
 800cce4:	2309      	movs	r3, #9
 800cce6:	6033      	str	r3, [r6, #0]
 800cce8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ccec:	81a3      	strh	r3, [r4, #12]
 800ccee:	f04f 30ff 	mov.w	r0, #4294967295
 800ccf2:	e03e      	b.n	800cd72 <__swsetup_r+0xba>
 800ccf4:	4b25      	ldr	r3, [pc, #148]	; (800cd8c <__swsetup_r+0xd4>)
 800ccf6:	429c      	cmp	r4, r3
 800ccf8:	d101      	bne.n	800ccfe <__swsetup_r+0x46>
 800ccfa:	68ac      	ldr	r4, [r5, #8]
 800ccfc:	e7eb      	b.n	800ccd6 <__swsetup_r+0x1e>
 800ccfe:	4b24      	ldr	r3, [pc, #144]	; (800cd90 <__swsetup_r+0xd8>)
 800cd00:	429c      	cmp	r4, r3
 800cd02:	bf08      	it	eq
 800cd04:	68ec      	ldreq	r4, [r5, #12]
 800cd06:	e7e6      	b.n	800ccd6 <__swsetup_r+0x1e>
 800cd08:	0758      	lsls	r0, r3, #29
 800cd0a:	d512      	bpl.n	800cd32 <__swsetup_r+0x7a>
 800cd0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd0e:	b141      	cbz	r1, 800cd22 <__swsetup_r+0x6a>
 800cd10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cd14:	4299      	cmp	r1, r3
 800cd16:	d002      	beq.n	800cd1e <__swsetup_r+0x66>
 800cd18:	4630      	mov	r0, r6
 800cd1a:	f7fe ff35 	bl	800bb88 <_free_r>
 800cd1e:	2300      	movs	r3, #0
 800cd20:	6363      	str	r3, [r4, #52]	; 0x34
 800cd22:	89a3      	ldrh	r3, [r4, #12]
 800cd24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cd28:	81a3      	strh	r3, [r4, #12]
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	6063      	str	r3, [r4, #4]
 800cd2e:	6923      	ldr	r3, [r4, #16]
 800cd30:	6023      	str	r3, [r4, #0]
 800cd32:	89a3      	ldrh	r3, [r4, #12]
 800cd34:	f043 0308 	orr.w	r3, r3, #8
 800cd38:	81a3      	strh	r3, [r4, #12]
 800cd3a:	6923      	ldr	r3, [r4, #16]
 800cd3c:	b94b      	cbnz	r3, 800cd52 <__swsetup_r+0x9a>
 800cd3e:	89a3      	ldrh	r3, [r4, #12]
 800cd40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cd44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cd48:	d003      	beq.n	800cd52 <__swsetup_r+0x9a>
 800cd4a:	4621      	mov	r1, r4
 800cd4c:	4630      	mov	r0, r6
 800cd4e:	f000 fa09 	bl	800d164 <__smakebuf_r>
 800cd52:	89a0      	ldrh	r0, [r4, #12]
 800cd54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cd58:	f010 0301 	ands.w	r3, r0, #1
 800cd5c:	d00a      	beq.n	800cd74 <__swsetup_r+0xbc>
 800cd5e:	2300      	movs	r3, #0
 800cd60:	60a3      	str	r3, [r4, #8]
 800cd62:	6963      	ldr	r3, [r4, #20]
 800cd64:	425b      	negs	r3, r3
 800cd66:	61a3      	str	r3, [r4, #24]
 800cd68:	6923      	ldr	r3, [r4, #16]
 800cd6a:	b943      	cbnz	r3, 800cd7e <__swsetup_r+0xc6>
 800cd6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cd70:	d1ba      	bne.n	800cce8 <__swsetup_r+0x30>
 800cd72:	bd70      	pop	{r4, r5, r6, pc}
 800cd74:	0781      	lsls	r1, r0, #30
 800cd76:	bf58      	it	pl
 800cd78:	6963      	ldrpl	r3, [r4, #20]
 800cd7a:	60a3      	str	r3, [r4, #8]
 800cd7c:	e7f4      	b.n	800cd68 <__swsetup_r+0xb0>
 800cd7e:	2000      	movs	r0, #0
 800cd80:	e7f7      	b.n	800cd72 <__swsetup_r+0xba>
 800cd82:	bf00      	nop
 800cd84:	2000001c 	.word	0x2000001c
 800cd88:	0800e4f4 	.word	0x0800e4f4
 800cd8c:	0800e514 	.word	0x0800e514
 800cd90:	0800e4d4 	.word	0x0800e4d4

0800cd94 <abort>:
 800cd94:	b508      	push	{r3, lr}
 800cd96:	2006      	movs	r0, #6
 800cd98:	f000 fab4 	bl	800d304 <raise>
 800cd9c:	2001      	movs	r0, #1
 800cd9e:	f7f5 fc1b 	bl	80025d8 <_exit>
	...

0800cda4 <__sflush_r>:
 800cda4:	898a      	ldrh	r2, [r1, #12]
 800cda6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdaa:	4605      	mov	r5, r0
 800cdac:	0710      	lsls	r0, r2, #28
 800cdae:	460c      	mov	r4, r1
 800cdb0:	d458      	bmi.n	800ce64 <__sflush_r+0xc0>
 800cdb2:	684b      	ldr	r3, [r1, #4]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	dc05      	bgt.n	800cdc4 <__sflush_r+0x20>
 800cdb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	dc02      	bgt.n	800cdc4 <__sflush_r+0x20>
 800cdbe:	2000      	movs	r0, #0
 800cdc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cdc6:	2e00      	cmp	r6, #0
 800cdc8:	d0f9      	beq.n	800cdbe <__sflush_r+0x1a>
 800cdca:	2300      	movs	r3, #0
 800cdcc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cdd0:	682f      	ldr	r7, [r5, #0]
 800cdd2:	602b      	str	r3, [r5, #0]
 800cdd4:	d032      	beq.n	800ce3c <__sflush_r+0x98>
 800cdd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cdd8:	89a3      	ldrh	r3, [r4, #12]
 800cdda:	075a      	lsls	r2, r3, #29
 800cddc:	d505      	bpl.n	800cdea <__sflush_r+0x46>
 800cdde:	6863      	ldr	r3, [r4, #4]
 800cde0:	1ac0      	subs	r0, r0, r3
 800cde2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cde4:	b10b      	cbz	r3, 800cdea <__sflush_r+0x46>
 800cde6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cde8:	1ac0      	subs	r0, r0, r3
 800cdea:	2300      	movs	r3, #0
 800cdec:	4602      	mov	r2, r0
 800cdee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cdf0:	6a21      	ldr	r1, [r4, #32]
 800cdf2:	4628      	mov	r0, r5
 800cdf4:	47b0      	blx	r6
 800cdf6:	1c43      	adds	r3, r0, #1
 800cdf8:	89a3      	ldrh	r3, [r4, #12]
 800cdfa:	d106      	bne.n	800ce0a <__sflush_r+0x66>
 800cdfc:	6829      	ldr	r1, [r5, #0]
 800cdfe:	291d      	cmp	r1, #29
 800ce00:	d82c      	bhi.n	800ce5c <__sflush_r+0xb8>
 800ce02:	4a2a      	ldr	r2, [pc, #168]	; (800ceac <__sflush_r+0x108>)
 800ce04:	40ca      	lsrs	r2, r1
 800ce06:	07d6      	lsls	r6, r2, #31
 800ce08:	d528      	bpl.n	800ce5c <__sflush_r+0xb8>
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	6062      	str	r2, [r4, #4]
 800ce0e:	04d9      	lsls	r1, r3, #19
 800ce10:	6922      	ldr	r2, [r4, #16]
 800ce12:	6022      	str	r2, [r4, #0]
 800ce14:	d504      	bpl.n	800ce20 <__sflush_r+0x7c>
 800ce16:	1c42      	adds	r2, r0, #1
 800ce18:	d101      	bne.n	800ce1e <__sflush_r+0x7a>
 800ce1a:	682b      	ldr	r3, [r5, #0]
 800ce1c:	b903      	cbnz	r3, 800ce20 <__sflush_r+0x7c>
 800ce1e:	6560      	str	r0, [r4, #84]	; 0x54
 800ce20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ce22:	602f      	str	r7, [r5, #0]
 800ce24:	2900      	cmp	r1, #0
 800ce26:	d0ca      	beq.n	800cdbe <__sflush_r+0x1a>
 800ce28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ce2c:	4299      	cmp	r1, r3
 800ce2e:	d002      	beq.n	800ce36 <__sflush_r+0x92>
 800ce30:	4628      	mov	r0, r5
 800ce32:	f7fe fea9 	bl	800bb88 <_free_r>
 800ce36:	2000      	movs	r0, #0
 800ce38:	6360      	str	r0, [r4, #52]	; 0x34
 800ce3a:	e7c1      	b.n	800cdc0 <__sflush_r+0x1c>
 800ce3c:	6a21      	ldr	r1, [r4, #32]
 800ce3e:	2301      	movs	r3, #1
 800ce40:	4628      	mov	r0, r5
 800ce42:	47b0      	blx	r6
 800ce44:	1c41      	adds	r1, r0, #1
 800ce46:	d1c7      	bne.n	800cdd8 <__sflush_r+0x34>
 800ce48:	682b      	ldr	r3, [r5, #0]
 800ce4a:	2b00      	cmp	r3, #0
 800ce4c:	d0c4      	beq.n	800cdd8 <__sflush_r+0x34>
 800ce4e:	2b1d      	cmp	r3, #29
 800ce50:	d001      	beq.n	800ce56 <__sflush_r+0xb2>
 800ce52:	2b16      	cmp	r3, #22
 800ce54:	d101      	bne.n	800ce5a <__sflush_r+0xb6>
 800ce56:	602f      	str	r7, [r5, #0]
 800ce58:	e7b1      	b.n	800cdbe <__sflush_r+0x1a>
 800ce5a:	89a3      	ldrh	r3, [r4, #12]
 800ce5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce60:	81a3      	strh	r3, [r4, #12]
 800ce62:	e7ad      	b.n	800cdc0 <__sflush_r+0x1c>
 800ce64:	690f      	ldr	r7, [r1, #16]
 800ce66:	2f00      	cmp	r7, #0
 800ce68:	d0a9      	beq.n	800cdbe <__sflush_r+0x1a>
 800ce6a:	0793      	lsls	r3, r2, #30
 800ce6c:	680e      	ldr	r6, [r1, #0]
 800ce6e:	bf08      	it	eq
 800ce70:	694b      	ldreq	r3, [r1, #20]
 800ce72:	600f      	str	r7, [r1, #0]
 800ce74:	bf18      	it	ne
 800ce76:	2300      	movne	r3, #0
 800ce78:	eba6 0807 	sub.w	r8, r6, r7
 800ce7c:	608b      	str	r3, [r1, #8]
 800ce7e:	f1b8 0f00 	cmp.w	r8, #0
 800ce82:	dd9c      	ble.n	800cdbe <__sflush_r+0x1a>
 800ce84:	6a21      	ldr	r1, [r4, #32]
 800ce86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ce88:	4643      	mov	r3, r8
 800ce8a:	463a      	mov	r2, r7
 800ce8c:	4628      	mov	r0, r5
 800ce8e:	47b0      	blx	r6
 800ce90:	2800      	cmp	r0, #0
 800ce92:	dc06      	bgt.n	800cea2 <__sflush_r+0xfe>
 800ce94:	89a3      	ldrh	r3, [r4, #12]
 800ce96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce9a:	81a3      	strh	r3, [r4, #12]
 800ce9c:	f04f 30ff 	mov.w	r0, #4294967295
 800cea0:	e78e      	b.n	800cdc0 <__sflush_r+0x1c>
 800cea2:	4407      	add	r7, r0
 800cea4:	eba8 0800 	sub.w	r8, r8, r0
 800cea8:	e7e9      	b.n	800ce7e <__sflush_r+0xda>
 800ceaa:	bf00      	nop
 800ceac:	20400001 	.word	0x20400001

0800ceb0 <_fflush_r>:
 800ceb0:	b538      	push	{r3, r4, r5, lr}
 800ceb2:	690b      	ldr	r3, [r1, #16]
 800ceb4:	4605      	mov	r5, r0
 800ceb6:	460c      	mov	r4, r1
 800ceb8:	b913      	cbnz	r3, 800cec0 <_fflush_r+0x10>
 800ceba:	2500      	movs	r5, #0
 800cebc:	4628      	mov	r0, r5
 800cebe:	bd38      	pop	{r3, r4, r5, pc}
 800cec0:	b118      	cbz	r0, 800ceca <_fflush_r+0x1a>
 800cec2:	6983      	ldr	r3, [r0, #24]
 800cec4:	b90b      	cbnz	r3, 800ceca <_fflush_r+0x1a>
 800cec6:	f000 f887 	bl	800cfd8 <__sinit>
 800ceca:	4b14      	ldr	r3, [pc, #80]	; (800cf1c <_fflush_r+0x6c>)
 800cecc:	429c      	cmp	r4, r3
 800cece:	d11b      	bne.n	800cf08 <_fflush_r+0x58>
 800ced0:	686c      	ldr	r4, [r5, #4]
 800ced2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d0ef      	beq.n	800ceba <_fflush_r+0xa>
 800ceda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cedc:	07d0      	lsls	r0, r2, #31
 800cede:	d404      	bmi.n	800ceea <_fflush_r+0x3a>
 800cee0:	0599      	lsls	r1, r3, #22
 800cee2:	d402      	bmi.n	800ceea <_fflush_r+0x3a>
 800cee4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cee6:	f000 f915 	bl	800d114 <__retarget_lock_acquire_recursive>
 800ceea:	4628      	mov	r0, r5
 800ceec:	4621      	mov	r1, r4
 800ceee:	f7ff ff59 	bl	800cda4 <__sflush_r>
 800cef2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cef4:	07da      	lsls	r2, r3, #31
 800cef6:	4605      	mov	r5, r0
 800cef8:	d4e0      	bmi.n	800cebc <_fflush_r+0xc>
 800cefa:	89a3      	ldrh	r3, [r4, #12]
 800cefc:	059b      	lsls	r3, r3, #22
 800cefe:	d4dd      	bmi.n	800cebc <_fflush_r+0xc>
 800cf00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf02:	f000 f908 	bl	800d116 <__retarget_lock_release_recursive>
 800cf06:	e7d9      	b.n	800cebc <_fflush_r+0xc>
 800cf08:	4b05      	ldr	r3, [pc, #20]	; (800cf20 <_fflush_r+0x70>)
 800cf0a:	429c      	cmp	r4, r3
 800cf0c:	d101      	bne.n	800cf12 <_fflush_r+0x62>
 800cf0e:	68ac      	ldr	r4, [r5, #8]
 800cf10:	e7df      	b.n	800ced2 <_fflush_r+0x22>
 800cf12:	4b04      	ldr	r3, [pc, #16]	; (800cf24 <_fflush_r+0x74>)
 800cf14:	429c      	cmp	r4, r3
 800cf16:	bf08      	it	eq
 800cf18:	68ec      	ldreq	r4, [r5, #12]
 800cf1a:	e7da      	b.n	800ced2 <_fflush_r+0x22>
 800cf1c:	0800e4f4 	.word	0x0800e4f4
 800cf20:	0800e514 	.word	0x0800e514
 800cf24:	0800e4d4 	.word	0x0800e4d4

0800cf28 <std>:
 800cf28:	2300      	movs	r3, #0
 800cf2a:	b510      	push	{r4, lr}
 800cf2c:	4604      	mov	r4, r0
 800cf2e:	e9c0 3300 	strd	r3, r3, [r0]
 800cf32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cf36:	6083      	str	r3, [r0, #8]
 800cf38:	8181      	strh	r1, [r0, #12]
 800cf3a:	6643      	str	r3, [r0, #100]	; 0x64
 800cf3c:	81c2      	strh	r2, [r0, #14]
 800cf3e:	6183      	str	r3, [r0, #24]
 800cf40:	4619      	mov	r1, r3
 800cf42:	2208      	movs	r2, #8
 800cf44:	305c      	adds	r0, #92	; 0x5c
 800cf46:	f7fc fe29 	bl	8009b9c <memset>
 800cf4a:	4b05      	ldr	r3, [pc, #20]	; (800cf60 <std+0x38>)
 800cf4c:	6263      	str	r3, [r4, #36]	; 0x24
 800cf4e:	4b05      	ldr	r3, [pc, #20]	; (800cf64 <std+0x3c>)
 800cf50:	62a3      	str	r3, [r4, #40]	; 0x28
 800cf52:	4b05      	ldr	r3, [pc, #20]	; (800cf68 <std+0x40>)
 800cf54:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cf56:	4b05      	ldr	r3, [pc, #20]	; (800cf6c <std+0x44>)
 800cf58:	6224      	str	r4, [r4, #32]
 800cf5a:	6323      	str	r3, [r4, #48]	; 0x30
 800cf5c:	bd10      	pop	{r4, pc}
 800cf5e:	bf00      	nop
 800cf60:	0800a519 	.word	0x0800a519
 800cf64:	0800a53f 	.word	0x0800a53f
 800cf68:	0800a577 	.word	0x0800a577
 800cf6c:	0800a59b 	.word	0x0800a59b

0800cf70 <_cleanup_r>:
 800cf70:	4901      	ldr	r1, [pc, #4]	; (800cf78 <_cleanup_r+0x8>)
 800cf72:	f000 b8af 	b.w	800d0d4 <_fwalk_reent>
 800cf76:	bf00      	nop
 800cf78:	0800ceb1 	.word	0x0800ceb1

0800cf7c <__sfmoreglue>:
 800cf7c:	b570      	push	{r4, r5, r6, lr}
 800cf7e:	2268      	movs	r2, #104	; 0x68
 800cf80:	1e4d      	subs	r5, r1, #1
 800cf82:	4355      	muls	r5, r2
 800cf84:	460e      	mov	r6, r1
 800cf86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cf8a:	f7fe fe69 	bl	800bc60 <_malloc_r>
 800cf8e:	4604      	mov	r4, r0
 800cf90:	b140      	cbz	r0, 800cfa4 <__sfmoreglue+0x28>
 800cf92:	2100      	movs	r1, #0
 800cf94:	e9c0 1600 	strd	r1, r6, [r0]
 800cf98:	300c      	adds	r0, #12
 800cf9a:	60a0      	str	r0, [r4, #8]
 800cf9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cfa0:	f7fc fdfc 	bl	8009b9c <memset>
 800cfa4:	4620      	mov	r0, r4
 800cfa6:	bd70      	pop	{r4, r5, r6, pc}

0800cfa8 <__sfp_lock_acquire>:
 800cfa8:	4801      	ldr	r0, [pc, #4]	; (800cfb0 <__sfp_lock_acquire+0x8>)
 800cfaa:	f000 b8b3 	b.w	800d114 <__retarget_lock_acquire_recursive>
 800cfae:	bf00      	nop
 800cfb0:	200051f1 	.word	0x200051f1

0800cfb4 <__sfp_lock_release>:
 800cfb4:	4801      	ldr	r0, [pc, #4]	; (800cfbc <__sfp_lock_release+0x8>)
 800cfb6:	f000 b8ae 	b.w	800d116 <__retarget_lock_release_recursive>
 800cfba:	bf00      	nop
 800cfbc:	200051f1 	.word	0x200051f1

0800cfc0 <__sinit_lock_acquire>:
 800cfc0:	4801      	ldr	r0, [pc, #4]	; (800cfc8 <__sinit_lock_acquire+0x8>)
 800cfc2:	f000 b8a7 	b.w	800d114 <__retarget_lock_acquire_recursive>
 800cfc6:	bf00      	nop
 800cfc8:	200051f2 	.word	0x200051f2

0800cfcc <__sinit_lock_release>:
 800cfcc:	4801      	ldr	r0, [pc, #4]	; (800cfd4 <__sinit_lock_release+0x8>)
 800cfce:	f000 b8a2 	b.w	800d116 <__retarget_lock_release_recursive>
 800cfd2:	bf00      	nop
 800cfd4:	200051f2 	.word	0x200051f2

0800cfd8 <__sinit>:
 800cfd8:	b510      	push	{r4, lr}
 800cfda:	4604      	mov	r4, r0
 800cfdc:	f7ff fff0 	bl	800cfc0 <__sinit_lock_acquire>
 800cfe0:	69a3      	ldr	r3, [r4, #24]
 800cfe2:	b11b      	cbz	r3, 800cfec <__sinit+0x14>
 800cfe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cfe8:	f7ff bff0 	b.w	800cfcc <__sinit_lock_release>
 800cfec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cff0:	6523      	str	r3, [r4, #80]	; 0x50
 800cff2:	4b13      	ldr	r3, [pc, #76]	; (800d040 <__sinit+0x68>)
 800cff4:	4a13      	ldr	r2, [pc, #76]	; (800d044 <__sinit+0x6c>)
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	62a2      	str	r2, [r4, #40]	; 0x28
 800cffa:	42a3      	cmp	r3, r4
 800cffc:	bf04      	itt	eq
 800cffe:	2301      	moveq	r3, #1
 800d000:	61a3      	streq	r3, [r4, #24]
 800d002:	4620      	mov	r0, r4
 800d004:	f000 f820 	bl	800d048 <__sfp>
 800d008:	6060      	str	r0, [r4, #4]
 800d00a:	4620      	mov	r0, r4
 800d00c:	f000 f81c 	bl	800d048 <__sfp>
 800d010:	60a0      	str	r0, [r4, #8]
 800d012:	4620      	mov	r0, r4
 800d014:	f000 f818 	bl	800d048 <__sfp>
 800d018:	2200      	movs	r2, #0
 800d01a:	60e0      	str	r0, [r4, #12]
 800d01c:	2104      	movs	r1, #4
 800d01e:	6860      	ldr	r0, [r4, #4]
 800d020:	f7ff ff82 	bl	800cf28 <std>
 800d024:	68a0      	ldr	r0, [r4, #8]
 800d026:	2201      	movs	r2, #1
 800d028:	2109      	movs	r1, #9
 800d02a:	f7ff ff7d 	bl	800cf28 <std>
 800d02e:	68e0      	ldr	r0, [r4, #12]
 800d030:	2202      	movs	r2, #2
 800d032:	2112      	movs	r1, #18
 800d034:	f7ff ff78 	bl	800cf28 <std>
 800d038:	2301      	movs	r3, #1
 800d03a:	61a3      	str	r3, [r4, #24]
 800d03c:	e7d2      	b.n	800cfe4 <__sinit+0xc>
 800d03e:	bf00      	nop
 800d040:	0800e0ec 	.word	0x0800e0ec
 800d044:	0800cf71 	.word	0x0800cf71

0800d048 <__sfp>:
 800d048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d04a:	4607      	mov	r7, r0
 800d04c:	f7ff ffac 	bl	800cfa8 <__sfp_lock_acquire>
 800d050:	4b1e      	ldr	r3, [pc, #120]	; (800d0cc <__sfp+0x84>)
 800d052:	681e      	ldr	r6, [r3, #0]
 800d054:	69b3      	ldr	r3, [r6, #24]
 800d056:	b913      	cbnz	r3, 800d05e <__sfp+0x16>
 800d058:	4630      	mov	r0, r6
 800d05a:	f7ff ffbd 	bl	800cfd8 <__sinit>
 800d05e:	3648      	adds	r6, #72	; 0x48
 800d060:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d064:	3b01      	subs	r3, #1
 800d066:	d503      	bpl.n	800d070 <__sfp+0x28>
 800d068:	6833      	ldr	r3, [r6, #0]
 800d06a:	b30b      	cbz	r3, 800d0b0 <__sfp+0x68>
 800d06c:	6836      	ldr	r6, [r6, #0]
 800d06e:	e7f7      	b.n	800d060 <__sfp+0x18>
 800d070:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d074:	b9d5      	cbnz	r5, 800d0ac <__sfp+0x64>
 800d076:	4b16      	ldr	r3, [pc, #88]	; (800d0d0 <__sfp+0x88>)
 800d078:	60e3      	str	r3, [r4, #12]
 800d07a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d07e:	6665      	str	r5, [r4, #100]	; 0x64
 800d080:	f000 f847 	bl	800d112 <__retarget_lock_init_recursive>
 800d084:	f7ff ff96 	bl	800cfb4 <__sfp_lock_release>
 800d088:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d08c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d090:	6025      	str	r5, [r4, #0]
 800d092:	61a5      	str	r5, [r4, #24]
 800d094:	2208      	movs	r2, #8
 800d096:	4629      	mov	r1, r5
 800d098:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d09c:	f7fc fd7e 	bl	8009b9c <memset>
 800d0a0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d0a4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d0a8:	4620      	mov	r0, r4
 800d0aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d0ac:	3468      	adds	r4, #104	; 0x68
 800d0ae:	e7d9      	b.n	800d064 <__sfp+0x1c>
 800d0b0:	2104      	movs	r1, #4
 800d0b2:	4638      	mov	r0, r7
 800d0b4:	f7ff ff62 	bl	800cf7c <__sfmoreglue>
 800d0b8:	4604      	mov	r4, r0
 800d0ba:	6030      	str	r0, [r6, #0]
 800d0bc:	2800      	cmp	r0, #0
 800d0be:	d1d5      	bne.n	800d06c <__sfp+0x24>
 800d0c0:	f7ff ff78 	bl	800cfb4 <__sfp_lock_release>
 800d0c4:	230c      	movs	r3, #12
 800d0c6:	603b      	str	r3, [r7, #0]
 800d0c8:	e7ee      	b.n	800d0a8 <__sfp+0x60>
 800d0ca:	bf00      	nop
 800d0cc:	0800e0ec 	.word	0x0800e0ec
 800d0d0:	ffff0001 	.word	0xffff0001

0800d0d4 <_fwalk_reent>:
 800d0d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0d8:	4606      	mov	r6, r0
 800d0da:	4688      	mov	r8, r1
 800d0dc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d0e0:	2700      	movs	r7, #0
 800d0e2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d0e6:	f1b9 0901 	subs.w	r9, r9, #1
 800d0ea:	d505      	bpl.n	800d0f8 <_fwalk_reent+0x24>
 800d0ec:	6824      	ldr	r4, [r4, #0]
 800d0ee:	2c00      	cmp	r4, #0
 800d0f0:	d1f7      	bne.n	800d0e2 <_fwalk_reent+0xe>
 800d0f2:	4638      	mov	r0, r7
 800d0f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0f8:	89ab      	ldrh	r3, [r5, #12]
 800d0fa:	2b01      	cmp	r3, #1
 800d0fc:	d907      	bls.n	800d10e <_fwalk_reent+0x3a>
 800d0fe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d102:	3301      	adds	r3, #1
 800d104:	d003      	beq.n	800d10e <_fwalk_reent+0x3a>
 800d106:	4629      	mov	r1, r5
 800d108:	4630      	mov	r0, r6
 800d10a:	47c0      	blx	r8
 800d10c:	4307      	orrs	r7, r0
 800d10e:	3568      	adds	r5, #104	; 0x68
 800d110:	e7e9      	b.n	800d0e6 <_fwalk_reent+0x12>

0800d112 <__retarget_lock_init_recursive>:
 800d112:	4770      	bx	lr

0800d114 <__retarget_lock_acquire_recursive>:
 800d114:	4770      	bx	lr

0800d116 <__retarget_lock_release_recursive>:
 800d116:	4770      	bx	lr

0800d118 <__swhatbuf_r>:
 800d118:	b570      	push	{r4, r5, r6, lr}
 800d11a:	460e      	mov	r6, r1
 800d11c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d120:	2900      	cmp	r1, #0
 800d122:	b096      	sub	sp, #88	; 0x58
 800d124:	4614      	mov	r4, r2
 800d126:	461d      	mov	r5, r3
 800d128:	da08      	bge.n	800d13c <__swhatbuf_r+0x24>
 800d12a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d12e:	2200      	movs	r2, #0
 800d130:	602a      	str	r2, [r5, #0]
 800d132:	061a      	lsls	r2, r3, #24
 800d134:	d410      	bmi.n	800d158 <__swhatbuf_r+0x40>
 800d136:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d13a:	e00e      	b.n	800d15a <__swhatbuf_r+0x42>
 800d13c:	466a      	mov	r2, sp
 800d13e:	f000 f90b 	bl	800d358 <_fstat_r>
 800d142:	2800      	cmp	r0, #0
 800d144:	dbf1      	blt.n	800d12a <__swhatbuf_r+0x12>
 800d146:	9a01      	ldr	r2, [sp, #4]
 800d148:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d14c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d150:	425a      	negs	r2, r3
 800d152:	415a      	adcs	r2, r3
 800d154:	602a      	str	r2, [r5, #0]
 800d156:	e7ee      	b.n	800d136 <__swhatbuf_r+0x1e>
 800d158:	2340      	movs	r3, #64	; 0x40
 800d15a:	2000      	movs	r0, #0
 800d15c:	6023      	str	r3, [r4, #0]
 800d15e:	b016      	add	sp, #88	; 0x58
 800d160:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d164 <__smakebuf_r>:
 800d164:	898b      	ldrh	r3, [r1, #12]
 800d166:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d168:	079d      	lsls	r5, r3, #30
 800d16a:	4606      	mov	r6, r0
 800d16c:	460c      	mov	r4, r1
 800d16e:	d507      	bpl.n	800d180 <__smakebuf_r+0x1c>
 800d170:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d174:	6023      	str	r3, [r4, #0]
 800d176:	6123      	str	r3, [r4, #16]
 800d178:	2301      	movs	r3, #1
 800d17a:	6163      	str	r3, [r4, #20]
 800d17c:	b002      	add	sp, #8
 800d17e:	bd70      	pop	{r4, r5, r6, pc}
 800d180:	ab01      	add	r3, sp, #4
 800d182:	466a      	mov	r2, sp
 800d184:	f7ff ffc8 	bl	800d118 <__swhatbuf_r>
 800d188:	9900      	ldr	r1, [sp, #0]
 800d18a:	4605      	mov	r5, r0
 800d18c:	4630      	mov	r0, r6
 800d18e:	f7fe fd67 	bl	800bc60 <_malloc_r>
 800d192:	b948      	cbnz	r0, 800d1a8 <__smakebuf_r+0x44>
 800d194:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d198:	059a      	lsls	r2, r3, #22
 800d19a:	d4ef      	bmi.n	800d17c <__smakebuf_r+0x18>
 800d19c:	f023 0303 	bic.w	r3, r3, #3
 800d1a0:	f043 0302 	orr.w	r3, r3, #2
 800d1a4:	81a3      	strh	r3, [r4, #12]
 800d1a6:	e7e3      	b.n	800d170 <__smakebuf_r+0xc>
 800d1a8:	4b0d      	ldr	r3, [pc, #52]	; (800d1e0 <__smakebuf_r+0x7c>)
 800d1aa:	62b3      	str	r3, [r6, #40]	; 0x28
 800d1ac:	89a3      	ldrh	r3, [r4, #12]
 800d1ae:	6020      	str	r0, [r4, #0]
 800d1b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d1b4:	81a3      	strh	r3, [r4, #12]
 800d1b6:	9b00      	ldr	r3, [sp, #0]
 800d1b8:	6163      	str	r3, [r4, #20]
 800d1ba:	9b01      	ldr	r3, [sp, #4]
 800d1bc:	6120      	str	r0, [r4, #16]
 800d1be:	b15b      	cbz	r3, 800d1d8 <__smakebuf_r+0x74>
 800d1c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d1c4:	4630      	mov	r0, r6
 800d1c6:	f000 f8d9 	bl	800d37c <_isatty_r>
 800d1ca:	b128      	cbz	r0, 800d1d8 <__smakebuf_r+0x74>
 800d1cc:	89a3      	ldrh	r3, [r4, #12]
 800d1ce:	f023 0303 	bic.w	r3, r3, #3
 800d1d2:	f043 0301 	orr.w	r3, r3, #1
 800d1d6:	81a3      	strh	r3, [r4, #12]
 800d1d8:	89a0      	ldrh	r0, [r4, #12]
 800d1da:	4305      	orrs	r5, r0
 800d1dc:	81a5      	strh	r5, [r4, #12]
 800d1de:	e7cd      	b.n	800d17c <__smakebuf_r+0x18>
 800d1e0:	0800cf71 	.word	0x0800cf71

0800d1e4 <__ascii_mbtowc>:
 800d1e4:	b082      	sub	sp, #8
 800d1e6:	b901      	cbnz	r1, 800d1ea <__ascii_mbtowc+0x6>
 800d1e8:	a901      	add	r1, sp, #4
 800d1ea:	b142      	cbz	r2, 800d1fe <__ascii_mbtowc+0x1a>
 800d1ec:	b14b      	cbz	r3, 800d202 <__ascii_mbtowc+0x1e>
 800d1ee:	7813      	ldrb	r3, [r2, #0]
 800d1f0:	600b      	str	r3, [r1, #0]
 800d1f2:	7812      	ldrb	r2, [r2, #0]
 800d1f4:	1e10      	subs	r0, r2, #0
 800d1f6:	bf18      	it	ne
 800d1f8:	2001      	movne	r0, #1
 800d1fa:	b002      	add	sp, #8
 800d1fc:	4770      	bx	lr
 800d1fe:	4610      	mov	r0, r2
 800d200:	e7fb      	b.n	800d1fa <__ascii_mbtowc+0x16>
 800d202:	f06f 0001 	mvn.w	r0, #1
 800d206:	e7f8      	b.n	800d1fa <__ascii_mbtowc+0x16>

0800d208 <memmove>:
 800d208:	4288      	cmp	r0, r1
 800d20a:	b510      	push	{r4, lr}
 800d20c:	eb01 0402 	add.w	r4, r1, r2
 800d210:	d902      	bls.n	800d218 <memmove+0x10>
 800d212:	4284      	cmp	r4, r0
 800d214:	4623      	mov	r3, r4
 800d216:	d807      	bhi.n	800d228 <memmove+0x20>
 800d218:	1e43      	subs	r3, r0, #1
 800d21a:	42a1      	cmp	r1, r4
 800d21c:	d008      	beq.n	800d230 <memmove+0x28>
 800d21e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d222:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d226:	e7f8      	b.n	800d21a <memmove+0x12>
 800d228:	4402      	add	r2, r0
 800d22a:	4601      	mov	r1, r0
 800d22c:	428a      	cmp	r2, r1
 800d22e:	d100      	bne.n	800d232 <memmove+0x2a>
 800d230:	bd10      	pop	{r4, pc}
 800d232:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d236:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d23a:	e7f7      	b.n	800d22c <memmove+0x24>

0800d23c <__malloc_lock>:
 800d23c:	4801      	ldr	r0, [pc, #4]	; (800d244 <__malloc_lock+0x8>)
 800d23e:	f7ff bf69 	b.w	800d114 <__retarget_lock_acquire_recursive>
 800d242:	bf00      	nop
 800d244:	200051f0 	.word	0x200051f0

0800d248 <__malloc_unlock>:
 800d248:	4801      	ldr	r0, [pc, #4]	; (800d250 <__malloc_unlock+0x8>)
 800d24a:	f7ff bf64 	b.w	800d116 <__retarget_lock_release_recursive>
 800d24e:	bf00      	nop
 800d250:	200051f0 	.word	0x200051f0

0800d254 <_realloc_r>:
 800d254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d258:	4680      	mov	r8, r0
 800d25a:	4614      	mov	r4, r2
 800d25c:	460e      	mov	r6, r1
 800d25e:	b921      	cbnz	r1, 800d26a <_realloc_r+0x16>
 800d260:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d264:	4611      	mov	r1, r2
 800d266:	f7fe bcfb 	b.w	800bc60 <_malloc_r>
 800d26a:	b92a      	cbnz	r2, 800d278 <_realloc_r+0x24>
 800d26c:	f7fe fc8c 	bl	800bb88 <_free_r>
 800d270:	4625      	mov	r5, r4
 800d272:	4628      	mov	r0, r5
 800d274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d278:	f000 f890 	bl	800d39c <_malloc_usable_size_r>
 800d27c:	4284      	cmp	r4, r0
 800d27e:	4607      	mov	r7, r0
 800d280:	d802      	bhi.n	800d288 <_realloc_r+0x34>
 800d282:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d286:	d812      	bhi.n	800d2ae <_realloc_r+0x5a>
 800d288:	4621      	mov	r1, r4
 800d28a:	4640      	mov	r0, r8
 800d28c:	f7fe fce8 	bl	800bc60 <_malloc_r>
 800d290:	4605      	mov	r5, r0
 800d292:	2800      	cmp	r0, #0
 800d294:	d0ed      	beq.n	800d272 <_realloc_r+0x1e>
 800d296:	42bc      	cmp	r4, r7
 800d298:	4622      	mov	r2, r4
 800d29a:	4631      	mov	r1, r6
 800d29c:	bf28      	it	cs
 800d29e:	463a      	movcs	r2, r7
 800d2a0:	f7fc fc6e 	bl	8009b80 <memcpy>
 800d2a4:	4631      	mov	r1, r6
 800d2a6:	4640      	mov	r0, r8
 800d2a8:	f7fe fc6e 	bl	800bb88 <_free_r>
 800d2ac:	e7e1      	b.n	800d272 <_realloc_r+0x1e>
 800d2ae:	4635      	mov	r5, r6
 800d2b0:	e7df      	b.n	800d272 <_realloc_r+0x1e>

0800d2b2 <_raise_r>:
 800d2b2:	291f      	cmp	r1, #31
 800d2b4:	b538      	push	{r3, r4, r5, lr}
 800d2b6:	4604      	mov	r4, r0
 800d2b8:	460d      	mov	r5, r1
 800d2ba:	d904      	bls.n	800d2c6 <_raise_r+0x14>
 800d2bc:	2316      	movs	r3, #22
 800d2be:	6003      	str	r3, [r0, #0]
 800d2c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d2c4:	bd38      	pop	{r3, r4, r5, pc}
 800d2c6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d2c8:	b112      	cbz	r2, 800d2d0 <_raise_r+0x1e>
 800d2ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d2ce:	b94b      	cbnz	r3, 800d2e4 <_raise_r+0x32>
 800d2d0:	4620      	mov	r0, r4
 800d2d2:	f000 f831 	bl	800d338 <_getpid_r>
 800d2d6:	462a      	mov	r2, r5
 800d2d8:	4601      	mov	r1, r0
 800d2da:	4620      	mov	r0, r4
 800d2dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2e0:	f000 b818 	b.w	800d314 <_kill_r>
 800d2e4:	2b01      	cmp	r3, #1
 800d2e6:	d00a      	beq.n	800d2fe <_raise_r+0x4c>
 800d2e8:	1c59      	adds	r1, r3, #1
 800d2ea:	d103      	bne.n	800d2f4 <_raise_r+0x42>
 800d2ec:	2316      	movs	r3, #22
 800d2ee:	6003      	str	r3, [r0, #0]
 800d2f0:	2001      	movs	r0, #1
 800d2f2:	e7e7      	b.n	800d2c4 <_raise_r+0x12>
 800d2f4:	2400      	movs	r4, #0
 800d2f6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d2fa:	4628      	mov	r0, r5
 800d2fc:	4798      	blx	r3
 800d2fe:	2000      	movs	r0, #0
 800d300:	e7e0      	b.n	800d2c4 <_raise_r+0x12>
	...

0800d304 <raise>:
 800d304:	4b02      	ldr	r3, [pc, #8]	; (800d310 <raise+0xc>)
 800d306:	4601      	mov	r1, r0
 800d308:	6818      	ldr	r0, [r3, #0]
 800d30a:	f7ff bfd2 	b.w	800d2b2 <_raise_r>
 800d30e:	bf00      	nop
 800d310:	2000001c 	.word	0x2000001c

0800d314 <_kill_r>:
 800d314:	b538      	push	{r3, r4, r5, lr}
 800d316:	4d07      	ldr	r5, [pc, #28]	; (800d334 <_kill_r+0x20>)
 800d318:	2300      	movs	r3, #0
 800d31a:	4604      	mov	r4, r0
 800d31c:	4608      	mov	r0, r1
 800d31e:	4611      	mov	r1, r2
 800d320:	602b      	str	r3, [r5, #0]
 800d322:	f7f5 f949 	bl	80025b8 <_kill>
 800d326:	1c43      	adds	r3, r0, #1
 800d328:	d102      	bne.n	800d330 <_kill_r+0x1c>
 800d32a:	682b      	ldr	r3, [r5, #0]
 800d32c:	b103      	cbz	r3, 800d330 <_kill_r+0x1c>
 800d32e:	6023      	str	r3, [r4, #0]
 800d330:	bd38      	pop	{r3, r4, r5, pc}
 800d332:	bf00      	nop
 800d334:	200051ec 	.word	0x200051ec

0800d338 <_getpid_r>:
 800d338:	f7f5 b936 	b.w	80025a8 <_getpid>

0800d33c <__ascii_wctomb>:
 800d33c:	b149      	cbz	r1, 800d352 <__ascii_wctomb+0x16>
 800d33e:	2aff      	cmp	r2, #255	; 0xff
 800d340:	bf85      	ittet	hi
 800d342:	238a      	movhi	r3, #138	; 0x8a
 800d344:	6003      	strhi	r3, [r0, #0]
 800d346:	700a      	strbls	r2, [r1, #0]
 800d348:	f04f 30ff 	movhi.w	r0, #4294967295
 800d34c:	bf98      	it	ls
 800d34e:	2001      	movls	r0, #1
 800d350:	4770      	bx	lr
 800d352:	4608      	mov	r0, r1
 800d354:	4770      	bx	lr
	...

0800d358 <_fstat_r>:
 800d358:	b538      	push	{r3, r4, r5, lr}
 800d35a:	4d07      	ldr	r5, [pc, #28]	; (800d378 <_fstat_r+0x20>)
 800d35c:	2300      	movs	r3, #0
 800d35e:	4604      	mov	r4, r0
 800d360:	4608      	mov	r0, r1
 800d362:	4611      	mov	r1, r2
 800d364:	602b      	str	r3, [r5, #0]
 800d366:	f7f5 f986 	bl	8002676 <_fstat>
 800d36a:	1c43      	adds	r3, r0, #1
 800d36c:	d102      	bne.n	800d374 <_fstat_r+0x1c>
 800d36e:	682b      	ldr	r3, [r5, #0]
 800d370:	b103      	cbz	r3, 800d374 <_fstat_r+0x1c>
 800d372:	6023      	str	r3, [r4, #0]
 800d374:	bd38      	pop	{r3, r4, r5, pc}
 800d376:	bf00      	nop
 800d378:	200051ec 	.word	0x200051ec

0800d37c <_isatty_r>:
 800d37c:	b538      	push	{r3, r4, r5, lr}
 800d37e:	4d06      	ldr	r5, [pc, #24]	; (800d398 <_isatty_r+0x1c>)
 800d380:	2300      	movs	r3, #0
 800d382:	4604      	mov	r4, r0
 800d384:	4608      	mov	r0, r1
 800d386:	602b      	str	r3, [r5, #0]
 800d388:	f7f5 f985 	bl	8002696 <_isatty>
 800d38c:	1c43      	adds	r3, r0, #1
 800d38e:	d102      	bne.n	800d396 <_isatty_r+0x1a>
 800d390:	682b      	ldr	r3, [r5, #0]
 800d392:	b103      	cbz	r3, 800d396 <_isatty_r+0x1a>
 800d394:	6023      	str	r3, [r4, #0]
 800d396:	bd38      	pop	{r3, r4, r5, pc}
 800d398:	200051ec 	.word	0x200051ec

0800d39c <_malloc_usable_size_r>:
 800d39c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d3a0:	1f18      	subs	r0, r3, #4
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	bfbc      	itt	lt
 800d3a6:	580b      	ldrlt	r3, [r1, r0]
 800d3a8:	18c0      	addlt	r0, r0, r3
 800d3aa:	4770      	bx	lr

0800d3ac <_init>:
 800d3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ae:	bf00      	nop
 800d3b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3b2:	bc08      	pop	{r3}
 800d3b4:	469e      	mov	lr, r3
 800d3b6:	4770      	bx	lr

0800d3b8 <_fini>:
 800d3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ba:	bf00      	nop
 800d3bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3be:	bc08      	pop	{r3}
 800d3c0:	469e      	mov	lr, r3
 800d3c2:	4770      	bx	lr
