Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 14:37:23 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_4_0224.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |        545 |        545 |       0 |    0 | 450 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |          1 |          1 |       0 |    0 | 225 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |        544 |        544 |       0 |    0 | 225 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 14:37:34 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_4_0224.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.996ns  (required time - arrival time)
  Source:                 I_REG_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U/MODE_4.Q_reg[222]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 8.060ns (91.556%)  route 0.743ns (8.444%))
  Logic Levels:           58  (CARRY4=56 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 9.447 - 5.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.753     4.976    CLK_IBUF_BUFG
    SLICE_X37Y0          FDCE                                         r  I_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDCE (Prop_fdce_C_Q)         0.456     5.432 f  I_REG_reg[2]/Q
                         net (fo=5, routed)           0.445     5.876    U/Q[2]
    SLICE_X38Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.000 r  U/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     6.000    U/minusOp_carry_i_3_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.533 r  U/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.533    U/minusOp_carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.650 r  U/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.650    U/minusOp_carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.767 r  U/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.767    U/minusOp_carry__1_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.884 r  U/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.884    U/minusOp_carry__2_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.001 r  U/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.001    U/minusOp_carry__3_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  U/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.118    U/minusOp_carry__4_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  U/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.235    U/minusOp_carry__5_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  U/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.352    U/minusOp_carry__6_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  U/minusOp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.469    U/minusOp_carry__7_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.586 r  U/minusOp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.586    U/minusOp_carry__8_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.703 r  U/minusOp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.703    U/minusOp_carry__9_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.820 r  U/minusOp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.820    U/minusOp_carry__10_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.937 r  U/minusOp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.937    U/minusOp_carry__11_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.054 r  U/minusOp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     8.054    U/minusOp_carry__12_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.171 r  U/minusOp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     8.171    U/minusOp_carry__13_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  U/minusOp_carry__14/CO[3]
                         net (fo=1, routed)           0.000     8.288    U/minusOp_carry__14_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  U/minusOp_carry__15/CO[3]
                         net (fo=1, routed)           0.000     8.405    U/minusOp_carry__15_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  U/minusOp_carry__16/CO[3]
                         net (fo=1, routed)           0.000     8.522    U/minusOp_carry__16_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  U/minusOp_carry__17/CO[3]
                         net (fo=1, routed)           0.000     8.639    U/minusOp_carry__17_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  U/minusOp_carry__18/CO[3]
                         net (fo=1, routed)           0.000     8.756    U/minusOp_carry__18_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.873 r  U/minusOp_carry__19/CO[3]
                         net (fo=1, routed)           0.000     8.873    U/minusOp_carry__19_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  U/minusOp_carry__20/CO[3]
                         net (fo=1, routed)           0.000     8.990    U/minusOp_carry__20_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  U/minusOp_carry__21/CO[3]
                         net (fo=1, routed)           0.000     9.107    U/minusOp_carry__21_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  U/minusOp_carry__22/CO[3]
                         net (fo=1, routed)           0.000     9.224    U/minusOp_carry__22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  U/minusOp_carry__23/CO[3]
                         net (fo=1, routed)           0.009     9.350    U/minusOp_carry__23_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.467 r  U/minusOp_carry__24/CO[3]
                         net (fo=1, routed)           0.000     9.467    U/minusOp_carry__24_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.584 r  U/minusOp_carry__25/CO[3]
                         net (fo=1, routed)           0.000     9.584    U/minusOp_carry__25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.701 r  U/minusOp_carry__26/CO[3]
                         net (fo=1, routed)           0.000     9.701    U/minusOp_carry__26_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  U/minusOp_carry__27/CO[3]
                         net (fo=1, routed)           0.000     9.818    U/minusOp_carry__27_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.935 r  U/minusOp_carry__28/CO[3]
                         net (fo=1, routed)           0.000     9.935    U/minusOp_carry__28_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.052 r  U/minusOp_carry__29/CO[3]
                         net (fo=1, routed)           0.000    10.052    U/minusOp_carry__29_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.169 r  U/minusOp_carry__30/CO[3]
                         net (fo=1, routed)           0.000    10.169    U/minusOp_carry__30_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.286 r  U/minusOp_carry__31/CO[3]
                         net (fo=1, routed)           0.000    10.286    U/minusOp_carry__31_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.403 r  U/minusOp_carry__32/CO[3]
                         net (fo=1, routed)           0.000    10.403    U/minusOp_carry__32_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.520 r  U/minusOp_carry__33/CO[3]
                         net (fo=1, routed)           0.000    10.520    U/minusOp_carry__33_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.637 r  U/minusOp_carry__34/CO[3]
                         net (fo=1, routed)           0.000    10.637    U/minusOp_carry__34_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.754 r  U/minusOp_carry__35/CO[3]
                         net (fo=1, routed)           0.000    10.754    U/minusOp_carry__35_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.871 r  U/minusOp_carry__36/CO[3]
                         net (fo=1, routed)           0.000    10.871    U/minusOp_carry__36_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  U/minusOp_carry__37/CO[3]
                         net (fo=1, routed)           0.000    10.988    U/minusOp_carry__37_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.105 r  U/minusOp_carry__38/CO[3]
                         net (fo=1, routed)           0.000    11.105    U/minusOp_carry__38_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.222 r  U/minusOp_carry__39/CO[3]
                         net (fo=1, routed)           0.000    11.222    U/minusOp_carry__39_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.339 r  U/minusOp_carry__40/CO[3]
                         net (fo=1, routed)           0.000    11.339    U/minusOp_carry__40_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.456 r  U/minusOp_carry__41/CO[3]
                         net (fo=1, routed)           0.000    11.456    U/minusOp_carry__41_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.573 r  U/minusOp_carry__42/CO[3]
                         net (fo=1, routed)           0.000    11.573    U/minusOp_carry__42_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.690 r  U/minusOp_carry__43/CO[3]
                         net (fo=1, routed)           0.000    11.690    U/minusOp_carry__43_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.807 r  U/minusOp_carry__44/CO[3]
                         net (fo=1, routed)           0.000    11.807    U/minusOp_carry__44_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.924 r  U/minusOp_carry__45/CO[3]
                         net (fo=1, routed)           0.000    11.924    U/minusOp_carry__45_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.041 r  U/minusOp_carry__46/CO[3]
                         net (fo=1, routed)           0.000    12.041    U/minusOp_carry__46_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.158 r  U/minusOp_carry__47/CO[3]
                         net (fo=1, routed)           0.000    12.158    U/minusOp_carry__47_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.275 r  U/minusOp_carry__48/CO[3]
                         net (fo=1, routed)           0.001    12.276    U/minusOp_carry__48_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.393 r  U/minusOp_carry__49/CO[3]
                         net (fo=1, routed)           0.000    12.393    U/minusOp_carry__49_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.510 r  U/minusOp_carry__50/CO[3]
                         net (fo=1, routed)           0.000    12.510    U/minusOp_carry__50_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.627 r  U/minusOp_carry__51/CO[3]
                         net (fo=1, routed)           0.000    12.627    U/minusOp_carry__51_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.744 r  U/minusOp_carry__52/CO[3]
                         net (fo=1, routed)           0.000    12.744    U/minusOp_carry__52_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.861 r  U/minusOp_carry__53/CO[3]
                         net (fo=1, routed)           0.000    12.861    U/minusOp_carry__53_n_0
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.184 f  U/minusOp_carry__54/O[1]
                         net (fo=1, routed)           0.289    13.473    U/minusOp_carry__54_n_6
    SLICE_X37Y55         LUT2 (Prop_lut2_I1_O)        0.306    13.779 r  U/MODE_4.Q[222]_i_1/O
                         net (fo=1, routed)           0.000    13.779    U/MODE_4.Q[222]_i_1_n_0
    SLICE_X37Y55         FDCE                                         r  U/MODE_4.Q_reg[222]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.565     9.447    U/CLK
    SLICE_X37Y55         FDCE                                         r  U/MODE_4.Q_reg[222]/C
                         clock pessimism              0.340     9.788    
                         clock uncertainty           -0.035     9.752    
    SLICE_X37Y55         FDCE (Setup_fdce_C_D)        0.031     9.783    U/MODE_4.Q_reg[222]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                 -3.996    




