// Library - 16nm, Cell - nor4_1x, View - schematic
// LAST TIME SAVED: Apr 24 03:03:59 2015
// NETLIST TIME: May 25 20:35:19 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module nor4_1x (Y, A, B, C, D);

output  Y;

input  A, B, C, D;


_ANALOG_BEGIN
M5 (net017 C net21 cds_globals.\vdd! ) pfet w=400n l=20n nfin=1 nf=1 
    m=1
_ANALOG_END

_ANALOG_BEGIN
M4 (Y D net017 cds_globals.\vdd! ) pfet w=400n l=20n nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M3 (net21 B net018 cds_globals.\vdd! ) pfet w=400n l=20n nfin=1 nf=1 
    m=1
_ANALOG_END

_ANALOG_BEGIN
M2 (net018 A cds_globals.\vdd!  cds_globals.\vdd! ) pfet w=400n l=20n 
    nfin=1 nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M7 (Y D cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M6 (Y C cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M1 (Y A cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

_ANALOG_BEGIN
M0 (Y B cds_globals.\gnd!  cds_globals.\gnd! ) nfet w=60n l=20n nfin=1 
    nf=1 m=1
_ANALOG_END

endmodule
