VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
M_AXI_ARREADY input std_input
M_AXI_AWREADY input std_input
M_AXI_BVALID input std_input
M_AXI_RVALID input std_input
M_AXI_WREADY input std_input
clk input std_input
rst_n input std_input
M_AXI_BRESP[1:0] input std_input
M_AXI_RDATA[31:0] input std_input
M_AXI_RRESP[1:0] input std_input
