Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Oct 16 14:34:59 2016
| Host         : Sakinder-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file S:/GoogleDrive/firmware/mars/m_s_r_0_0/outputs/rpt/post_place_timing_summary1.rpt
| Design       : top
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.175       -2.828                     41                 6508       -0.348       -2.580                     17                 6506        0.184        0.000                       0                  2359  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                    ------------         ----------      --------------
clk_ref_p                                                                                                                                                                {0.000 2.500}        5.000           200.000         
qdriip_cq_p[0]                                                                                                                                                           {0.000 1.333}        2.666           375.094         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk         {0.000 1.333}        2.666           375.094         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv    {0.000 2.666}        5.332           187.547         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk         {0.000 1.333}        2.666           375.094         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv    {0.000 2.666}        5.332           187.547         
sys_clk_p                                                                                                                                                                {0.000 2.499}        4.998           200.080         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk                                                                                                                          {0.167 0.833}        1.333           750.300         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                           {0.000 1.333}        2.666           375.150         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk       {0.000 1.333}        2.666           375.150         
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {0.000 2.666}        5.331           187.575         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk       {0.000 1.333}        2.666           375.150         
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {0.000 2.666}        5.331           187.575         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk       {0.000 1.333}        2.666           375.150         
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {0.000 2.666}        5.331           187.575         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk       {0.000 1.333}        2.666           375.150         
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {0.000 2.666}        5.331           187.575         
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse                                                                                                                           {1.166 3.832}        42.650          23.447          
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out                                                                                                        {0.000 2.666}        5.331           187.575         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                         {0.000 2.666}        5.331           187.575         
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in                                                                                               {0.000 5.331}        10.662          93.788          
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout                                                                                                        {0.000 4.998}        9.996           100.040         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ref_p                                                                                                                                                                      4.331        0.000                      0                   14        0.153        0.000                      0                   14        0.264        0.000                       0                    19  
qdriip_cq_p[0]                                                                                                                                                                                                                                                                                                             0.851        0.000                       0                     3  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk                                                                                                                                                           1.596        0.000                       0                    18  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv          2.702        0.000                      0                   36        0.693        0.000                      0                   36        1.752        0.000                       0                    10  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk                                                                                                                                                           1.596        0.000                       0                    18  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv          2.645        0.000                      0                   36        0.491        0.000                      0                   36        1.752        0.000                       0                    10  
sys_clk_p                                                                                                                                                                                                                                                                                                                  1.099        0.000                       0                     1  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk                                                                                                                                                                                                                                                                            0.184        0.000                       0                    10  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                                 1.628        0.000                      0                    2        0.149        0.000                      0                    2        0.798        0.000                       0                     9  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk                                                                                                                                                         1.596        0.000                       0                    11  
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv        2.220        0.000                      0                   44        0.814        0.000                      0                   44        1.751        0.000                       0                    12  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk                                                                                                                                                         1.596        0.000                       0                    10  
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv        2.278        0.000                      0                   36        0.495        0.000                      0                   36        1.751        0.000                       0                    10  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk                                                                                                                                                         1.596        0.000                       0                    10  
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv        3.259        0.000                      0                   40        0.239        0.000                      0                   40        1.751        0.000                       0                    11  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk                                                                                                                                                         1.596        0.000                       0                    12  
      u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv        2.859        0.000                      0                   48        0.145        0.000                      0                   48        1.751        0.000                       0                    13  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse                                                                                                                                                                                                                                                                             1.594        0.000                       0                     9  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out                                                                                                                                                                                                                                                          1.166        0.000                       0                     3  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                               1.103        0.000                      0                 6187       -0.066       -0.088                      3                 6187        1.416        0.000                       0                  2141  
    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in                                                                                                     4.053        0.000                      0                   13       -0.197       -0.197                      1                   13        4.981        0.000                       0                    17  
  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout                                                                                                                                                                                                                                                          8.925        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                         To Clock                                                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                         --------                                                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse                                                                                                                       u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                             1.080        0.000                      0                    2        0.764        0.000                      0                    2  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv       -0.175       -1.663                     24                   56        0.094        0.000                      0                   56  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv       -0.139       -1.165                     17                   46        0.010        0.000                      0                   46  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv        0.843        0.000                      0                   51       -0.325       -1.084                      9                   51  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv        0.470        0.000                      0                   61       -0.348       -0.919                      3                   61  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in                                                                                             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                             3.226        0.000                      0                    2       -0.291       -0.291                      1                    2  
u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                       u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in                                                                                                   3.399        0.000                      0                    1        0.111        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                    From Clock                                                    To Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                    ----------                                                    --------                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**                                                   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                      1.524        0.000                      0                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ref_p
  To Clock:  clk_ref_p

Setup :            0  Failing Endpoints,  Worst Slack        4.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
                            (rising edge-triggered cell FDPE clocked by clk_ref_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
                            (rising edge-triggered cell FDPE clocked by clk_ref_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_ref_p rise@5.000ns - clk_ref_p rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.259ns (42.529%)  route 0.350ns (57.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.221ns = ( 9.221 - 5.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_p rise edge)
                                                      0.000     0.000 r  
    AF14                                              0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    AF14                 IBUFDS (Prop_ibufds_I_O)     0.840     0.840 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref/O
                         net (fo=1, estimated)        1.992     2.832    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.925 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=18, estimated)       1.687     4.612    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0
    SLICE_X170Y253       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y253       FDPE (Prop_fdpe_C_Q)         0.259     4.871 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/Q
                         net (fo=1, estimated)        0.350     5.221    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in[8]
    SLICE_X170Y252       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_p rise edge)
                                                      5.000     5.000 r  
    AF14                                              0.000     5.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     5.000    clk_ref_p
    AF14                 IBUFDS (Prop_ibufds_I_O)     0.762     5.762 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref/O
                         net (fo=1, estimated)        1.892     7.654    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.737 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=18, estimated)       1.484     9.221    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0
    SLICE_X170Y252       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
                         clock pessimism              0.365     9.587    
                         clock uncertainty           -0.035     9.551    
    SLICE_X170Y252       FDPE (Setup_fdpe_C_D)        0.000     9.551    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  4.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
                            (rising edge-triggered cell FDPE clocked by clk_ref_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/D
                            (rising edge-triggered cell FDPE clocked by clk_ref_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_ref_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ref_p rise@0.000ns - clk_ref_p rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.938%)  route 0.109ns (52.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.636ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ref_p rise edge)
                                                      0.000     0.000 r  
    AF14                                              0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    AF14                 IBUFDS (Prop_ibufds_I_O)     0.463     0.463 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref/O
                         net (fo=1, estimated)        0.988     1.451    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.477 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=18, estimated)       0.781     2.258    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0
    SLICE_X171Y252       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y252       FDPE (Prop_fdpe_C_Q)         0.100     2.358 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/Q
                         net (fo=1, estimated)        0.109     2.466    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/p_0_in[12]
    SLICE_X171Y252       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ref_p rise edge)
                                                      0.000     0.000 r  
    AF14                                              0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    AF14                 IBUFDS (Prop_ibufds_I_O)     0.537     0.537 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/diff_clk_ref.u_ibufg_clk_ref/O
                         net (fo=1, estimated)        1.040     1.576    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_ibufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.606 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=18, estimated)       1.030     2.636    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0
    SLICE_X171Y252       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
                         clock pessimism             -0.364     2.273    
    SLICE_X171Y252       FDPE (Hold_fdpe_C_D)         0.041     2.314    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ref_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_ref_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y5  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y5  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/u_idelayctrl_200_REPLICATED_0/REFCLK
Low Pulse Width   Fast    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X171Y252   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         2.500       2.150      SLICE_X169Y253   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  qdriip_cq_p[0]
  To Clock:  qdriip_cq_p[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.851ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qdriip_cq_p[0]
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.666
Sources:            { qdriip_cq_n[0] qdriip_cq_p[0] }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFMR/I                n/a            1.250         2.666       1.416      BUFMRCE_X1Y11        u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/I
High Pulse Width  Slow    PHASER_IN/PHASEREFCLK  n/a            0.482         1.333       0.851      PHASER_IN_PHY_X1Y19  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/PHASEREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.666
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         2.666       1.596      ILOGIC_X1Y281  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.752ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.332ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise@5.332ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.326ns (15.509%)  route 1.776ns (84.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.636ns = ( 8.968 - 5.332 ) 
    Source Clock Delay      (SCD):    3.890ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  qdriip_cq_p[0] (IN)
                         net (fo=0)                   0.000     0.000    qdriip_cq_p[0]
    G10                  IBUF (Prop_ibuf_I_O)         0.806     0.806 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, estimated)        1.142     1.948    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.085     2.033 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, estimated)        0.467     2.500    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.193     3.693 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.154     3.847 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, estimated)       0.043     3.890    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
    ILOGIC_X1Y295        ISERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y295        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.326     4.216 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[0].gen_iserdes.iserdesq/Q3
                         net (fo=1, estimated)        1.776     5.992    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout[1]
    IN_FIFO_X1Y18        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise edge)
                                                      5.332     5.332 r  
    G10                                               0.000     5.332 r  qdriip_cq_p[0] (IN)
                         net (fo=0)                   0.000     5.332    qdriip_cq_p[0]
    G10                  IBUF (Prop_ibuf_I_O)         0.710     6.042 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, estimated)        1.085     7.127    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.076     7.203 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, estimated)        0.444     7.646    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.176     8.823 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.145     8.968 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, estimated)       0.000     8.968    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y18        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/WRCLK
                         clock pessimism              0.211     9.179    
                         clock uncertainty           -0.035     9.144    
    IN_FIFO_X1Y18        IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.450     8.694    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  2.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.142ns (30.131%)  route 0.329ns (69.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.483ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  qdriip_cq_p[0] (IN)
                         net (fo=0)                   0.000     0.000    qdriip_cq_p[0]
    G10                  IBUF (Prop_ibuf_I_O)         0.342     0.342 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, estimated)        0.566     0.908    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.030     0.938 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, estimated)        0.232     1.170    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.055     2.225 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.090     2.315 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, estimated)       0.169     2.483    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
    ILOGIC_X1Y231        ISERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y231        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.142     2.625 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/i_serdesq_[9].gen_iserdes.iserdesq/Q3
                         net (fo=1, estimated)        0.329     2.954    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_dout[37]
    IN_FIFO_X1Y18        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  qdriip_cq_p[0] (IN)
                         net (fo=0)                   0.000     0.000    qdriip_cq_p[0]
    G10                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, estimated)        0.596     1.016    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.034     1.050 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, estimated)        0.244     1.294    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.067     2.360 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y18  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.096     2.456 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, estimated)       0.000     2.456    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y18        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/WRCLK
                         clock pessimism             -0.142     2.315    
    IN_FIFO_X1Y18        IN_FIFO (Hold_in_fifo_WRCLK_D9[1])
                                                     -0.053     2.262    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.693    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv
Waveform(ns):       { 0.000 2.666 }
Period(ns):         5.332
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126         5.332       3.206      IN_FIFO_X1Y18  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914         2.666       1.752      IN_FIFO_X1Y18  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.914         2.666       1.752      IN_FIFO_X1Y18  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.666
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070         2.666       1.596      ILOGIC_X1Y279  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[10].gen_iserdes.iserdesq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.752ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.332ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise@5.332ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.326ns (14.711%)  route 1.890ns (85.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 8.963 - 5.332 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  qdriip_cq_p[0] (IN)
                         net (fo=0)                   0.000     0.000    qdriip_cq_p[0]
    G10                  IBUF (Prop_ibuf_I_O)         0.806     0.806 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, estimated)        1.142     1.948    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.085     2.033 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, estimated)        0.462     2.495    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.193     3.688 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.154     3.842 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, estimated)       0.043     3.885    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
    ILOGIC_X1Y336        ISERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y336        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.326     4.211 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[6].gen_iserdes.iserdesq/Q3
                         net (fo=1, estimated)        1.890     6.101    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout[25]
    IN_FIFO_X1Y19        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise edge)
                                                      5.332     5.332 r  
    G10                                               0.000     5.332 r  qdriip_cq_p[0] (IN)
                         net (fo=0)                   0.000     5.332    qdriip_cq_p[0]
    G10                  IBUF (Prop_ibuf_I_O)         0.710     6.042 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, estimated)        1.085     7.127    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.076     7.203 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, estimated)        0.439     7.642    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.176     8.818 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.145     8.963 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, estimated)       0.000     8.963    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y19        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/WRCLK
                         clock pessimism              0.211     9.174    
                         clock uncertainty           -0.035     9.139    
    IN_FIFO_X1Y19        IN_FIFO (Setup_in_fifo_WRCLK_D6[1])
                                                     -0.393     8.746    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  2.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/D3[1]
                            (rising edge-triggered cell IN_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.332ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.142ns (34.694%)  route 0.267ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  qdriip_cq_p[0] (IN)
                         net (fo=0)                   0.000     0.000    qdriip_cq_p[0]
    G10                  IBUF (Prop_ibuf_I_O)         0.342     0.342 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, estimated)        0.566     0.908    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.030     0.938 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, estimated)        0.229     1.167    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.055     2.222 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.090     2.312 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, estimated)       0.021     2.333    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
    ILOGIC_X1Y232        ISERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y232        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.142     2.475 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/i_serdesq_[3].gen_iserdes.iserdesq/Q3
                         net (fo=1, estimated)        0.267     2.743    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_dout[13]
    IN_FIFO_X1Y19        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/D3[1]
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  qdriip_cq_p[0] (IN)
                         net (fo=0)                   0.000     0.000    qdriip_cq_p[0]
    G10                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.buf_cq/O
                         net (fo=1, estimated)        0.596     1.016    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/cq_buf_clk[0]
    BUFMRCE_X1Y11        BUFMR (Prop_bufmr_I_O)       0.034     1.050 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq/O
                         net (fo=2, estimated)        0.241     1.291    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/gen_ibuf_cq.bufmr_cq_n_0
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_PHASEREFCLK_ICLK)
                                                      1.067     2.358 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLK
    PHASER_IN_PHY_X1Y19  PHASER_IN (Prop_phaser_in_ICLK_ICLKDIV)
                                                      0.096     2.454 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLKDIV
                         net (fo=10, estimated)       0.000     2.454    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y19        IN_FIFO                                      r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/WRCLK
                         clock pessimism             -0.142     2.312    
    IN_FIFO_X1Y19        IN_FIFO (Hold_in_fifo_WRCLK_D3[1])
                                                     -0.060     2.252    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.491    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv
Waveform(ns):       { 0.000 2.666 }
Period(ns):         5.332
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126         5.332       3.206      IN_FIFO_X1Y19  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914         2.666       1.752      IN_FIFO_X1Y19  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914         2.666       1.752      IN_FIFO_X1Y19  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.499 }
Period(ns):         4.998
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         4.998       3.927      PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        4.998       47.635     PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.499       1.099      PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.499       1.099      PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk
Waveform(ns):       { 0.167 0.833 }
Period(ns):         1.333
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072         1.333       0.261      PHASER_OUT_PHY_X1Y26  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.333       1.167      PHASER_OUT_PHY_X1Y26  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/FREQREFCLK
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482         0.666       0.185      PHASER_REF_X1Y5       u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.482         0.666       0.184      PHASER_OUT_PHY_X1Y20  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.798ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.666ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@2.666ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.576ns (60.632%)  route 0.374ns (39.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns = ( 5.129 - 2.666 ) 
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.560     2.654    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y6     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y6     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.576     3.230 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLEMPTY
                         net (fo=2, estimated)        0.374     3.604    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_1
    PHY_CONTROL_X1Y6     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      2.666     2.666 r  
    H9                                                0.000     2.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.666    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     3.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     4.524    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.597 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.532     5.129    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y6     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                         clock pessimism              0.163     5.292    
                         clock uncertainty           -0.051     5.240    
    PHY_CONTROL_X1Y6     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.008     5.232    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
  -------------------------------------------------------------------
                         required time                          5.232    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                  1.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLMSTREMPTY
                            (falling edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.340ns (53.706%)  route 0.293ns (46.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.564     0.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.977 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.278     1.255    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y6     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y6     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.340     1.595 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLEMPTY
                         net (fo=2, estimated)        0.293     1.888    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i_n_1
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.594     1.037    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.090 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.628     1.719    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                         clock pessimism             -0.114     1.605    
    PHY_CONTROL_X1Y5     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.133     1.738    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.666
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     PLLE2_ADV/CLKOUT1      n/a            1.071         2.666       1.595      PLLE2_ADV_X1Y6    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1      n/a            160.000       2.666       157.334    PLLE2_ADV_X1Y6    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK  n/a            0.535         1.333       0.798      PHY_CONTROL_X1Y5  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK  n/a            0.535         1.333       0.798      PHY_CONTROL_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.666
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.666       1.596      OLOGIC_X1Y204  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.814ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.331ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@5.331ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.552ns (18.517%)  route 2.429ns (81.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 10.361 - 5.331 ) 
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.554     2.648    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.182     4.830 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.971 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.000     4.971    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y26       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.552     5.523 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q5[1]
                         net (fo=1, estimated)        2.429     7.952    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5[1]
    OLOGIC_X1Y201        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      5.331     5.331 r  
    H9                                                0.000     5.331 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.331    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     6.109 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     7.189    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.262 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.526     7.789    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.124     9.913 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.046 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.315    10.361    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y201        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.256    10.617    
                         clock uncertainty           -0.051    10.566    
    OLOGIC_X1Y201        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394    10.172    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  2.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.150ns (14.882%)  route 0.858ns (85.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.593ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.564     0.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.977 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.275     1.252    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.906     3.158 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.241 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.000     3.241    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y26       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.150     3.391 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q2[0]
                         net (fo=1, estimated)        0.858     4.248    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2[0]
    OLOGIC_X1Y243        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.594     1.037    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.090 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.289     1.380    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.952     3.332 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.420 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.173     3.593    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y243        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.179     3.414    
    OLOGIC_X1Y243        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     3.435    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           4.248    
  -------------------------------------------------------------------
                         slack                                  0.814    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
Waveform(ns):       { 0.000 2.666 }
Period(ns):         5.331
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         5.331       3.205      OUT_FIFO_X1Y26  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914         2.666       1.751      OUT_FIFO_X1Y26  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         2.666       1.751      OUT_FIFO_X1Y26  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.666
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.666       1.596      OLOGIC_X1Y222  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[1].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.331ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@5.331ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.552ns (18.911%)  route 2.367ns (81.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.347 - 5.331 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.544     2.638    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.182     4.820 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     4.961 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, estimated)       0.000     4.961    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y27       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y27       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                      0.552     5.513 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/Q7[2]
                         net (fo=1, estimated)        2.367     7.880    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q7[2]
    OLOGIC_X1Y215        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      5.331     5.331 r  
    H9                                                0.000     5.331 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.331    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     6.109 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     7.189    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.262 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.517     7.779    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.124     9.903 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.036 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, estimated)       0.311    10.347    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OLOGIC_X1Y215        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.256    10.603    
                         clock uncertainty           -0.051    10.551    
    OLOGIC_X1Y215        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    10.157    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  2.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.155ns (22.558%)  route 0.532ns (77.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.564     0.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.977 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.270     1.247    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.906     3.153 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.236 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, estimated)       0.000     3.236    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y27       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y27       OUT_FIFO (Prop_out_fifo_RDCLK_Q3[0])
                                                      0.155     3.391 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/Q3[0]
                         net (fo=1, estimated)        0.532     3.923    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q3[0]
    OLOGIC_X1Y298        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.594     1.037    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.090 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.284     1.374    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.952     3.326 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.414 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, estimated)       0.171     3.585    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OLOGIC_X1Y298        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.179     3.406    
    OLOGIC_X1Y298        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     3.427    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           3.923    
  -------------------------------------------------------------------
                         slack                                  0.495    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
Waveform(ns):       { 0.000 2.666 }
Period(ns):         5.331
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         5.331       3.205      OUT_FIFO_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.666       1.751      OUT_FIFO_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK  n/a            0.914         2.666       1.751      OUT_FIFO_X1Y27  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.666
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.666       1.596      OLOGIC_X1Y245  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[10].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        3.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.331ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@5.331ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.552ns (28.454%)  route 1.388ns (71.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 10.971 - 5.331 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        1.198     3.292    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.182     5.474 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.615 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.000     5.615    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y20       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y20       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.552     6.167 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/Q9[2]
                         net (fo=1, estimated)        1.388     7.555    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q9[2]
    OLOGIC_X1Y202        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      5.331     5.331 r  
    H9                                                0.000     5.331 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.331    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     6.109 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     7.189    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.262 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        1.138     8.400    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.124    10.525 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.658 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.314    10.971    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OLOGIC_X1Y202        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.288    11.260    
                         clock uncertainty           -0.051    11.208    
    OLOGIC_X1Y202        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    10.814    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  3.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.154ns (35.591%)  route 0.279ns (64.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.928ns
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.564     0.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.977 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.594     1.571    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.906     3.477 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.560 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.000     3.560    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y20       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y20       OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.154     3.714 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/Q7[0]
                         net (fo=1, estimated)        0.279     3.993    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q7[0]
    OLOGIC_X1Y248        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.594     1.037    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.090 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.625     1.716    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.952     3.668 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.756 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.172     3.928    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OLOGIC_X1Y248        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.196     3.732    
    OLOGIC_X1Y248        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.021     3.753    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -3.753    
                         arrival time                           3.993    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
Waveform(ns):       { 0.000 2.666 }
Period(ns):         5.331
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         5.331       3.205      OUT_FIFO_X1Y20  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.666       1.751      OUT_FIFO_X1Y20  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         2.666       1.751      OUT_FIFO_X1Y20  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.666
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070         2.666       1.596      OLOGIC_X1Y228  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[0].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.331ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@5.331ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.552ns (23.549%)  route 1.792ns (76.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 10.975 - 5.331 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        1.198     3.292    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.182     5.474 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.141     5.615 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.000     5.615    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y22       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y22       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.552     6.167 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q2[0]
                         net (fo=1, estimated)        1.792     7.959    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2[0]
    OLOGIC_X1Y203        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      5.331     5.331 r  
    H9                                                0.000     5.331 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.331    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     6.109 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     7.189    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.262 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        1.138     8.400    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.124    10.525 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.658 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.317    10.975    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y203        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.288    11.263    
                         clock uncertainty           -0.051    11.212    
    OLOGIC_X1Y203        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    10.818    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  2.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.155ns (45.459%)  route 0.186ns (54.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.931ns
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.564     0.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.977 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.594     1.571    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.906     3.477 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.560 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.000     3.560    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y22       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y22       OUT_FIFO (Prop_out_fifo_RDCLK_Q8[2])
                                                      0.155     3.715 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q8[2]
                         net (fo=1, estimated)        0.186     3.901    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q8[2]
    OLOGIC_X1Y283        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.594     1.037    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.090 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.625     1.716    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.952     3.668 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.756 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.175     3.931    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y283        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.196     3.735    
    OLOGIC_X1Y283        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.021     3.756    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[8].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -3.756    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
Waveform(ns):       { 0.000 2.666 }
Period(ns):         5.331
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126         5.331       3.205      OUT_FIFO_X1Y22  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914         2.666       1.751      OUT_FIFO_X1Y22  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914         2.666       1.751      OUT_FIFO_X1Y22  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
Waveform(ns):       { 1.166 3.832 }
Period(ns):         42.650
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.071         42.650      41.579     PLLE2_ADV_X1Y6        u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       42.650      117.350    PLLE2_ADV_X1Y6        u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.072         2.666       1.594      PHASER_OUT_PHY_X1Y26  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
Waveform(ns):       { 0.000 2.666 }
Period(ns):         5.331
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            1.409         5.331       3.923      BUFHCE_X1Y72     u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.331       94.669     MMCME2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.666       1.166      MMCME2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.666       1.166      MMCME2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        1.103ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.066ns,  Total Violation       -0.088ns
PW    :            0  Failing Endpoints,  Worst Slack        1.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@2.666ns period=5.331ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg/D
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.331ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@5.331ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.613ns (15.877%)  route 3.248ns (84.123%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 8.953 - 5.331 ) 
    Source Clock Delay      (SCD):    4.121ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        1.177     3.271    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     3.374 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.742     4.116    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.119    -0.003 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, estimated)        2.185     2.182    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.275 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2139, estimated)     1.846     4.121    clk
    SLICE_X170Y308       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y308       FDRE (Prop_fdre_C_Q)         0.259     4.380 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/po_counter_read_val_reg[3]/Q
                         net (fo=2, estimated)        1.245     5.625    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/po_counter_read_val_w[0][3]
    SLICE_X169Y279       LUT4 (Prop_lut4_I1_O)        0.050     5.675 r  klane_stg3_left_r[3]_i_1/O
                         net (fo=5, estimated)        0.446     6.121    klane_stg3_left_r[3]_i_1_n_0
    SLICE_X169Y283       LUT4 (Prop_lut4_I2_O)        0.132     6.253 r  po_en_r_i_10/O
                         net (fo=1, estimated)        0.551     6.804    po_en_r_i_10_n_0
    SLICE_X169Y284       LUT6 (Prop_lut6_I0_O)        0.043     6.847 f  po_en_r_i_9/O
                         net (fo=1, estimated)        0.408     7.255    po_en_r_i_9_n_0
    SLICE_X162Y284       LUT6 (Prop_lut6_I1_O)        0.043     7.298 r  po_en_r_i_7/O
                         net (fo=1, estimated)        0.300     7.598    po_en_r_i_7_n_0
    SLICE_X162Y284       LUT5 (Prop_lut5_I4_O)        0.043     7.641 r  po_en_r_i_2/O
                         net (fo=1, estimated)        0.298     7.939    po_en_r_i_2_n_0
    SLICE_X162Y284       LUT6 (Prop_lut6_I0_O)        0.043     7.982 r  po_en_r_i_1/O
                         net (fo=1, routed)           0.000     7.982    po_en_r_i_1_n_0
    SLICE_X162Y284       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      5.331     5.331 r  
    H9                                                0.000     5.331 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.331    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     6.109 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     7.189    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.262 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        1.118     8.380    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     8.446 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.693     9.139    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.770     5.370 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, estimated)        2.076     7.445    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.528 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2139, estimated)     1.425     8.953    clk
    SLICE_X162Y284       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg/C
                         clock pessimism              0.151     9.104    
                         clock uncertainty           -0.053     9.051    
    SLICE_X162Y284       FDRE (Setup_fdre_C_D)        0.034     9.085    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_po_adj/po_en_r_reg
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  1.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.066ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].lat_adj_done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@2.666ns period=5.331ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.cal_stage2_done_reg/D
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.666%)  route 0.165ns (56.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.564     0.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.977 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        0.584     1.561    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     1.584 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.383     1.967    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.970    -0.003 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, estimated)        1.084     1.081    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.107 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2139, estimated)     0.702     1.809    clk
    SLICE_X168Y249       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].lat_adj_done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y249       FDRE (Prop_fdre_C_Q)         0.100     1.909 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.inc_lat_inst[0].lat_adj_done_reg[0]/Q
                         net (fo=2, estimated)        0.165     2.074    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/lat_adj_done[0]
    SLICE_X168Y251       LUT2 (Prop_lut2_I0_O)        0.028     2.102 r  adj_lat_inst.cal_stage2_done_i_1/O
                         net (fo=1, routed)           0.000     2.102    adj_lat_inst.cal_stage2_done_i_1_n_0
    SLICE_X168Y251       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.cal_stage2_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.594     1.037    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.090 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        0.614     1.705    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     1.750 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.535     2.285    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.298    -0.013 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, estimated)        1.141     1.128    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.158 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2139, estimated)     1.030     2.188    clk
    SLICE_X168Y251       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.cal_stage2_done_reg/C
                         clock pessimism             -0.080     2.108    
    SLICE_X168Y251       FDRE (Hold_fdre_C_D)         0.060     2.168    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/u_qdr_rld_phy_read_stage2_cal/adj_lat_inst.cal_stage2_done_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                 -0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
Waveform(ns):       { 0.000 2.666 }
Period(ns):         5.331
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     PHY_CONTROL/PHYCLK  n/a            2.500         5.331       2.831      PHY_CONTROL_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       5.331       94.669     MMCME2_ADV_X1Y6   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Low Pulse Width   Slow    PHY_CONTROL/PHYCLK  n/a            1.250         2.666       1.416      PHY_CONTROL_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCLK
High Pulse Width  Fast    PHY_CONTROL/PHYCLK  n/a            1.250         2.666       1.416      PHY_CONTROL_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/PHYCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        4.053ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.197ns,  Total Violation       -0.197ns
PW    :            0  Failing Endpoints,  Worst Slack        4.981ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@5.331ns period=10.662ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/R
                            (rising edge-triggered cell IDDR clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@5.331ns period=10.662ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.331ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in fall@5.331ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.223ns (27.702%)  route 0.582ns (72.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns = ( 9.391 - 5.331 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        1.177     3.271    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     3.374 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.742     4.116    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.119    -0.003 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, estimated)        2.185     2.182    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.275 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, estimated)       1.844     4.119    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    SLICE_X171Y339       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y339       FDPE (Prop_fdpe_C_Q)         0.223     4.342 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg/Q
                         net (fo=1, estimated)        0.582     4.924    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1
    ILOGIC_X1Y344        IDDR                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/R
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in fall edge)
                                                      5.331     5.331 f  
    H9                                                0.000     5.331 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.331    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     6.109 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     7.189    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.262 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        1.118     8.380    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     8.446 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.693     9.139    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.770     5.370 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, estimated)        2.076     7.445    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.528 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, estimated)       1.863     9.391    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    ILOGIC_X1Y344        IDDR                                         f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/C
                         clock pessimism              0.262     9.653    
                         clock uncertainty           -0.070     9.583    
    ILOGIC_X1Y344        IDDR (Setup_iddr_C_R)       -0.606     8.977    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  4.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.197ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@5.331ns period=10.662ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/R
                            (rising edge-triggered cell IDDR clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@5.331ns period=10.662ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.100ns (25.732%)  route 0.289ns (74.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.564     0.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.977 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        0.584     1.561    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     1.584 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.383     1.967    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.970    -0.003 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, estimated)        1.084     1.081    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.107 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, estimated)       0.858     1.965    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    SLICE_X171Y339       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y339       FDPE (Prop_fdpe_C_Q)         0.100     2.065 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1_reg/Q
                         net (fo=1, estimated)        0.289     2.353    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r1
    ILOGIC_X1Y344        IDDR                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/R
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.594     1.037    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.090 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        0.614     1.705    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     1.750 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.535     2.285    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.298    -0.013 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, estimated)        1.141     1.128    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.158 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, estimated)       1.286     2.444    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    ILOGIC_X1Y344        IDDR                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/C
                         clock pessimism             -0.285     2.159    
    ILOGIC_X1Y344        IDDR (Hold_iddr_C_R)         0.392     2.551    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                 -0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
Waveform(ns):       { 0.000 5.331 }
Period(ns):         10.662
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.662      9.254      BUFGCTRL_X0Y17   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.662      202.698    MMCME2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.331       4.981      SLICE_X171Y303   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         5.331       4.981      SLICE_X171Y337   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rst_sync_r_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout
Waveform(ns):       { 0.000 4.998 }
Period(ns):         9.996
Sources:            { u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         9.996       8.925      PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        9.996       42.637     PLLE2_ADV_X1Y6  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.080ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
                            (clock source 'u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse'  {rise@1.166ns fall@3.832ns period=42.650ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/SYNCIN
                            (falling edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.499ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@2.666ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse rise@1.166ns)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 5.741 - 2.666 ) 
    Source Clock Delay      (SCD):    2.094ns = ( 3.260 - 1.166 ) 
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse rise edge)
                                                      1.166     1.166 r  
    H9                                                0.000     1.166 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     1.166    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     2.046 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     3.183    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.260 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
                         net (fo=8, estimated)        1.204     4.464    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      2.666     2.666 r  
    H9                                                0.000     2.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.666    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     3.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     4.524    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.597 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        1.144     5.741    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                         clock pessimism              0.163     5.903    
                         clock uncertainty           -0.191     5.712    
    PHY_CONTROL_X1Y5     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.168     5.544    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
  -------------------------------------------------------------------
                         required time                          5.544    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                  1.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
                            (clock source 'u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse'  {rise@1.166ns fall@3.832ns period=42.650ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/SYNCIN
                            (falling edge-triggered cell PHY_CONTROL clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.166ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise@2.666ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse fall@3.832ns)
  Data Path Delay:        1.144ns  (logic 0.000ns (0.000%)  route 1.144ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns = ( 5.964 - 2.666 ) 
    Source Clock Delay      (SCD):    1.931ns = ( 5.763 - 3.832 ) 
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse fall edge)
                                                      3.832     3.832 f  
    H9                                                0.000     3.832 f  sys_clk_p (IN)
                         net (fo=0)                   0.000     3.832    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     4.610 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     5.690    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.763 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT2
                         net (fo=8, estimated)        1.144     6.907    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk rise edge)
                                                      2.666     2.666 r  
    H9                                                0.000     2.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.666    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     3.546 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     4.683    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.760 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        1.204     5.964    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHY_CONTROL_X1Y5     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/MEMREFCLK
                         clock pessimism             -0.163     5.801    
                         clock uncertainty            0.191     5.992    
    PHY_CONTROL_X1Y5     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.151     6.143    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
  -------------------------------------------------------------------
                         required time                         -6.143    
                         arrival time                           6.907    
  -------------------------------------------------------------------
                         slack                                  0.764    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv

Setup :           24  Failing Endpoints,  Worst Slack       -0.175ns,  Total Violation       -1.663ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.175ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.666ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@5.331ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise@2.666ns)
  Data Path Delay:        2.844ns  (logic 0.415ns (14.592%)  route 2.429ns (85.408%))
  Logic Levels:           1  (OUT_FIFO=1)
  Clock Path Skew:        0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 10.361 - 5.331 ) 
    Source Clock Delay      (SCD):    4.830ns = ( 7.495 - 2.666 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise edge)
                                                      2.666     2.666 r  
    H9                                                0.000     2.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.666    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     3.546 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     4.683    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.760 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.554     5.314    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.182     7.495 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     7.796 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, estimated)        0.000     7.796    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y26       OUT_FIFO (Prop_out_fifo_RDEN_Q5[1])
                                                      0.114     7.910 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q5[1]
                         net (fo=1, estimated)        2.429    10.339    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q5[1]
    OLOGIC_X1Y201        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      5.331     5.331 r  
    H9                                                0.000     5.331 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.331    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     6.109 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     7.189    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.262 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.526     7.789    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.124     9.913 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.046 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.315    10.361    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y201        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.248    10.609    
                         clock uncertainty           -0.051    10.558    
    OLOGIC_X1Y201        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.394    10.164    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.164    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                 -0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.564     0.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.977 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.275     1.252    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.906     3.158 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.330 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, estimated)        0.000     3.330    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.594     1.037    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.090 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.289     1.380    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.952     3.332 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y26 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.420 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=12, estimated)       0.000     3.420    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y26       OUT_FIFO                                     r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/RDCLK
                         clock pessimism             -0.174     3.246    
    OUT_FIFO_X1Y26       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.010     3.236    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv

Setup :           17  Failing Endpoints,  Worst Slack       -0.139ns,  Total Violation       -1.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.139ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.666ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@5.331ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk rise@2.666ns)
  Data Path Delay:        2.803ns  (logic 0.436ns (15.555%)  route 2.367ns (84.445%))
  Logic Levels:           1  (OUT_FIFO=1)
  Clock Path Skew:        0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.347 - 5.331 ) 
    Source Clock Delay      (SCD):    4.820ns = ( 7.485 - 2.666 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk rise edge)
                                                      2.666     2.666 r  
    H9                                                0.000     2.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.666    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     3.546 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     4.683    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.760 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.544     5.304    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.182     7.485 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     7.786 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, estimated)        0.000     7.786    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y27       OUT_FIFO (Prop_out_fifo_RDEN_Q7[2])
                                                      0.135     7.921 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo/Q7[2]
                         net (fo=1, estimated)        2.367    10.288    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/of_q7[2]
    OLOGIC_X1Y215        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      5.331     5.331 r  
    H9                                                0.000     5.331 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.331    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     6.109 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     7.189    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.262 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.517     7.779    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.124     9.903 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.036 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, estimated)       0.311    10.347    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OLOGIC_X1Y215        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.248    10.595    
                         clock uncertainty           -0.051    10.543    
    OLOGIC_X1Y215        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    10.149    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[7].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.149    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                 -0.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.272ns (31.067%)  route 0.604ns (68.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.174ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.564     0.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.977 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.270     1.247    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.906     3.153 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.425 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OSERDESRST
                         net (fo=10, estimated)       0.604     4.028    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/os_rst
    OLOGIC_X1Y298        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.594     1.037    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.090 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.284     1.374    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.952     3.326 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y27 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.414 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=10, estimated)       0.171     3.585    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv
    OLOGIC_X1Y298        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.174     3.411    
    OLOGIC_X1Y298        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     4.018    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -4.018    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.010    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            9  Failing Endpoints,  Worst Slack       -0.325ns,  Total Violation       -1.084ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.666ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@5.331ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk rise@2.666ns)
  Data Path Delay:        1.824ns  (logic 0.436ns (23.904%)  route 1.388ns (76.096%))
  Logic Levels:           1  (OUT_FIFO=1)
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.640ns = ( 10.971 - 5.331 ) 
    Source Clock Delay      (SCD):    5.474ns = ( 8.139 - 2.666 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk rise edge)
                                                      2.666     2.666 r  
    H9                                                0.000     2.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.666    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     3.546 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     4.683    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.760 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        1.198     5.958    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.182     8.139 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     8.440 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, estimated)        0.000     8.440    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y20       OUT_FIFO (Prop_out_fifo_RDEN_Q9[2])
                                                      0.135     8.575 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo/Q9[2]
                         net (fo=1, estimated)        1.388     9.963    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/of_q9[2]
    OLOGIC_X1Y202        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      5.331     5.331 r  
    H9                                                0.000     5.331 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.331    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     6.109 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     7.189    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.262 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        1.138     8.400    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.124    10.525 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.658 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.314    10.971    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OLOGIC_X1Y202        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.280    11.252    
                         clock uncertainty           -0.051    11.200    
    OLOGIC_X1Y202        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.394    10.806    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[9].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                  0.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.325ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.272ns (50.206%)  route 0.270ns (49.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.928ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    0.191ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.564     0.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.977 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.594     1.571    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.906     3.477 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.749 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OSERDESRST
                         net (fo=11, estimated)       0.270     4.019    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/os_rst
    OLOGIC_X1Y270        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.594     1.037    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.090 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.625     1.716    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.952     3.668 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y20 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.756 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=11, estimated)       0.172     3.928    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv
    OLOGIC_X1Y270        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.191     3.737    
    OLOGIC_X1Y270        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     4.344    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/qdr_rld_byte_group_io/o_serdesd_[3].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                 -0.325    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.348ns,  Total Violation       -0.919ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.666ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@5.331ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise@2.666ns)
  Data Path Delay:        2.201ns  (logic 0.409ns (18.582%)  route 1.792ns (81.418%))
  Logic Levels:           1  (OUT_FIFO=1)
  Clock Path Skew:        0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 10.975 - 5.331 ) 
    Source Clock Delay      (SCD):    5.474ns = ( 8.139 - 2.666 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise edge)
                                                      2.666     2.666 r  
    H9                                                0.000     2.666 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     2.666    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     3.546 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     4.683    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     4.760 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        1.198     5.958    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.182     8.139 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.301     8.440 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/RDENABLE
                         net (fo=1, estimated)        0.000     8.440    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y22       OUT_FIFO (Prop_out_fifo_RDEN_Q2[0])
                                                      0.108     8.548 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo/Q2[0]
                         net (fo=1, estimated)        1.792    10.340    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/of_q2[0]
    OLOGIC_X1Y203        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      5.331     5.331 r  
    H9                                                0.000     5.331 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.331    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     6.109 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     7.189    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.262 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        1.138     8.400    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.124    10.525 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.133    10.658 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.317    10.975    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y203        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism              0.280    11.255    
                         clock uncertainty           -0.051    11.204    
    OLOGIC_X1Y203        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.394    10.810    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[2].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  0.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.348ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk  {rise@0.000ns fall@1.333ns period=2.666ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.272ns (51.965%)  route 0.251ns (48.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.932ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    0.191ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.564     0.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.977 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.594     1.571    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.906     3.477 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.749 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OSERDESRST
                         net (fo=13, estimated)       0.251     4.000    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/os_rst
    OLOGIC_X1Y284        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.594     1.037    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.090 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT1
                         net (fo=8, estimated)        0.625     1.716    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.952     3.668 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLK
    PHASER_OUT_PHY_X1Y22 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.756 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out/OCLKDIV
                         net (fo=13, estimated)       0.176     3.932    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv
    OLOGIC_X1Y284        OSERDESE2                                    r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i/CLKDIV
                         clock pessimism             -0.191     3.741    
    OLOGIC_X1Y284        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     4.348    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/qdr_rld_byte_group_io/o_serdesd_[5].gen_oserdes_uni.gen_oserdes_uni_notri.oserdes_d_i
  -------------------------------------------------------------------
                         required time                         -4.348    
                         arrival time                           4.000    
  -------------------------------------------------------------------
                         slack                                 -0.348    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        3.226ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.291ns,  Total Violation       -0.291ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/C
                            (rising edge-triggered cell IDDR clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@5.331ns period=10.662ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/no_eXes.pos_edge_samp_reg/D
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.331ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@5.331ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.392ns (32.585%)  route 0.811ns (67.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 9.132 - 5.331 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    -0.042ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     0.880 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     2.017    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.094 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        1.177     3.271    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     3.374 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.742     4.116    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.119    -0.003 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, estimated)        2.185     2.182    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.275 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, estimated)       2.133     4.408    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    ILOGIC_X1Y344        IDDR                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y344        IDDR (Prop_iddr_C_Q1)        0.392     4.800 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/u_phase_detector/Q1
                         net (fo=1, estimated)        0.811     5.611    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/q1
    SLICE_X171Y320       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/no_eXes.pos_edge_samp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      5.331     5.331 r  
    H9                                                0.000     5.331 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.331    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778     6.109 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080     7.189    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.262 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        1.118     8.380    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066     8.446 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.693     9.139    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.770     5.370 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, estimated)        2.076     7.445    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.528 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2139, estimated)     1.604     9.132    clk
    SLICE_X171Y320       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/no_eXes.pos_edge_samp_reg/C
                         clock pessimism             -0.042     9.091    
                         clock uncertainty           -0.189     8.902    
    SLICE_X171Y320       FDRE (Setup_fdre_C_D)       -0.065     8.837    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_phy_wr_top/u_qdr_phy_poc_pd0/no_eXes.pos_edge_samp_reg
  -------------------------------------------------------------------
                         required time                          8.837    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  3.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.291ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/C
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@5.331ns period=10.662ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r_reg/D
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@2.666ns period=5.331ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.417%)  route 0.160ns (55.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.564     0.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.977 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        0.584     1.561    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     1.584 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.383     1.967    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.970    -0.003 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, estimated)        1.084     1.081    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.107 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, estimated)       0.860     1.967    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    SLICE_X171Y303       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y303       FDRE (Prop_fdre_C_Q)         0.100     2.067 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/Q
                         net (fo=1, estimated)        0.160     2.227    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r
    SLICE_X171Y300       LUT2 (Prop_lut2_I1_O)        0.028     2.255 r  mmcm_hi0_r_i_1/O
                         net (fo=1, routed)           0.000     2.255    mmcm_hi0_r_i_1_n_0
    SLICE_X171Y300       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.594     1.037    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.090 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        0.614     1.705    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     1.750 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.535     2.285    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.298    -0.013 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, estimated)        1.141     1.128    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.158 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2139, estimated)     1.130     2.288    clk
    SLICE_X171Y300       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r_reg/C
                         clock pessimism              0.010     2.298    
                         clock uncertainty            0.189     2.486    
    SLICE_X171Y300       FDRE (Hold_fdre_C_D)         0.060     2.546    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_hi0_r_reg
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                 -0.291    





---------------------------------------------------------------------------------------------------
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  To Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in

Setup :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@2.666ns period=5.331ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/D
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@5.331ns period=10.662ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.331ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@10.662ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@5.331ns)
  Data Path Delay:        1.436ns  (logic 0.272ns (18.942%)  route 1.164ns (81.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 14.474 - 10.662 ) 
    Source Clock Delay      (SCD):    3.962ns = ( 9.293 - 5.331 ) 
    Clock Pessimism Removal (CPR):    -0.042ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      5.331     5.331 r  
    H9                                                0.000     5.331 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.331    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.880     6.211 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.137     7.348    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     7.425 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        1.177     8.602    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     8.705 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.742     9.447    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.119     5.328 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, estimated)        2.185     7.513    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     7.606 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2139, estimated)     1.687     9.293    clk
    SLICE_X168Y298       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y298       FDPE (Prop_fdpe_C_Q)         0.223     9.516 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2/Q
                         net (fo=20, estimated)       0.658    10.174    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0
    SLICE_X171Y312       LUT1 (Prop_lut1_I0_O)        0.049    10.223 r  first_rising_ps_clk_r_i_1/O
                         net (fo=1, estimated)        0.506    10.729    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_ns
    SLICE_X171Y303       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                     10.662    10.662 r  
    H9                                                0.000    10.662 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.662    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.778    11.440 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        1.080    12.521    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.594 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        1.118    13.712    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066    13.778 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.693    14.471    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.770    10.701 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, estimated)        2.076    12.777    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.860 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, estimated)       1.614    14.474    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    SLICE_X171Y303       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/C
                         clock pessimism             -0.042    14.432    
                         clock uncertainty           -0.189    14.243    
    SLICE_X171Y303       FDRE (Setup_fdre_C_D)       -0.115    14.128    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  3.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@2.666ns period=5.331ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/D
                            (rising edge-triggered cell FDRE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in  {rise@0.000ns fall@5.331ns period=10.662ns})
  Path Group:             u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise@0.000ns - u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.130ns (18.381%)  route 0.577ns (81.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.564     0.927    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.977 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        0.584     1.561    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     1.584 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.383     1.967    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.970    -0.003 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, estimated)        1.084     1.081    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.107 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufg_clkdiv0/O
                         net (fo=2139, estimated)     0.781     1.888    clk
    SLICE_X168Y298       FDPE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y298       FDPE (Prop_fdpe_C_Q)         0.100     1.988 f  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2/Q
                         net (fo=20, estimated)       0.326     2.314    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0
    SLICE_X171Y312       LUT1 (Prop_lut1_I0_O)        0.030     2.344 r  first_rising_ps_clk_r_i_1/O
                         net (fo=1, estimated)        0.251     2.595    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_ns
    SLICE_X171Y303       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=1, estimated)        0.594     1.037    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.090 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, estimated)        0.614     1.705    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     1.750 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, estimated)        0.535     2.285    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.298    -0.013 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.mmcm_i/CLKOUT0
                         net (fo=1, estimated)        1.141     1.128    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.158 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/gen_mmcm.u_bufg_mmcm_ps_clk/O
                         net (fo=15, estimated)       1.129     2.287    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mmcm_ps_clk
    SLICE_X171Y303       FDRE                                         r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg/C
                         clock pessimism              0.010     2.297    
                         clock uncertainty            0.189     2.485    
    SLICE_X171Y303       FDRE (Hold_fdre_C_D)        -0.001     2.484    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/first_rising_ps_clk_r_reg
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.524ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i  {rise@0.000ns fall@2.666ns period=5.331ns})
  Destination:            u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.476ns  (logic 0.223ns (15.108%)  route 1.253ns (84.892%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y297                                    0.000     0.000 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg/C
    SLICE_X168Y297       FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1_reg/Q
                         net (fo=41, estimated)       1.253     1.476    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/rstdiv0_sync_r1
    PHY_CONTROL_X1Y6     PHY_CONTROL                                  r  u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    PHY_CONTROL_X1Y6     PHY_CONTROL                  0.000     3.000    u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i
                         output delay                -0.000     3.000    
  -------------------------------------------------------------------
                         required time                          3.000    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                  1.524    





