#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557576f2f100 .scope module, "instruction_set_model" "instruction_set_model" 2 8;
 .timescale 0 0;
P_0x557576f22a20 .param/l "ADDRSIZE" 0 2 15, +C4<00000000000000000000000000001100>;
P_0x557576f22a60 .param/l "CYCLE" 0 2 13, +C4<00000000000000000000000000001010>;
P_0x557576f22aa0 .param/l "MAXREGS" 0 2 17, +C4<00000000000000000000000000010000>;
P_0x557576f22ae0 .param/l "MEMSIZE" 0 2 16, +C4<00000000000000000000000000000001000000000000>;
P_0x557576f22b20 .param/l "SBITS" 0 2 18, +C4<00000000000000000000000000000101>;
P_0x557576f22b60 .param/l "WIDTH" 0 2 14, +C4<00000000000000000000000000100000>;
v0x557576f50f80 .array "MEM", 4095 0, 31 0;
v0x557576f51060 .array "RFILE", 15 0, 31 0;
v0x557576f51120_0 .var "dir", 0 0;
v0x557576f511c0_0 .var/i "i", 31 0;
v0x557576f512a0_0 .var "ir", 31 0;
v0x557576f513d0_0 .var "pc", 11 0;
v0x557576f514b0_0 .var "psr", 4 0;
v0x557576f51590_0 .var "reset", 0 0;
v0x557576f51650_0 .var "result", 32 0;
v0x557576f51730_0 .var "src1", 31 0;
v0x557576f51810_0 .var "src2", 31 0;
S_0x557576f2f460 .scope task, "apply_reset" "apply_reset" 2 252, 2 252 0, S_0x557576f2f100;
 .timescale 0 0;
TD_instruction_set_model.apply_reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557576f51590_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557576f51590_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x557576f513d0_0, 0, 12;
    %end;
S_0x557576f2f630 .scope function, "checkcond" "checkcond" 2 109, 2 109 0, S_0x557576f2f100;
 .timescale 0 0;
v0x557576f2f800_0 .var "ccode", 4 0;
v0x557576f4f520_0 .var "checkcond", 0 0;
TD_instruction_set_model.checkcond ;
    %load/vec4 v0x557576f2f800_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x557576f514b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x557576f4f520_0, 0, 1;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x557576f514b0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x557576f4f520_0, 0, 1;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x557576f514b0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x557576f4f520_0, 0, 1;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x557576f514b0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x557576f4f520_0, 0, 1;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x557576f514b0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x557576f4f520_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557576f4f520_0, 0, 1;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %end;
S_0x557576f4f5e0 .scope task, "clearcondcode" "clearcondcode" 2 122, 2 122 0, S_0x557576f2f100;
 .timescale 0 0;
TD_instruction_set_model.clearcondcode ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557576f514b0_0, 0, 5;
    %end;
S_0x557576f4f7e0 .scope task, "disprm" "disprm" 2 262, 2 262 0, S_0x557576f2f100;
 .timescale 0 0;
v0x557576f4f9b0_0 .var "adr1", 11 0;
v0x557576f4fa90_0 .var "adr2", 11 0;
v0x557576f4fb70_0 .var "rm", 0 0;
TD_instruction_set_model.disprm ;
    %load/vec4 v0x557576f4fb70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.7, 4;
T_3.9 ;
    %load/vec4 v0x557576f4f9b0_0;
    %load/vec4 v0x557576f4fa90_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_3.10, 5;
    %vpi_call 2 269 "$display", "REGFILE[%d] = %d\012 ", v0x557576f4f9b0_0, &A<v0x557576f51060, v0x557576f4f9b0_0 > {0 0 0};
    %load/vec4 v0x557576f4f9b0_0;
    %addi 1, 0, 12;
    %store/vec4 v0x557576f4f9b0_0, 0, 12;
    %jmp T_3.9;
T_3.10 ;
    %jmp T_3.8;
T_3.7 ;
T_3.11 ;
    %load/vec4 v0x557576f4f9b0_0;
    %load/vec4 v0x557576f4fa90_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz T_3.12, 5;
    %load/vec4 v0x557576f4f9b0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x557576f50f80, 4;
    %vpi_call 2 276 "$display", "MEM[%d]=%d\012 ", v0x557576f4f9b0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x557576f4f9b0_0;
    %addi 1, 0, 12;
    %store/vec4 v0x557576f4f9b0_0, 0, 12;
    %jmp T_3.11;
T_3.12 ;
T_3.8 ;
    %end;
S_0x557576f4fc40 .scope task, "execute" "execute" 2 146, 2 146 0, S_0x557576f2f100;
 .timescale 0 0;
TD_instruction_set_model.execute ;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %vpi_call 2 233 "$display", "Error : Illegal Opcode . " {0 0 0};
    %jmp T_4.24;
T_4.13 ;
    %jmp T_4.24;
T_4.14 ;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 4, 24, 6;
    %pad/u 5;
    %store/vec4 v0x557576f2f800_0, 0, 5;
    %fork TD_instruction_set_model.checkcond, S_0x557576f2f630;
    %join;
    %load/vec4  v0x557576f4f520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.25, 4;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x557576f513d0_0, 0, 12;
T_4.25 ;
    %jmp T_4.24;
T_4.15 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x557576f4f5e0;
    %join;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.27, 8;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0x557576f51060, 4, 0;
    %jmp T_4.28;
T_4.27 ;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 12, 5;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x557576f50f80, 4;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0x557576f51060, 4, 0;
T_4.28 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x557576f51060, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557576f50cb0_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x557576f50ae0;
    %join;
    %jmp T_4.24;
T_4.16 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x557576f4f5e0;
    %join;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x557576f50f80, 4, 0;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v0x557576f51060, 4;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x557576f50f80, 4, 0;
T_4.30 ;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 1, 27, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557576f50cb0_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x557576f50ae0;
    %join;
    %jmp T_4.32;
T_4.31 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v0x557576f51060, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557576f50cb0_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x557576f50ae0;
    %join;
T_4.32 ;
    %jmp T_4.24;
T_4.17 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x557576f4f5e0;
    %join;
    %load/vec4 v0x557576f512a0_0;
    %store/vec4 v0x557576f506b0_0, 0, 32;
    %fork TD_instruction_set_model.getsrc, S_0x557576f503e0;
    %join;
    %load/vec4  v0x557576f505b0_0;
    %store/vec4 v0x557576f51730_0, 0, 32;
    %load/vec4 v0x557576f512a0_0;
    %store/vec4 v0x557576f50300_0, 0, 32;
    %fork TD_instruction_set_model.getdst, S_0x557576f50030;
    %join;
    %load/vec4  v0x557576f50200_0;
    %store/vec4 v0x557576f51810_0, 0, 32;
    %load/vec4 v0x557576f51730_0;
    %pad/u 33;
    %load/vec4 v0x557576f51810_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x557576f51650_0, 0, 33;
    %load/vec4 v0x557576f51650_0;
    %store/vec4 v0x557576f50cb0_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x557576f50ae0;
    %join;
    %jmp T_4.24;
T_4.18 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x557576f4f5e0;
    %join;
    %load/vec4 v0x557576f512a0_0;
    %store/vec4 v0x557576f506b0_0, 0, 32;
    %fork TD_instruction_set_model.getsrc, S_0x557576f503e0;
    %join;
    %load/vec4  v0x557576f505b0_0;
    %store/vec4 v0x557576f51730_0, 0, 32;
    %load/vec4 v0x557576f512a0_0;
    %store/vec4 v0x557576f50300_0, 0, 32;
    %fork TD_instruction_set_model.getdst, S_0x557576f50030;
    %join;
    %load/vec4  v0x557576f50200_0;
    %store/vec4 v0x557576f51810_0, 0, 32;
    %load/vec4 v0x557576f51730_0;
    %pad/u 33;
    %load/vec4 v0x557576f51810_0;
    %pad/u 33;
    %mul;
    %store/vec4 v0x557576f51650_0, 0, 33;
    %load/vec4 v0x557576f51650_0;
    %store/vec4 v0x557576f50cb0_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x557576f50ae0;
    %join;
    %jmp T_4.24;
T_4.19 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x557576f4f5e0;
    %join;
    %load/vec4 v0x557576f512a0_0;
    %store/vec4 v0x557576f506b0_0, 0, 32;
    %fork TD_instruction_set_model.getsrc, S_0x557576f503e0;
    %join;
    %load/vec4  v0x557576f505b0_0;
    %store/vec4 v0x557576f51730_0, 0, 32;
    %load/vec4 v0x557576f51730_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0x557576f51650_0, 0, 33;
    %load/vec4 v0x557576f51650_0;
    %store/vec4 v0x557576f50cb0_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x557576f50ae0;
    %join;
    %jmp T_4.24;
T_4.20 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x557576f4f5e0;
    %join;
    %load/vec4 v0x557576f512a0_0;
    %store/vec4 v0x557576f506b0_0, 0, 32;
    %fork TD_instruction_set_model.getsrc, S_0x557576f503e0;
    %join;
    %load/vec4  v0x557576f505b0_0;
    %store/vec4 v0x557576f51730_0, 0, 32;
    %load/vec4 v0x557576f512a0_0;
    %store/vec4 v0x557576f50300_0, 0, 32;
    %fork TD_instruction_set_model.getdst, S_0x557576f50030;
    %join;
    %load/vec4  v0x557576f50200_0;
    %store/vec4 v0x557576f51810_0, 0, 32;
    %load/vec4 v0x557576f51730_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x557576f511c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x557576f511c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_4.33, 8;
    %load/vec4 v0x557576f51810_0;
    %pad/u 33;
    %load/vec4 v0x557576f511c0_0;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_4.34, 8;
T_4.33 ; End of true expr.
    %load/vec4 v0x557576f51810_0;
    %pad/u 33;
    %load/vec4 v0x557576f511c0_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_4.34, 8;
 ; End of false expr.
    %blend;
T_4.34;
    %store/vec4 v0x557576f51650_0, 0, 33;
    %load/vec4 v0x557576f51650_0;
    %store/vec4 v0x557576f50cb0_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x557576f50ae0;
    %join;
    %jmp T_4.24;
T_4.21 ;
    %fork TD_instruction_set_model.clearcondcode, S_0x557576f4f5e0;
    %join;
    %load/vec4 v0x557576f512a0_0;
    %store/vec4 v0x557576f506b0_0, 0, 32;
    %fork TD_instruction_set_model.getsrc, S_0x557576f503e0;
    %join;
    %load/vec4  v0x557576f505b0_0;
    %store/vec4 v0x557576f51730_0, 0, 32;
    %load/vec4 v0x557576f512a0_0;
    %store/vec4 v0x557576f50300_0, 0, 32;
    %fork TD_instruction_set_model.getdst, S_0x557576f50030;
    %join;
    %load/vec4  v0x557576f50200_0;
    %store/vec4 v0x557576f51810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x557576f51730_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_4.35, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.36, 8;
T_4.35 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.36, 8;
 ; End of false expr.
    %blend;
T_4.36;
    %pad/s 1;
    %store/vec4 v0x557576f51120_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x557576f51730_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_4.37, 8;
    %load/vec4 v0x557576f51730_0;
    %jmp/1 T_4.38, 8;
T_4.37 ; End of true expr.
    %load/vec4 v0x557576f51730_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/0 T_4.38, 8;
 ; End of false expr.
    %blend;
T_4.38;
    %store/vec4 v0x557576f511c0_0, 0, 32;
T_4.39 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x557576f511c0_0;
    %cmp/s;
    %jmp/0xz T_4.40, 5;
    %load/vec4 v0x557576f51120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.41, 4;
    %load/vec4 v0x557576f51810_0;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x557576f51650_0, 0, 33;
    %load/vec4 v0x557576f51810_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557576f51650_0, 4, 1;
    %jmp T_4.42;
T_4.41 ;
    %load/vec4 v0x557576f51810_0;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x557576f51650_0, 0, 33;
    %load/vec4 v0x557576f51810_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557576f51650_0, 4, 1;
T_4.42 ;
    %load/vec4 v0x557576f511c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x557576f511c0_0, 0, 32;
    %load/vec4 v0x557576f51650_0;
    %pad/u 32;
    %store/vec4 v0x557576f51810_0, 0, 32;
    %jmp T_4.39;
T_4.40 ;
    %load/vec4 v0x557576f51650_0;
    %store/vec4 v0x557576f50cb0_0, 0, 33;
    %fork TD_instruction_set_model.setcondcode, S_0x557576f50ae0;
    %join;
    %jmp T_4.24;
T_4.22 ;
    %vpi_call 2 230 "$display", "Halt ... " {0 0 0};
    %vpi_call 2 231 "$stop" {0 0 0};
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %end;
S_0x557576f4fe60 .scope task, "fetch" "fetch" 2 140, 2 140 0, S_0x557576f2f100;
 .timescale 0 0;
TD_instruction_set_model.fetch ;
    %load/vec4 v0x557576f513d0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x557576f50f80, 4;
    %store/vec4 v0x557576f512a0_0, 0, 32;
    %load/vec4 v0x557576f513d0_0;
    %addi 1, 0, 12;
    %store/vec4 v0x557576f513d0_0, 0, 12;
    %end;
S_0x557576f50030 .scope function, "getdst" "getdst" 2 95, 2 95 0, S_0x557576f2f100;
 .timescale 0 0;
v0x557576f50200_0 .var "getdst", 31 0;
v0x557576f50300_0 .var "in", 31 0;
TD_instruction_set_model.getdst ;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.43, 4;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x557576f51060, 4;
    %store/vec4 v0x557576f50200_0, 0, 32;
    %jmp T_6.44;
T_6.43 ;
    %vpi_call 2 102 "$display", "Error:Immediate data can't be destination. " {0 0 0};
T_6.44 ;
    %end;
S_0x557576f503e0 .scope function, "getsrc" "getsrc" 2 87, 2 87 0, S_0x557576f2f100;
 .timescale 0 0;
v0x557576f505b0_0 .var "getsrc", 31 0;
v0x557576f506b0_0 .var "in", 31 0;
TD_instruction_set_model.getsrc ;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 1, 27, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.45, 4;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 12, 5;
    %ix/vec4 4;
    %load/vec4a v0x557576f51060, 4;
    %store/vec4 v0x557576f505b0_0, 0, 32;
    %jmp T_7.46;
T_7.45 ;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 12, 5;
    %pad/u 32;
    %store/vec4 v0x557576f505b0_0, 0, 32;
T_7.46 ;
    %end;
S_0x557576f50790 .scope begin, "main_process" "main_process" 2 293, 2 293 0, S_0x557576f2f100;
 .timescale 0 0;
S_0x557576f50960 .scope begin, "prog_load" "prog_load" 2 285, 2 285 0, S_0x557576f2f100;
 .timescale 0 0;
S_0x557576f50ae0 .scope task, "setcondcode" "setcondcode" 2 128, 2 128 0, S_0x557576f2f100;
 .timescale 0 0;
v0x557576f50cb0_0 .var "res", 32 0;
TD_instruction_set_model.setcondcode ;
    %load/vec4 v0x557576f50cb0_0;
    %parti/s 1, 32, 7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557576f514b0_0, 4, 1;
    %load/vec4 v0x557576f50cb0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557576f514b0_0, 4, 1;
    %load/vec4 v0x557576f50cb0_0;
    %xor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557576f514b0_0, 4, 1;
    %load/vec4 v0x557576f50cb0_0;
    %or/r;
    %inv;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557576f514b0_0, 4, 1;
    %load/vec4 v0x557576f50cb0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x557576f514b0_0, 4, 1;
    %end;
S_0x557576f50db0 .scope task, "write_result" "write_result" 2 241, 2 241 0, S_0x557576f2f100;
 .timescale 0 0;
TD_instruction_set_model.write_result ;
    %pushi/vec4 4, 0, 4;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 4, 28, 6;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 4, 28, 6;
    %cmpi/u 9, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.47, 8;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.49, 4;
    %load/vec4 v0x557576f51650_0;
    %pad/u 32;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 0, 2;
    %ix/vec4 4;
    %store/vec4a v0x557576f51060, 4, 0;
    %jmp T_9.50;
T_9.49 ;
    %load/vec4 v0x557576f51650_0;
    %pad/u 32;
    %load/vec4 v0x557576f512a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x557576f50f80, 4, 0;
T_9.50 ;
T_9.47 ;
    %end;
    .scope S_0x557576f2f100;
T_10 ;
    %fork t_1, S_0x557576f50960;
    %jmp t_0;
    .scope S_0x557576f50960;
t_1 ;
    %vpi_call 2 286 "$readmemb", "sisc.prog ", v0x557576f50f80 {0 0 0};
    %vpi_call 2 287 "$monitor", "%d %d %h %h %h ", $time, v0x557576f513d0_0, &A<v0x557576f51060, 0>, &A<v0x557576f51060, 1>, &A<v0x557576f51060, 2> {0 0 0};
    %fork TD_instruction_set_model.apply_reset, S_0x557576f2f460;
    %join;
    %delay 200, 0;
    %vpi_call 2 290 "$finish" {0 0 0};
    %end;
    .scope S_0x557576f2f100;
t_0 %join;
    %end;
    .thread T_10;
    .scope S_0x557576f2f100;
T_11 ;
    %fork t_3, S_0x557576f50790;
    %jmp t_2;
    .scope S_0x557576f50790;
t_3 ;
    %load/vec4 v0x557576f51590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %delay 10, 0;
    %fork TD_instruction_set_model.fetch, S_0x557576f4fe60;
    %join;
    %delay 10, 0;
    %fork TD_instruction_set_model.execute, S_0x557576f4fc40;
    %join;
    %delay 10, 0;
    %fork TD_instruction_set_model.write_result, S_0x557576f50db0;
    %join;
    %jmp T_11.1;
T_11.0 ;
    %delay 10, 0;
T_11.1 ;
    %end;
    .scope S_0x557576f2f100;
t_2 %join;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "instruction_set_model.v";
