{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638414562393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638414562396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  1 22:09:22 2021 " "Processing started: Wed Dec  1 22:09:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638414562396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638414562396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638414562397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1638414562759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behaviour " "Found design unit 1: latch1-Behaviour" {  } { { "latch1.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/latch1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563452 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414563452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-behavior " "Found design unit 1: dec4to16-behavior" {  } { { "dec4to16.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/dec4to16.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563466 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/dec4to16.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414563466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/ALU.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563477 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414563477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUBlock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALUBlock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUBlock " "Found entity 1: ALUBlock" {  } { { "ALUBlock.bdf" "" { Schematic "/home/student1/pveluri/Desktop/Lab6/ALUBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414563491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/sseg.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563503 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/sseg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414563503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModifiedALUBlock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ModifiedALUBlock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ModifiedALUBlock " "Found entity 1: ModifiedALUBlock" {  } { { "ModifiedALUBlock.bdf" "" { Schematic "/home/student1/pveluri/Desktop/Lab6/ModifiedALUBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414563516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModifiedALU.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ModifiedALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ModifiedALU-calculation " "Found design unit 1: ModifiedALU-calculation" {  } { { "ModifiedALU.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/ModifiedALU.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563528 ""} { "Info" "ISGN_ENTITY_NAME" "1 ModifiedALU " "Found entity 1: ModifiedALU" {  } { { "ModifiedALU.vhdl" "" { Text "/home/student1/pveluri/Desktop/Lab6/ModifiedALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414563528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prob3Block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Prob3Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Prob3Block " "Found entity 1: Prob3Block" {  } { { "Prob3Block.bdf" "" { Schematic "/home/student1/pveluri/Desktop/Lab6/Prob3Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414563540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prob3ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Prob3ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prob3ALU-calculation2 " "Found design unit 1: Prob3ALU-calculation2" {  } { { "Prob3ALU.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563591 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prob3ALU " "Found entity 1: Prob3ALU" {  } { { "Prob3ALU.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414563591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prob3sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Prob3sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prob3sseg-Behavior " "Found design unit 1: Prob3sseg-Behavior" {  } { { "Prob3sseg.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563607 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prob3sseg " "Found entity 1: Prob3sseg" {  } { { "Prob3sseg.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414563607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "machine.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/machine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563620 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/machine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414563620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prob3Testmachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Prob3Testmachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prob3Testmachine-fsm " "Found design unit 1: Prob3Testmachine-fsm" {  } { { "Prob3Testmachine.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3Testmachine.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563633 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prob3Testmachine " "Found entity 1: Prob3Testmachine" {  } { { "Prob3Testmachine.vhd" "" { Text "/home/student1/pveluri/Desktop/Lab6/Prob3Testmachine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414563633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ComponentBlock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ComponentBlock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComponentBlock " "Found entity 1: ComponentBlock" {  } { { "ComponentBlock.bdf" "" { Schematic "/home/student1/pveluri/Desktop/Lab6/ComponentBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638414563648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638414563648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ComponentBlock " "Elaborating entity \"ComponentBlock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1638414563817 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "A\[7..0\] latch1 inst \"pin_name2\" " "Width mismatch in port \"A\[7..0\]\" of instance \"inst\" and type latch1 -- source is \"\"pin_name2\"\"" {  } { { "ComponentBlock.bdf" "" { Schematic "/home/student1/pveluri/Desktop/Lab6/ComponentBlock.bdf" { { 160 280 304 160 "" "" } { 152 112 280 168 "pin_name2" "" } { 128 304 464 240 "inst" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1638414563820 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1638414563821 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638414564270 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec  1 22:09:24 2021 " "Processing ended: Wed Dec  1 22:09:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638414564270 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638414564270 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638414564270 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638414564270 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638414565007 ""}
