static void pentium_machine_check(struct pt_regs *regs, long error_code)\r\n{\r\nu32 loaddr, hi, lotype;\r\nist_enter(regs);\r\nrdmsr(MSR_IA32_P5_MC_ADDR, loaddr, hi);\r\nrdmsr(MSR_IA32_P5_MC_TYPE, lotype, hi);\r\npr_emerg("CPU#%d: Machine Check Exception: 0x%8X (type 0x%8X).\n",\r\nsmp_processor_id(), loaddr, lotype);\r\nif (lotype & (1<<5)) {\r\npr_emerg("CPU#%d: Possible thermal failure (CPU on fire ?).\n",\r\nsmp_processor_id());\r\n}\r\nadd_taint(TAINT_MACHINE_CHECK, LOCKDEP_NOW_UNRELIABLE);\r\nist_exit(regs);\r\n}\r\nvoid intel_p5_mcheck_init(struct cpuinfo_x86 *c)\r\n{\r\nu32 l, h;\r\nif (!mce_p5_enabled)\r\nreturn;\r\nif (!cpu_has(c, X86_FEATURE_MCE))\r\nreturn;\r\nmachine_check_vector = pentium_machine_check;\r\nwmb();\r\nrdmsr(MSR_IA32_P5_MC_ADDR, l, h);\r\nrdmsr(MSR_IA32_P5_MC_TYPE, l, h);\r\npr_info("Intel old style machine check architecture supported.\n");\r\ncr4_set_bits(X86_CR4_MCE);\r\npr_info("Intel old style machine check reporting enabled on CPU#%d.\n",\r\nsmp_processor_id());\r\n}
