--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 242127 paths analyzed, 31496 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.898ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk0000001f (SLICE_X49Y151.BX), 741 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk0000001f (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.898ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_mulfp/blk0000001f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y87.YQ      Tcko                  0.360   tfm_inst/CalculateAlphaComp_run
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X72Y131.F3     net (fanout=230)      3.964   tfm_inst/CalculateAlphaComp_mux
    SLICE_X72Y131.X      Tilo                  0.195   N3160
                                                       tfm_inst/mulfpa<12>127_SW0
    SLICE_X50Y130.G1     net (fanout=1)        1.739   N3160
    SLICE_X50Y130.Y      Tilo                  0.195   tfm_inst/mulfpa<12>164
                                                       tfm_inst/mulfpa<12>127
    SLICE_X50Y130.F4     net (fanout=1)        0.159   tfm_inst/mulfpa<12>127/O
    SLICE_X50Y130.X      Tilo                  0.195   tfm_inst/mulfpa<12>164
                                                       tfm_inst/mulfpa<12>164
    SLICE_X49Y148.F1     net (fanout=1)        1.058   tfm_inst/mulfpa<12>164
    SLICE_X49Y148.X      Tilo                  0.194   tfm_inst/inst_mulfp/sig000000a2
                                                       tfm_inst/mulfpa<12>188
    SLICE_X48Y148.G2     net (fanout=2)        0.343   tfm_inst/mulfpa<12>
    SLICE_X48Y148.COUT   Topcyg                0.561   tfm_inst/inst_mulfp/sig00000018
                                                       tfm_inst/inst_mulfp/blk00000195
                                                       tfm_inst/inst_mulfp/blk00000023
    SLICE_X48Y149.CIN    net (fanout=1)        0.000   tfm_inst/inst_mulfp/sig00000018
    SLICE_X48Y149.COUT   Tbyp                  0.089   tfm_inst/inst_mulfp/sig0000001a
                                                       tfm_inst/inst_mulfp/blk00000024
                                                       tfm_inst/inst_mulfp/blk00000025
    SLICE_X49Y151.BX     net (fanout=1)        0.565   tfm_inst/inst_mulfp/sig0000001a
    SLICE_X49Y151.CLK    Tdick                 0.281   tfm_inst/inst_mulfp/sig00000080
                                                       tfm_inst/inst_mulfp/blk0000001f
    -------------------------------------------------  ---------------------------
    Total                                      9.898ns (2.070ns logic, 7.828ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk0000001f (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.802ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_mulfp/blk0000001f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y87.YQ      Tcko                  0.360   tfm_inst/CalculateAlphaComp_run
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X70Y128.F4     net (fanout=230)      3.715   tfm_inst/CalculateAlphaComp_mux
    SLICE_X70Y128.X      Tilo                  0.195   N3116
                                                       tfm_inst/mulfpa<21>127_SW0
    SLICE_X49Y128.G1     net (fanout=1)        1.466   N3116
    SLICE_X49Y128.Y      Tilo                  0.194   tfm_inst/mulfpa<21>164
                                                       tfm_inst/mulfpa<21>127
    SLICE_X49Y128.F3     net (fanout=1)        0.222   tfm_inst/mulfpa<21>127/O
    SLICE_X49Y128.X      Tilo                  0.194   tfm_inst/mulfpa<21>164
                                                       tfm_inst/mulfpa<21>164
    SLICE_X48Y156.F2     net (fanout=1)        1.240   tfm_inst/mulfpa<21>164
    SLICE_X48Y156.X      Tilo                  0.195   tfm_inst/mulfpa<21>
                                                       tfm_inst/mulfpa<21>188
    SLICE_X48Y149.G3     net (fanout=3)        0.614   tfm_inst/mulfpa<21>
    SLICE_X48Y149.COUT   Topcyg                0.561   tfm_inst/inst_mulfp/sig0000001a
                                                       tfm_inst/inst_mulfp/blk00000189
                                                       tfm_inst/inst_mulfp/blk00000025
    SLICE_X49Y151.BX     net (fanout=1)        0.565   tfm_inst/inst_mulfp/sig0000001a
    SLICE_X49Y151.CLK    Tdick                 0.281   tfm_inst/inst_mulfp/sig00000080
                                                       tfm_inst/inst_mulfp/blk0000001f
    -------------------------------------------------  ---------------------------
    Total                                      9.802ns (1.980ns logic, 7.822ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk0000001f (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.745ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_mulfp/blk0000001f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y87.YQ      Tcko                  0.360   tfm_inst/CalculateAlphaComp_run
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X70Y130.F2     net (fanout=230)      3.857   tfm_inst/CalculateAlphaComp_mux
    SLICE_X70Y130.X      Tilo                  0.195   N3120
                                                       tfm_inst/mulfpa<19>127_SW0
    SLICE_X47Y131.G4     net (fanout=1)        1.279   N3120
    SLICE_X47Y131.Y      Tilo                  0.194   tfm_inst/mulfpa<19>164
                                                       tfm_inst/mulfpa<19>127
    SLICE_X47Y131.F4     net (fanout=1)        0.159   tfm_inst/mulfpa<19>127/O
    SLICE_X47Y131.X      Tilo                  0.194   tfm_inst/mulfpa<19>164
                                                       tfm_inst/mulfpa<19>164
    SLICE_X45Y146.F1     net (fanout=1)        1.255   tfm_inst/mulfpa<19>164
    SLICE_X45Y146.X      Tilo                  0.194   tfm_inst/mulfpa<19>
                                                       tfm_inst/mulfpa<19>188
    SLICE_X48Y149.F3     net (fanout=3)        0.636   tfm_inst/mulfpa<19>
    SLICE_X48Y149.COUT   Topcyf                0.576   tfm_inst/inst_mulfp/sig0000001a
                                                       tfm_inst/inst_mulfp/blk00000191
                                                       tfm_inst/inst_mulfp/blk00000024
                                                       tfm_inst/inst_mulfp/blk00000025
    SLICE_X49Y151.BX     net (fanout=1)        0.565   tfm_inst/inst_mulfp/sig0000001a
    SLICE_X49Y151.CLK    Tdick                 0.281   tfm_inst/inst_mulfp/sig00000080
                                                       tfm_inst/inst_mulfp/blk0000001f
    -------------------------------------------------  ---------------------------
    Total                                      9.745ns (1.994ns logic, 7.751ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_15 (SLICE_X54Y88.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.861ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X5Y9.DOA3     Trcko_DOA_NC          2.100   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X41Y11.F2      net (fanout=13)       4.411   test_fixed_melexis_i2c_mem_douta<7>
    SLICE_X41Y11.X       Tilo                  0.194   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/ee2431<15>
                                                       tfm_inst/CalculateTa_i2c_mem_douta<7>1
    SLICE_X54Y88.BX      net (fanout=8)        2.877   tfm_inst/CalculateTa_i2c_mem_douta<7>
    SLICE_X54Y88.CLK     Tdick                 0.279   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432<15>
                                                       tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_15
    -------------------------------------------------  ---------------------------
    Total                                      9.861ns (2.573ns logic, 7.288ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux (FF)
  Destination:          tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux to tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y93.YQ      Tcko                  0.340   tfm_inst/CalculateTa_run
                                                       tfm_inst/CalculateTa_mux
    SLICE_X41Y11.F4      net (fanout=723)      2.933   tfm_inst/CalculateTa_mux
    SLICE_X41Y11.X       Tilo                  0.194   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/ee2431<15>
                                                       tfm_inst/CalculateTa_i2c_mem_douta<7>1
    SLICE_X54Y88.BX      net (fanout=8)        2.877   tfm_inst/CalculateTa_i2c_mem_douta<7>
    SLICE_X54Y88.CLK     Tdick                 0.279   tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432<15>
                                                       tfm_inst/inst_calculateTa/CalculateTa_process_p0_inst/o_ee2432_15
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (0.813ns logic, 5.810ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffset_13 (SLICE_X5Y119.BX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Destination:          tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffset_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.837ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP to tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffset_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X5Y9.DOA1     Trcko_DOA_NC          2.100   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    SLICE_X16Y28.F3      net (fanout=13)       4.405   test_fixed_melexis_i2c_mem_douta<5>
    SLICE_X16Y28.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffsetRef<5>
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_MUX_i2c_mem_douta_extroffparam_5/I_36_8
    SLICE_X5Y119.BX      net (fanout=4)        2.856   tfm_inst/inst_CalculatePixOS/XLXN_581<5>
    SLICE_X5Y119.CLK     Tdick                 0.281   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffset<13>
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffset_13
    -------------------------------------------------  ---------------------------
    Total                                      9.837ns (2.576ns logic, 7.261ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffset_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux to tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffset_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y106.XQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X16Y28.F2      net (fanout=218)      3.171   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/ExtractOffsetParameters_mux
    SLICE_X16Y28.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffsetRef<5>
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_MUX_i2c_mem_douta_extroffparam_5/I_36_8
    SLICE_X5Y119.BX      net (fanout=4)        2.856   tfm_inst/inst_CalculatePixOS/XLXN_581<5>
    SLICE_X5Y119.CLK     Tdick                 0.281   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffset<13>
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffset_13
    -------------------------------------------------  ---------------------------
    Total                                      6.863ns (0.836ns logic, 6.027ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffset_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux to tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffset_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y85.YQ      Tcko                  0.340   tfm_inst/CalculatePixOS_run
                                                       tfm_inst/CalculatePixOS_mux
    SLICE_X16Y28.F1      net (fanout=691)      2.956   tfm_inst/CalculatePixOS_mux
    SLICE_X16Y28.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffsetRef<5>
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_MUX_i2c_mem_douta_extroffparam_5/I_36_8
    SLICE_X5Y119.BX      net (fanout=4)        2.856   tfm_inst/inst_CalculatePixOS/XLXN_581<5>
    SLICE_X5Y119.CLK     Tdick                 0.281   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffset<13>
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrOffParam/inst_ExtrOffParam_proc0/voffset_13
    -------------------------------------------------  ---------------------------
    Total                                      6.628ns (0.816ns logic, 5.812ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000df (DSP48_X2Y35.BCIN0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk000000dd (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000df (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.122 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk000000dd to tfm_inst/inst_mulfp/blk000000df
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y34.BCOUT0   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk000000dd
                                                       tfm_inst/inst_mulfp/blk000000dd
    DSP48_X2Y35.BCIN0    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000d3
    DSP48_X2Y35.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000df
                                                       tfm_inst/inst_mulfp/blk000000df
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000df (DSP48_X2Y35.BCIN1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk000000dd (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000df (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.122 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk000000dd to tfm_inst/inst_mulfp/blk000000df
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y34.BCOUT1   Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk000000dd
                                                       tfm_inst/inst_mulfp/blk000000dd
    DSP48_X2Y35.BCIN1    net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000dc
    DSP48_X2Y35.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000df
                                                       tfm_inst/inst_mulfp/blk000000df
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000000df (DSP48_X2Y35.BCIN10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_mulfp/blk000000dd (DSP)
  Destination:          tfm_inst/inst_mulfp/blk000000df (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.122 - 0.119)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_mulfp/blk000000dd to tfm_inst/inst_mulfp/blk000000df
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y34.BCOUT10  Tdspcko_BCOUTB        0.531   tfm_inst/inst_mulfp/blk000000dd
                                                       tfm_inst/inst_mulfp/blk000000dd
    DSP48_X2Y35.BCIN10   net (fanout=1)        0.008   tfm_inst/inst_mulfp/sig000000d4
    DSP48_X2Y35.CLK      Tdspckd_BCINB(-Th)     0.285   tfm_inst/inst_mulfp/blk000000df
                                                       tfm_inst/inst_mulfp/blk000000df
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.246ns logic, 0.008ns route)
                                                       (96.9% logic, 3.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X4Y15.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X4Y16.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X2Y9.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.898|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 242127 paths, 0 nets, and 58889 connections

Design statistics:
   Minimum period:   9.898ns{1}   (Maximum frequency: 101.031MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 17 17:38:44 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 696 MB



