# vsim -c -classdebug -voptargs="+acc" "+UVM_TESTNAME=test_no_11" "+UVM_VERBOSITY=LOW" -wlf wave/wave_test_no_11.wlf work.testbench -do "log -r /*; coverage save -onexit ucdb/ucdb_test_no_11.ucdb; run -all; quit -f; exit" 
# Start time: 15:35:04 on Mar 15,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.port_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.base_pack(fast)
# Loading work.config_pack(fast)
# Loading work.item_pack(fast)
# Loading work.port_agent_pack(fast)
# Loading work.memory_interface(fast)
# Loading work.memory_agent_pack(fast)
# Loading work.control_interface(fast)
# Loading work.control_agent_pack(fast)
# Loading work.reset_interface(fast)
# Loading work.reset_agent_pack(fast)
# Loading work.seq_pack(fast)
# Loading work.env_pack(fast)
# Loading work.test_pack(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.reset_interface_sv_unit(fast)
# Loading work.reset_interface(fast)
# Loading work.memory_interface_sv_unit(fast)
# Loading work.memory_interface(fast)
# Loading work.control_interface_sv_unit(fast)
# Loading work.control_interface(fast)
# Loading work.port_interface_sv_unit(fast)
# Loading work.port_interface(fast)
# Loading work.switch_top(fast)
# Loading work.reg_top(fast)
# Loading work.reg_rtl(fast)
# Loading work.reg_decoder(fast)
# Loading work.port_top(fast)
# Loading work.fifo(fast)
# Loading work.fsm_in_top(fast)
# Loading work.watchdog(fast)
# Loading work.fsm_in(fast)
# Loading work.fsm_out_top(fast)
# Loading work.fsm_out(fast)
# Loading work.reg_top(fast__1)
# Loading work.reg_decoder(fast__1)
# Loading work.reg_top(fast__2)
# Loading work.reg_decoder(fast__2)
# Loading work.reg_top(fast__3)
# Loading work.reg_decoder(fast__3)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /opt/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# log -r /*
#  coverage save -onexit ucdb/ucdb_test_no_11.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test test_no_11...
# Warning: In instance '\/env_pack::coverage::event_cvg ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 test_no_11                  -     @496 
#   env                        environment                 -     @507 
#     cov                      coverage                    -     @713 
#       an_port_control        uvm_analysis_imp_control    -     @752 
#       an_port_memory         uvm_analysis_imp_memory     -     @768 
#       an_port_port_0         uvm_analysis_imp_port_0     -     @720 
#       an_port_port_1         uvm_analysis_imp_port_1     -     @728 
#       an_port_port_2         uvm_analysis_imp_port_2     -     @736 
#       an_port_port_3         uvm_analysis_imp_port_3     -     @744 
#       an_port_reset          uvm_analysis_imp_reset      -     @760 
#     ctrl_agent               control_agent               -     @583 
#       control_agent_driver   control_driver              -     @919 
#         rsp_port             uvm_analysis_port           -     @934 
#         seq_item_port        uvm_seq_item_pull_port      -     @926 
#       control_agent_monitor  control_monitor             -     @942 
#         mon_an_port          uvm_analysis_port           -     @962 
#       control_agent_seqr     uvm_sequencer               -     @810 
#         rsp_export           uvm_analysis_export         -     @817 
#         seq_item_export      uvm_seq_item_pull_imp       -     @911 
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     mem_agent                memory_agent                -     @590 
#       memory_agent_driver    memory_driver               -     @1087
#         rsp_port             uvm_analysis_port           -     @1102
#         seq_item_port        uvm_seq_item_pull_port      -     @1094
#       memory_agent_monitor   memory_monitor              -     @1110
#         mon_an_port          uvm_analysis_port           -     @1134
#       memory_agent_seqr      uvm_sequencer               -     @978 
#         rsp_export           uvm_analysis_export         -     @985 
#         seq_item_export      uvm_seq_item_pull_imp       -     @1079
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_0_agent             port_agent                  -     @536 
#       port_0_driver          port_driver                 -     @1315
#         rsp_port             uvm_analysis_port           -     @1330
#         seq_item_port        uvm_seq_item_pull_port      -     @1322
#       port_0_monitor         port_monitor                -     @1340
#         mon_an_port          uvm_analysis_port           -     @1357
#       port_0_seqr            port_sequencer              -     @1151
#         export_port          uvm_analysis_export         -     @1260
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1268
#           analysis_export    uvm_analysis_imp            -     @1307
#           get_ap             uvm_analysis_port           -     @1299
#           get_peek_export    uvm_get_peek_imp            -     @1283
#           put_ap             uvm_analysis_port           -     @1291
#           put_export         uvm_put_imp                 -     @1275
#         rsp_export           uvm_analysis_export         -     @1158
#         seq_item_export      uvm_seq_item_pull_imp       -     @1252
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_1_agent             port_agent                  -     @544 
#       port_1_driver          port_driver                 -     @1538
#         rsp_port             uvm_analysis_port           -     @1553
#         seq_item_port        uvm_seq_item_pull_port      -     @1545
#       port_1_monitor         port_monitor                -     @1563
#         mon_an_port          uvm_analysis_port           -     @1580
#       port_1_seqr            port_sequencer              -     @1374
#         export_port          uvm_analysis_export         -     @1483
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1491
#           analysis_export    uvm_analysis_imp            -     @1530
#           get_ap             uvm_analysis_port           -     @1522
#           get_peek_export    uvm_get_peek_imp            -     @1506
#           put_ap             uvm_analysis_port           -     @1514
#           put_export         uvm_put_imp                 -     @1498
#         rsp_export           uvm_analysis_export         -     @1381
#         seq_item_export      uvm_seq_item_pull_imp       -     @1475
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_2_agent             port_agent                  -     @552 
#       port_2_driver          port_driver                 -     @1761
#         rsp_port             uvm_analysis_port           -     @1776
#         seq_item_port        uvm_seq_item_pull_port      -     @1768
#       port_2_monitor         port_monitor                -     @1786
#         mon_an_port          uvm_analysis_port           -     @1803
#       port_2_seqr            port_sequencer              -     @1597
#         export_port          uvm_analysis_export         -     @1706
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1714
#           analysis_export    uvm_analysis_imp            -     @1753
#           get_ap             uvm_analysis_port           -     @1745
#           get_peek_export    uvm_get_peek_imp            -     @1729
#           put_ap             uvm_analysis_port           -     @1737
#           put_export         uvm_put_imp                 -     @1721
#         rsp_export           uvm_analysis_export         -     @1604
#         seq_item_export      uvm_seq_item_pull_imp       -     @1698
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_3_agent             port_agent                  -     @560 
#       port_3_driver          port_driver                 -     @1984
#         rsp_port             uvm_analysis_port           -     @1999
#         seq_item_port        uvm_seq_item_pull_port      -     @1991
#       port_3_monitor         port_monitor                -     @2009
#         mon_an_port          uvm_analysis_port           -     @2026
#       port_3_seqr            port_sequencer              -     @1820
#         export_port          uvm_analysis_export         -     @1929
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1937
#           analysis_export    uvm_analysis_imp            -     @1976
#           get_ap             uvm_analysis_port           -     @1968
#           get_peek_export    uvm_get_peek_imp            -     @1952
#           put_ap             uvm_analysis_port           -     @1960
#           put_export         uvm_put_imp                 -     @1944
#         rsp_export           uvm_analysis_export         -     @1827
#         seq_item_export      uvm_seq_item_pull_imp       -     @1921
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     rst_agent                reset_agent                 -     @576 
#       reset_agent_driver     reset_driver                -     @2151
#         rsp_port             uvm_analysis_port           -     @2166
#         seq_item_port        uvm_seq_item_pull_port      -     @2158
#       reset_agent_monitor    reset_monitor               -     @2174
#         mon_an_port          uvm_analysis_port           -     @2194
#       reset_agent_seqr       uvm_sequencer               -     @2042
#         rsp_export           uvm_analysis_export         -     @2049
#         seq_item_export      uvm_seq_item_pull_imp       -     @2143
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     scb                      scoreboard                  -     @706 
#       an_port_control        uvm_analysis_imp_control    -     @2292
#       an_port_memory         uvm_analysis_imp_memory     -     @2308
#       an_port_port_0         uvm_analysis_imp_port_0     -     @2316
#       an_port_port_1         uvm_analysis_imp_port_1     -     @2324
#       an_port_port_2         uvm_analysis_imp_port_2     -     @2332
#       an_port_port_3         uvm_analysis_imp_port_3     -     @2340
#       an_port_reset          uvm_analysis_imp_reset      -     @2300
#     virtual_sequencer        virtual_sequencer           -     @597 
#       rsp_export             uvm_analysis_export         -     @604 
#       seq_item_export        uvm_seq_item_pull_imp       -     @698 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
# --------------------------------------------------------------------
# 
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 5: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 15: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset active!
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 25: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6115: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6115: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6115: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6115: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6125: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6125: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6125: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6125: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6135: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6135: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6135: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6135: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6145: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6145: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6145: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6145: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6155: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6155: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6155: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6155: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6165: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6165: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6165: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6165: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6175: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6175: uvm_test_top.env.scb [scb] MISS port read from port 2 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6175: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6175: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected ff; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6845: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 6905: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 6b; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 7985: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 95.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 7995: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received fa.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8005: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received b4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8015: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received b7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8025: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received f9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8035: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 5e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8045: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 98.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8055: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received f7.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8065: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received c8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8075: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received cc.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8085: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 3a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8095: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received a1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8105: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 6b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8115: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8125: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8135: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 9a.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8145: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 4c.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8155: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8165: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 9b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8175: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received a9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8185: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8195: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8325: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received ff.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8335: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received f1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8345: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 30.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8355: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8365: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 36.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8375: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 90.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8385: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 4e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8395: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 70.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8405: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 98.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8415: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8425: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8525: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received ff.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8535: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received f1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8545: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received ac.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8555: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 15.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8565: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received f5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8575: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 8f.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8585: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 81.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8595: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 67.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8605: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 77.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8615: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 99.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8625: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 83.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8635: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 37.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8645: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 61.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8655: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 3d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8665: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 23.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8675: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 27.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8685: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 61.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8695: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 32.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8705: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 34.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8715: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received c4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8725: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received b9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8735: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received c9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8745: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received c3.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8755: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received a9.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8765: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 27.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8775: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8785: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8885: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received ff.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8895: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received f1.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8905: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received fd.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8915: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 10.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8925: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received de.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8935: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 3b.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8945: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received b0.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8955: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 29.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8965: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 3e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8975: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 81.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8985: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received a5.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 8995: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received ae.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 9005: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 69.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 9015: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received d.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 9025: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 3e.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 9035: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received da.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 9045: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received c2.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 9055: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received b8.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 9065: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received a4.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 9075: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 96.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 9085: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 55.
# UVM_INFO src/test/environment/scoreboard.svh(219) @ 9095: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected 2a; received 0.
# UVM_INFO src/test/environment/scoreboard.svh(352) @ 9195: uvm_test_top.env.scb [scb] MISS packet nr 4 read from port 1.
# UVM_INFO src/test/environment/scoreboard.svh(352) @ 9195: uvm_test_top.env.scb [scb] MISS packet nr 5 read from port 1.
# UVM_INFO src/test/environment/scoreboard.svh(352) @ 9195: uvm_test_top.env.scb [scb] MISS packet nr b read from port 1.
# UVM_INFO src/test/environment/scoreboard.svh(352) @ 9195: uvm_test_top.env.scb [scb] MISS packet nr c read from port 1.
# UVM_INFO src/test/environment/coverage/coverage.svh(142) @ 9195: uvm_test_top.env.cov [cov] Ports coverage   = 100.00%
# UVM_INFO src/test/environment/coverage/coverage.svh(143) @ 9195: uvm_test_top.env.cov [cov] Memory coverage  = 72.92%
# UVM_INFO src/test/environment/coverage/coverage.svh(144) @ 9195: uvm_test_top.env.cov [cov] Control coverage = 75.00%
# UVM_INFO src/test/environment/coverage/coverage.svh(145) @ 9195: uvm_test_top.env.cov [cov] Data coverage    = 86.67%
# UVM_INFO src/test/environment/coverage/coverage.svh(146) @ 9195: uvm_test_top.env.cov [cov] Event coverage   = 49.41%
# UVM_INFO src/test/environment/scoreboard.svh(381) @ 9195: uvm_test_top.env.scb [scb] There were 4 memory write accesses: INCORRECT/CORRECT: 0/4.
# UVM_INFO src/test/environment/scoreboard.svh(382) @ 9195: uvm_test_top.env.scb [scb] There were 0 memory read accesses: INCORRECT/CORRECT: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(383) @ 9195: uvm_test_top.env.scb [scb] There were 15 sent packets: INCORRECT/CORRECT STRUCTURE: 0/15.
# UVM_INFO src/test/environment/scoreboard.svh(384) @ 9195: uvm_test_top.env.scb [scb] There were 0 dropped packets.
# UVM_INFO src/test/environment/scoreboard.svh(386) @ 9195: uvm_test_top.env.scb [scb] ON PORT 0:
# UVM_INFO src/test/environment/scoreboard.svh(387) @ 9195: uvm_test_top.env.scb [scb] There were 3 received packets: MISSED/MATCHED: 2/1.
# UVM_INFO src/test/environment/scoreboard.svh(388) @ 9195: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(389) @ 9195: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 8/72.
# UVM_INFO src/test/environment/scoreboard.svh(386) @ 9195: uvm_test_top.env.scb [scb] ON PORT 1:
# UVM_INFO src/test/environment/scoreboard.svh(387) @ 9195: uvm_test_top.env.scb [scb] There were 4 received packets: MISSED/MATCHED: 6/-2.
# UVM_INFO src/test/environment/scoreboard.svh(388) @ 9195: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(389) @ 9195: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 90/66.
# UVM_INFO src/test/environment/scoreboard.svh(386) @ 9195: uvm_test_top.env.scb [scb] ON PORT 2:
# UVM_INFO src/test/environment/scoreboard.svh(387) @ 9195: uvm_test_top.env.scb [scb] There were 3 received packets: MISSED/MATCHED: 0/3.
# UVM_INFO src/test/environment/scoreboard.svh(388) @ 9195: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(389) @ 9195: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 7/179.
# UVM_INFO src/test/environment/scoreboard.svh(386) @ 9195: uvm_test_top.env.scb [scb] ON PORT 3:
# UVM_INFO src/test/environment/scoreboard.svh(387) @ 9195: uvm_test_top.env.scb [scb] There were 1 received packets: MISSED/MATCHED: 0/1.
# UVM_INFO src/test/environment/scoreboard.svh(388) @ 9195: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(389) @ 9195: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 7/27.
# UVM_INFO src/test/environment/scoreboard.svh(391) @ 9195: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 112/344.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  147
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [UVMTOP]     1
# [cov]     5
# [reset_agent_monitor]     3
# [scb]   137
# ** Note: $finish    : /opt/questa/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 9195 ns  Iteration: 96  Instance: /testbench
# Saving coverage database on exit...
# End time: 15:35:08 on Mar 15,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
