// Seed: 66522970
module module_0 (
    output supply0 id_0
    , id_8,
    input wand id_1,
    output wor id_2,
    input wand id_3
    , id_9,
    output tri id_4,
    input tri1 id_5,
    output supply1 id_6
);
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    input tri0 id_4
);
  assign id_2 = id_0 - 1;
  module_0(
      id_2, id_3, id_2, id_3, id_2, id_1, id_2
  );
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_3;
  assign id_1 = 1;
  wire id_2 = id_2;
  wire id_3;
  wire id_4;
  assign id_2 = id_4;
  id_5(
      id_4, id_3
  ); module_2(
      id_4, id_4
  );
endmodule
