{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637575319891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637575319891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 11:01:59 2021 " "Processing started: Mon Nov 22 11:01:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637575319891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575319891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projet_vhdl -c projet_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off projet_vhdl -c projet_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575319891 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "nios/nios_mcu/synthesis/nios_mcu.qip " "Tcl Script File nios/nios_mcu/synthesis/nios_mcu.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE nios/nios_mcu/synthesis/nios_mcu.qip " "set_global_assignment -name QIP_FILE nios/nios_mcu/synthesis/nios_mcu.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1637575320087 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1637575320087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637575320518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637575320518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zimou/documents/github/vhdl-m2_sme/be/functions/fpga/anemometre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zimou/documents/github/vhdl-m2_sme/be/functions/fpga/anemometre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anemometre-anemometre_oc " "Found design unit 1: anemometre-anemometre_oc" {  } { { "../functions/FPGA/anemometre.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/functions/FPGA/anemometre.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329500 ""} { "Info" "ISGN_ENTITY_NAME" "1 anemometre " "Found entity 1: anemometre" {  } { { "../functions/FPGA/anemometre.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/functions/FPGA/anemometre.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575329500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-custom_arc " "Found design unit 1: edge_detector-custom_arc" {  } { { "components/edge_detector.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/edge_detector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329516 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "components/edge_detector.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/edge_detector.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575329516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "components/timer.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/timer.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329516 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "components/timer.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/timer.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575329516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bascule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bascule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BasculeD-rtl " "Found design unit 1: BasculeD-rtl" {  } { { "components/bascule.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/bascule.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329536 ""} { "Info" "ISGN_ENTITY_NAME" "1 BasculeD " "Found entity 1: BasculeD" {  } { { "components/bascule.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/bascule.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575329536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-rtl " "Found design unit 1: compteur-rtl" {  } { { "components/compteur.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/compteur.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329536 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "components/compteur.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/compteur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575329536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/avalonslave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/avalonslave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvalonSlave-rtl " "Found design unit 1: AvalonSlave-rtl" {  } { { "src/AvalonSlave.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/src/AvalonSlave.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329548 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvalonSlave " "Found entity 1: AvalonSlave" {  } { { "src/AvalonSlave.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/src/AvalonSlave.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575329548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/comparateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/comparateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparateur-rtl " "Found design unit 1: comparateur-rtl" {  } { { "components/comparateur.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/comparateur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329561 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparateur " "Found entity 1: comparateur" {  } { { "components/comparateur.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/comparateur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575329561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/projet_vhdl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/projet_vhdl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575329563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/diviseur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/diviseur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur-rtl " "Found design unit 1: diviseur-rtl" {  } { { "components/diviseur.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/diviseur.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329563 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseur " "Found entity 1: diviseur" {  } { { "components/diviseur.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/diviseur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575329563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575329563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "anemometre " "Elaborating entity \"anemometre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637575329679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:compt_front " "Elaborating entity \"compteur\" for hierarchy \"compteur:compt_front\"" {  } { { "../functions/FPGA/anemometre.vhd" "compt_front" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/functions/FPGA/anemometre.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637575329695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_1hz " "Elaborating entity \"timer\" for hierarchy \"timer:timer_1hz\"" {  } { { "../functions/FPGA/anemometre.vhd" "timer_1hz" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/functions/FPGA/anemometre.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637575329695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diviseur timer:timer_1hz\|diviseur:div " "Elaborating entity \"diviseur\" for hierarchy \"timer:timer_1hz\|diviseur:div\"" {  } { { "components/timer.vhd" "div" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/timer.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637575329711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur timer:timer_1hz\|diviseur:div\|compteur:U1 " "Elaborating entity \"compteur\" for hierarchy \"timer:timer_1hz\|diviseur:div\|compteur:U1\"" {  } { { "components/diviseur.vhd" "U1" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/diviseur.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637575329727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparateur timer:timer_1hz\|diviseur:div\|comparateur:J1 " "Elaborating entity \"comparateur\" for hierarchy \"timer:timer_1hz\|diviseur:div\|comparateur:J1\"" {  } { { "components/diviseur.vhd" "J1" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/diviseur.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637575329740 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sortie_comparaison comparateur.vhd(20) " "VHDL Process Statement warning at comparateur.vhd(20): inferring latch(es) for signal or variable \"sortie_comparaison\", which holds its previous value in one or more paths through the process" {  } { { "components/comparateur.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/comparateur.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637575329740 "|anemometre|timer:timer_1hz|diviseur:div|comparateur:J1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortie_comparaison\[0\] comparateur.vhd(20) " "Inferred latch for \"sortie_comparaison\[0\]\" at comparateur.vhd(20)" {  } { { "components/comparateur.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/comparateur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575329740 "|anemometre|timer:timer_1hz|diviseur:div|comparateur:J1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortie_comparaison\[1\] comparateur.vhd(20) " "Inferred latch for \"sortie_comparaison\[1\]\" at comparateur.vhd(20)" {  } { { "components/comparateur.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/comparateur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575329740 "|anemometre|timer:timer_1hz|diviseur:div|comparateur:J1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sortie_comparaison\[2\] comparateur.vhd(20) " "Inferred latch for \"sortie_comparaison\[2\]\" at comparateur.vhd(20)" {  } { { "components/comparateur.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/components/comparateur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575329740 "|anemometre|timer:timer_1hz|diviseur:div|comparateur:J1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:edge_detector_1 " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:edge_detector_1\"" {  } { { "../functions/FPGA/anemometre.vhd" "edge_detector_1" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/functions/FPGA/anemometre.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637575329752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aa24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aa24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aa24 " "Found entity 1: altsyncram_aa24" {  } { { "db/altsyncram_aa24.tdf" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/altsyncram_aa24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575331103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575331103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575331339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575331339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575331463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575331463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/cntr_dgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575331633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575331633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575331692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575331692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575331788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575331788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575331916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575331916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575332025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575332025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575332088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575332088 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637575332562 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637575332658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.11.22.11:02:16 Progress: Loading slda00c2e34/alt_sld_fab_wrapper_hw.tcl " "2021.11.22.11:02:16 Progress: Loading slda00c2e34/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575336546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575338929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575339027 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575341407 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575341502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575341597 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575341693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575341693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575341693 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637575342423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda00c2e34/alt_sld_fab.v" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/ip/slda00c2e34/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575342628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575342628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575342707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575342707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575342707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575342707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575342783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575342783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575342862 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575342862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575342862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/Functions_dev/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637575342925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575342925 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_valid VCC " "Pin \"data_valid\" is stuck at VCC" {  } { { "../functions/FPGA/anemometre.vhd" "" { Text "C:/Users/zimou/Documents/GitHub/VHDL-M2_SME/BE/functions/FPGA/anemometre.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637575344236 "|anemometre|data_valid"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637575344236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637575344299 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 77 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1637575345653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637575345670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637575345670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1061 " "Implemented 1061 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637575345844 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637575345844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1020 " "Implemented 1020 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637575345844 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637575345844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637575345844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637575345860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 11:02:25 2021 " "Processing ended: Mon Nov 22 11:02:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637575345860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637575345860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637575345860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637575345860 ""}
