{"result": {"query": ":facetid:toc:\"db/conf/hotchips/hotchips2011.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "187.75"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "40", "@dc": "40", "@oc": "40", "@id": "40550224", "text": ":facetid:toc:db/conf/hotchips/hotchips2011.bht"}}, "hits": {"@total": "40", "@computed": "40", "@sent": "40", "@first": "0", "hit": [{"@score": "1", "@id": "4302274", "info": {"authors": {"author": [{"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}, {"@pid": "k/ChristoforosEKozyrakis", "text": "Christos Kozyrakis"}]}, "title": "A few ways can take you a long way: Efficient and highly associative caches with scalable partitioning for many-core CMPs.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/0003K11", "doi": "10.1109/HOTCHIPS.2011.7477514", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477514", "url": "https://dblp.org/rec/conf/hotchips/0003K11"}, "url": "URL#4302274"}, {"@score": "1", "@id": "4302275", "info": {"authors": {"author": [{"@pid": "59/5561", "text": "Elad Alon"}, {"@pid": "64/10274", "text": "Hanh-Phuc Le"}, {"@pid": "131/5471", "text": "Seth Sanders"}]}, "title": "Fully integrated switched-capacitor DC-DC conversion.", "venue": "Hot Chips Symposium", "pages": "1-30", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/AlonLS11", "doi": "10.1109/HOTCHIPS.2011.7477482", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477482", "url": "https://dblp.org/rec/conf/hotchips/AlonLS11"}, "url": "URL#4302275"}, {"@score": "1", "@id": "4302276", "info": {"authors": {"author": {"@pid": "118/5471", "text": "Mochamad Asri"}}, "title": "Efficient fetch mechanism by employing instruction register.", "venue": "Hot Chips Symposium", "pages": "1-5", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Asri11", "doi": "10.1109/HOTCHIPS.2011.7477517", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477517", "url": "https://dblp.org/rec/conf/hotchips/Asri11"}, "url": "URL#4302276"}, {"@score": "1", "@id": "4302277", "info": {"authors": {"author": [{"@pid": "21/1320", "text": "Juan A. Colmenares"}, {"@pid": "53/8277", "text": "Sarah Bird"}, {"@pid": "33/9032", "text": "Gage Eads"}, {"@pid": "61/5829", "text": "Steven A. Hofmeyr"}, {"@pid": "65/2692", "text": "Albert Kim"}, {"@pid": "318/6214", "text": "Rohit Poddar"}, {"@pid": "145/2054", "text": "Hilfi Alkaff"}, {"@pid": "a/KrsteAsanovic", "text": "Krste Asanovic"}, {"@pid": "k/JohnKubiatowicz", "text": "John Kubiatowicz"}]}, "title": "Tessellation operating system: Building a real-time, responsive, high-throughput client OS for many-core architectures.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/ColmenaresBEHKP11", "doi": "10.1109/HOTCHIPS.2011.7477518", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477518", "url": "https://dblp.org/rec/conf/hotchips/ColmenaresBEHKP11"}, "url": "URL#4302277"}, {"@score": "1", "@id": "4302278", "info": {"authors": {"author": {"@pid": "01/9964", "text": "Steve Cousins"}}, "title": "Challenges of building personal robots.", "venue": "Hot Chips Symposium", "pages": "1-36", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Cousins11", "doi": "10.1109/HOTCHIPS.2011.7477513", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477513", "url": "https://dblp.org/rec/conf/hotchips/Cousins11"}, "url": "URL#4302278"}, {"@score": "1", "@id": "4302279", "info": {"authors": {"author": [{"@pid": "154/4603", "text": "George Cox"}, {"@pid": "56/1858", "text": "Charles Dike"}, {"@pid": "318/6873", "text": "D. J. Johnston"}]}, "title": "Intel&apos;s digital random number generator (DRNG).", "venue": "Hot Chips Symposium", "pages": "1-13", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/CoxDJ11", "doi": "10.1109/HOTCHIPS.2011.7477490", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477490", "url": "https://dblp.org/rec/conf/hotchips/CoxDJ11"}, "url": "URL#4302279"}, {"@score": "1", "@id": "4302280", "info": {"authors": {"author": {"@pid": "71/1908", "text": "Mike Davies"}}, "title": "One billion packet per second frame processing pipeline.", "venue": "Hot Chips Symposium", "pages": "1-24", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Davies11", "doi": "10.1109/HOTCHIPS.2011.7477502", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477502", "url": "https://dblp.org/rec/conf/hotchips/Davies11"}, "url": "URL#4302280"}, {"@score": "1", "@id": "4302281", "info": {"authors": {"author": {"@pid": "d/JDemmel", "text": "Jim Demmel"}}, "title": "Rethinking algorithms for future architectures: Communication-avoiding algorithms.", "venue": "Hot Chips Symposium", "pages": "1-63", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Demmel11", "doi": "10.1109/HOTCHIPS.2011.7477498", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477498", "url": "https://dblp.org/rec/conf/hotchips/Demmel11"}, "url": "URL#4302281"}, {"@score": "1", "@id": "4302282", "info": {"authors": {"author": [{"@pid": "318/5621", "text": "Ashutosh Dhodapkar"}, {"@pid": "97/2163", "text": "Gary Lauterbach"}, {"@pid": "61/4970", "text": "Sean Lie"}, {"@pid": "130/7696", "text": "Dhiraj Mallick"}, {"@pid": "318/6557", "text": "Jim Bauman"}, {"@pid": "20/2013", "text": "Sundar Kanthadai"}, {"@pid": "318/7304", "text": "Toru Kuzuhara"}, {"@pid": "70/1605", "text": "Gene Shen"}, {"@pid": "09/0", "text": "Min Xu"}, {"@pid": "52/6610", "text": "Chris Zhang"}]}, "title": "SeaMicro SM10000-64 server: Building datacenter servers using cell phone chips.", "venue": "Hot Chips Symposium", "pages": "1-18", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/DhodapkarLLMBKK11", "doi": "10.1109/HOTCHIPS.2011.7477504", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477504", "url": "https://dblp.org/rec/conf/hotchips/DhodapkarLLMBKK11"}, "url": "URL#4302282"}, {"@score": "1", "@id": "4302283", "info": {"authors": {"author": [{"@pid": "35/2456", "text": "Dongrui Fan"}, {"@pid": "55/2270-9", "text": "Hao Zhang 0009"}, {"@pid": "10/3366", "text": "Da Wang"}, {"@pid": "22/3129", "text": "Xiaochun Ye"}, {"@pid": "01/2674", "text": "Fenglong Song"}, {"@pid": "03/4135", "text": "Junchao Zhang"}, {"@pid": "99/10804", "text": "Lingjun Fan"}]}, "title": "High-efficient architecture of Godson-T many-core processor.", "venue": "Hot Chips Symposium", "pages": "1-31", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Fan0WYSZF11", "doi": "10.1109/HOTCHIPS.2011.7477489", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477489", "url": "https://dblp.org/rec/conf/hotchips/Fan0WYSZF11"}, "url": "URL#4302283"}, {"@score": "1", "@id": "4302284", "info": {"authors": {"author": [{"@pid": "59/10247", "text": "Denis Foley"}, {"@pid": "85/1408", "text": "Maurice Steinman"}, {"@pid": "23/11228", "text": "Alexander Branover"}, {"@pid": "318/6968", "text": "Greg Smaus"}, {"@pid": "318/5981", "text": "Antonio Asaro"}, {"@pid": "149/2799", "text": "Swamy Punyamurtula"}, {"@pid": "276/6286", "text": "Ljubisa Bajic"}]}, "title": "AMD&apos;S &quot;LLANO&quot; Fusion APU.", "venue": "Hot Chips Symposium", "pages": "1-38", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/FoleySBSAPB11", "doi": "10.1109/HOTCHIPS.2011.7477511", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477511", "url": "https://dblp.org/rec/conf/hotchips/FoleySBSAPB11"}, "url": "URL#4302284"}, {"@score": "1", "@id": "4302285", "info": {"authors": {"author": [{"@pid": "64/2844", "text": "Mike Galles"}, {"@pid": "171/6884", "text": "Shrijeet Mukherjee"}]}, "title": "Sereno: A second generation virtualized network interface controller.", "venue": "Hot Chips Symposium", "pages": "1-19", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/GallesM11", "doi": "10.1109/HOTCHIPS.2011.7477503", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477503", "url": "https://dblp.org/rec/conf/hotchips/GallesM11"}, "url": "URL#4302285"}, {"@score": "1", "@id": "4302286", "info": {"authors": {"author": [{"@pid": "53/6544", "text": "Donald S. Gardner"}, {"@pid": "54/2421", "text": "Gerhard Schrom"}, {"@pid": "31/5563", "text": "Fabrice Paillet"}, {"@pid": "06/4638", "text": "Tanay Karnik"}, {"@pid": "b/ShekharYBorkar", "text": "Shekhar Borkar"}]}, "title": "Integrated inductors with magnetic materials for on-chip power conversion.", "venue": "Hot Chips Symposium", "pages": "1-36", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/GardnerSPKB11", "doi": "10.1109/HOTCHIPS.2011.7477481", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477481", "url": "https://dblp.org/rec/conf/hotchips/GardnerSPKB11"}, "url": "URL#4302286"}, {"@score": "1", "@id": "4302287", "info": {"authors": {"author": [{"@pid": "28/14", "text": "Robert T. Golla"}, {"@pid": "40/6763", "text": "Paul J. Jordan"}]}, "title": "T4: A highly threaded server-on-a-chip with native support for heterogeneous computing.", "venue": "Hot Chips Symposium", "pages": "1-21", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/GollaJ11", "doi": "10.1109/HOTCHIPS.2011.7477506", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477506", "url": "https://dblp.org/rec/conf/hotchips/GollaJ11"}, "url": "URL#4302287"}, {"@score": "1", "@id": "4302288", "info": {"authors": {"author": {"@pid": "98/810", "text": "Ruud A. Haring"}}, "title": "The Blue Gene/Q Compute chip.", "venue": "Hot Chips Symposium", "pages": "1-20", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Haring11", "doi": "10.1109/HOTCHIPS.2011.7477488", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477488", "url": "https://dblp.org/rec/conf/hotchips/Haring11"}, "url": "URL#4302288"}, {"@score": "1", "@id": "4302289", "info": {"authors": {"author": [{"@pid": "05/5468", "text": "R. Curtis Harting"}, {"@pid": "04/6416", "text": "Vishal Parikh"}, {"@pid": "d/WJDally", "text": "William J. Dally"}]}, "title": "The utility of fast active messages on many-core chips: Efficient supercomputing project.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/HartingPD11", "doi": "10.1109/HOTCHIPS.2011.7477516", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477516", "url": "https://dblp.org/rec/conf/hotchips/HartingPD11"}, "url": "URL#4302289"}, {"@score": "1", "@id": "4302290", "info": {"authors": {"author": {"@pid": "16/3631", "text": "Hong Jiang"}}, "title": "The Intel\u00ae Quick Sync Video technology in the 2nd-generation Intel Core processor family.", "venue": "Hot Chips Symposium", "pages": "1-23", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Jiang11", "doi": "10.1109/HOTCHIPS.2011.7477508", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477508", "url": "https://dblp.org/rec/conf/hotchips/Jiang11"}, "url": "URL#4302290"}, {"@score": "1", "@id": "4302291", "info": {"authors": {"author": {"@pid": "54/5428", "text": "Richard E. Kessler"}}, "title": "The Cavium 32 Core OCTEON II 68xx.", "venue": "Hot Chips Symposium", "pages": "1-33", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Kessler11", "doi": "10.1109/HOTCHIPS.2011.7477487", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477487", "url": "https://dblp.org/rec/conf/hotchips/Kessler11"}, "url": "URL#4302291"}, {"@score": "1", "@id": "4302292", "info": {"authors": {"author": {"@pid": "83/3115", "text": "Stephen Kosonocky"}}, "title": "Practical power gating and dynamic voltage/frequency scaling.", "venue": "Hot Chips Symposium", "pages": "1-62", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Kosonocky11", "doi": "10.1109/HOTCHIPS.2011.7477480", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477480", "url": "https://dblp.org/rec/conf/hotchips/Kosonocky11"}, "url": "URL#4302292"}, {"@score": "1", "@id": "4302293", "info": {"authors": {"author": [{"@pid": "39/7588", "text": "Yunsup Lee"}, {"@pid": "60/5149", "text": "Rimas Avizienis"}, {"@pid": "20/9796", "text": "Alex Bishara"}, {"@pid": "22/9796", "text": "Richard Xia"}, {"@pid": "23/6844", "text": "Derek Lockhart"}, {"@pid": "20/4601", "text": "Christopher Batten"}, {"@pid": "a/KrsteAsanovic", "text": "Krste Asanovic"}]}, "title": "The Maven vector-thread architecture.", "venue": "Hot Chips Symposium", "pages": "1", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/LeeABXLBA11", "doi": "10.1109/HOTCHIPS.2011.7477519", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477519", "url": "https://dblp.org/rec/conf/hotchips/LeeABXLBA11"}, "url": "URL#4302293"}, {"@score": "1", "@id": "4302294", "info": {"authors": {"author": {"@pid": "87/2651", "text": "Oded Lempel"}}, "title": "2nd Generation Intel\u00ae Core Processor Family: Intel\u00ae Core i7, i5 and i3.", "venue": "Hot Chips Symposium", "pages": "1-48", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Lempel11", "doi": "10.1109/HOTCHIPS.2011.7477509", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477509", "url": "https://dblp.org/rec/conf/hotchips/Lempel11"}, "url": "URL#4302294"}, {"@score": "1", "@id": "4302295", "info": {"authors": {"author": {"@pid": "51/10441", "text": "Harry Li"}}, "title": "Facebook: Server board design.", "venue": "Hot Chips Symposium", "pages": "1-20", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Li11", "doi": "10.1109/HOTCHIPS.2011.7477485", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477485", "url": "https://dblp.org/rec/conf/hotchips/Li11"}, "url": "URL#4302295"}, {"@score": "1", "@id": "4302296", "info": {"authors": {"author": {"@pid": "318/6371", "text": "David May 0006"}}, "title": "XMOS architecture XS1 chips.", "venue": "Hot Chips Symposium", "pages": "1-30", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/May11", "doi": "10.1109/HOTCHIPS.2011.7477496", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477496", "url": "https://dblp.org/rec/conf/hotchips/May11"}, "url": "URL#4302296"}, {"@score": "1", "@id": "4302297", "info": {"authors": {"author": {"@pid": "27/10441", "text": "Amir Michael"}}, "title": "Facebook: The open compute project.", "venue": "Hot Chips Symposium", "pages": "1-41", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Michael11", "doi": "10.1109/HOTCHIPS.2011.7477483", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477483", "url": "https://dblp.org/rec/conf/hotchips/Michael11"}, "url": "URL#4302297"}, {"@score": "1", "@id": "4302298", "info": {"authors": {"author": {"@pid": "24/1315", "text": "Michael J. Miller"}}, "title": "Bandwidth engine\u00ae serial memory chip breaks 2 billion accesses/sec.", "venue": "Hot Chips Symposium", "pages": "1-23", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Miller11", "doi": "10.1109/HOTCHIPS.2011.7477493", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477493", "url": "https://dblp.org/rec/conf/hotchips/Miller11"}, "url": "URL#4302298"}, {"@score": "1", "@id": "4302299", "info": {"authors": {"author": {"@pid": "76/3181", "text": "David Moloney"}}, "title": "1TOPS/W software programmable media processor.", "venue": "Hot Chips Symposium", "pages": "1-24", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Moloney11", "doi": "10.1109/HOTCHIPS.2011.7477507", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477507", "url": "https://dblp.org/rec/conf/hotchips/Moloney11"}, "url": "URL#4302299"}, {"@score": "1", "@id": "4302300", "info": {"authors": {"author": {"@pid": "318/6008", "text": "Jeff Pangborn"}}, "title": "Building a 40 Gbps next generation virtualized security processor: HOT CHIPS 23 - August 2011.", "venue": "Hot Chips Symposium", "pages": "1-21", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Pangborn11", "doi": "10.1109/HOTCHIPS.2011.7477492", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477492", "url": "https://dblp.org/rec/conf/hotchips/Pangborn11"}, "url": "URL#4302300"}, {"@score": "1", "@id": "4302301", "info": {"authors": {"author": {"@pid": "153/5980", "text": "J. Thomas Pawlowski"}}, "title": "Hybrid memory cube (HMC).", "venue": "Hot Chips Symposium", "pages": "1-24", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Pawlowski11", "doi": "10.1109/HOTCHIPS.2011.7477494", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477494", "url": "https://dblp.org/rec/conf/hotchips/Pawlowski11"}, "url": "URL#4302301"}, {"@score": "1", "@id": "4302302", "info": {"authors": {"author": [{"@pid": "59/2817", "text": "Vidya Rajagopalan"}, {"@pid": "17/3078", "text": "Vamsi Boppana"}, {"@pid": "37/225", "text": "Sandeep Dutta"}, {"@pid": "260/7153", "text": "Brad Taylor"}, {"@pid": "57/4914", "text": "Ralph Wittig"}]}, "title": "Xilinx Zynq-7000 EPP: An extensible processing platform family.", "venue": "Hot Chips Symposium", "pages": "1-24", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/RajagopalanBDTW11", "doi": "10.1109/HOTCHIPS.2011.7477495", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477495", "url": "https://dblp.org/rec/conf/hotchips/RajagopalanBDTW11"}, "url": "URL#4302302"}, {"@score": "1", "@id": "4302303", "info": {"authors": {"author": {"@pid": "13/5110", "text": "Carl Ramey"}}, "title": "TILE-Gx100 ManyCore processor: Acceleration interfaces and architecture.", "venue": "Hot Chips Symposium", "pages": "1-21", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Ramey11", "doi": "10.1109/HOTCHIPS.2011.7477491", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477491", "url": "https://dblp.org/rec/conf/hotchips/Ramey11"}, "url": "URL#4302303"}, {"@score": "1", "@id": "4302304", "info": {"authors": {"author": [{"@pid": "318/6799", "text": "Efi Rotem"}, {"@pid": "55/11229", "text": "Alon Naveh"}, {"@pid": "60/2182", "text": "Doron Rajwan"}, {"@pid": "02/11232", "text": "Avinash Ananthakrishnan"}, {"@pid": "49/11232", "text": "Eliezer Weissmann"}]}, "title": "Power management architecture of the 2nd generation Intel\u00ae Core microarchitecture, formerly codenamed Sandy Bridge.", "venue": "Hot Chips Symposium", "pages": "1-33", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/RotemNRAW11", "doi": "10.1109/HOTCHIPS.2011.7477510", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477510", "url": "https://dblp.org/rec/conf/hotchips/RotemNRAW11"}, "url": "URL#4302304"}, {"@score": "1", "@id": "4302305", "info": {"authors": {"author": [{"@pid": "r/ChrisRowen", "text": "Chris Rowen"}, {"@pid": "14/1584", "text": "Dan Nicolaescu"}, {"@pid": "277/6685", "text": "Rajiv Ravindran"}, {"@pid": "129/7621", "text": "David Heine"}, {"@pid": "43/2711", "text": "Grant Martin"}, {"@pid": "56/3461", "text": "James Kim"}, {"@pid": "16/6427", "text": "Dror E. Maydan"}, {"@pid": "127/3154", "text": "Nupur Andrews"}, {"@pid": "143/0353", "text": "Bill Huffman"}, {"@pid": "165/3413", "text": "Vakis Papaparaskeva"}, {"@pid": "42/4865", "text": "Shay Gal-On"}, {"@pid": "57/1234", "text": "Peter R. Nuth"}, {"@pid": "80/3768", "text": "Pushkar Patwardhan"}, {"@pid": "318/7267", "text": "Manish Paradkar"}]}, "title": "The world&apos;s fastest DSP core: Breaking the 100 GMAC/s barrier.", "venue": "Hot Chips Symposium", "pages": "1-25", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/RowenNRHMKMAHPG11", "doi": "10.1109/HOTCHIPS.2011.7477497", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477497", "url": "https://dblp.org/rec/conf/hotchips/RowenNRHMKMAHPG11"}, "url": "URL#4302305"}, {"@score": "1", "@id": "4302306", "info": {"authors": {"author": {"@pid": "17/10441", "text": "Pierluigi Sarti"}}, "title": "Facebook: Efficient power distribution: 277Vac distribution w/o centralized UPS 95% high efficiency solution battery cabinet as distributed backup energy unit.", "venue": "Hot Chips Symposium", "pages": "1-33", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Sarti11", "doi": "10.1109/HOTCHIPS.2011.7477486", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477486", "url": "https://dblp.org/rec/conf/hotchips/Sarti11"}, "url": "URL#4302306"}, {"@score": "1", "@id": "4302307", "info": {"authors": {"author": {"@pid": "83/1036", "text": "Simon Segars"}}, "title": "ARM processor evolution: Bringing high performance to mobile devices.", "venue": "Hot Chips Symposium", "pages": "1-37", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Segars11", "doi": "10.1109/HOTCHIPS.2011.7477500", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477500", "url": "https://dblp.org/rec/conf/hotchips/Segars11"}, "url": "URL#4302307"}, {"@score": "1", "@id": "4302308", "info": {"authors": {"author": [{"@pid": "15/9240", "text": "Aaron Severance"}, {"@pid": "93/6343", "text": "Guy Lemieux"}]}, "title": "VENICE: A compact vector processor for FPGA applications.", "venue": "Hot Chips Symposium", "pages": "1-5", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/SeveranceL11", "doi": "10.1109/HOTCHIPS.2011.7477515", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477515", "url": "https://dblp.org/rec/conf/hotchips/SeveranceL11"}, "url": "URL#4302308"}, {"@score": "1", "@id": "4302309", "info": {"authors": {"author": [{"@pid": "52/11178", "text": "Ramin Shirani"}, {"@pid": "03/2889", "text": "Ramin Farjadrad"}]}, "title": "Low-power high-density 10GBASE-T ethernet transceiver.", "venue": "Hot Chips Symposium", "pages": "1-20", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/ShiraniF11", "doi": "10.1109/HOTCHIPS.2011.7477501", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477501", "url": "https://dblp.org/rec/conf/hotchips/ShiraniF11"}, "url": "URL#4302309"}, {"@score": "1", "@id": "4302310", "info": {"authors": {"author": {"@pid": "01/1008", "text": "Steven R. Undy"}}, "title": "Poulson: An 8 core 32 nm next generation Intel\u00ae Itanium\u00ae processor.", "venue": "Hot Chips Symposium", "pages": "1-22", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/Undy11", "doi": "10.1109/HOTCHIPS.2011.7477505", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477505", "url": "https://dblp.org/rec/conf/hotchips/Undy11"}, "url": "URL#4302310"}, {"@score": "1", "@id": "4302311", "info": {"authors": {"author": {"@pid": "08/6508", "text": "Sean White"}}, "title": "High-performance power-efficient x86-64 server and desktop processors using the core codenamed &quot;Bulldozer&quot;.", "venue": "Hot Chips Symposium", "pages": "1-32", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/White11", "doi": "10.1109/HOTCHIPS.2011.7477512", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477512", "url": "https://dblp.org/rec/conf/hotchips/White11"}, "url": "URL#4302311"}, {"@score": "1", "@id": "4302312", "info": {"authors": {"author": [{"@pid": "318/6024", "text": "Dawson Yee"}, {"@pid": "318/6384", "text": "Scott McEldowney"}]}, "title": "Electrons, photons, phonons, wave, bits, and industrial design: Microsoft kinect sensor: Hot chips 23.", "venue": "Hot Chips Symposium", "pages": "1-20", "year": "2011", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hotchips/YeeM11", "doi": "10.1109/HOTCHIPS.2011.7477499", "ee": "https://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2011.7477499", "url": "https://dblp.org/rec/conf/hotchips/YeeM11"}, "url": "URL#4302312"}, {"@score": "1", "@id": "4389865", "info": {"title": "2011 IEEE Hot Chips 23 Symposium (HCS), Stanford, CA, USA, August 17-19, 2011", "venue": "Hot Chips Symposium", "publisher": "IEEE", "year": "2011", "type": "Editorship", "key": "conf/hotchips/2011", "ee": "http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=7470410", "url": "https://dblp.org/rec/conf/hotchips/2011"}, "url": "URL#4389865"}]}}}