# UART
A UART module that enables serial data transmission and reception using standard asynchronous protocol. Includes transmit and receive logic with configurable baud rate. Designed for easy integration in FPGA-based digital systems.

âš™ï¸ Design Overview

ğŸ” Baud Rate Generator

Uses a timer with a sampling rate of 16Ã— and final count 650

Ensures accurate timing for transmission and reception


ğŸ“¥ UART Receiver

16Ã— oversampling for reliable serial data recovery

Data stored in a receiver FIFO for buffered access


ğŸ“¤ UART Transmitter

Sends data from a transmitter FIFO

Handles serial data framing (start/stop bits)


ğŸ“¦ FIFO Buffers

Prevent data loss and decouple UART from system clock

Allow smooth, non-blocking communication



---

ğŸ§ª Testbench

Two UARTs (A & B) are connected for full-duplex transfer:

UART A TX â†’ UART B RX

UART B TX â†’ UART A RX


ğŸ§ª Test Case

UART A sends: 0x3F

UART B sends: 0xAB


âœ… Result

UART A received: 0xAB

UART B received: 0x3F


Demonstrates successful bidirectional communication with FIFOs.

---

ğŸ‘¨â€ğŸ’» Developed by: Mohab Elsayed
