Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 27 22:25:57 2022
| Host         : LAPTOP-TDKNUURL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DataMemFourSetCache01_timing_summary_routed.rpt -pb DataMemFourSetCache01_timing_summary_routed.pb -rpx DataMemFourSetCache01_timing_summary_routed.rpx -warn_on_violation
| Design       : DataMemFourSetCache01
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          549         
TIMING-18  Warning   Missing input or output delay  78          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (43)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.716     -786.745                    624                  630        0.578        0.000                      0                  630        4.090        0.000                       0                  1060  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 5.000}        140.000         7.143           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.716     -786.745                    624                  630        0.578        0.000                      0                  630        4.090        0.000                       0                  1060  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          624  Failing Endpoints,  Worst Slack       -1.716ns,  Total Violation     -786.745ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.716ns  (required time - arrival time)
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[26]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 2.292ns (37.905%)  route 3.755ns (62.095%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 10.401 - 5.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.278     5.748    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.828 f  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=2, routed)           0.623     8.451    CacheRD[2][130]
    SLICE_X17Y29         LUT6 (Prop_lut6_I3_O)        0.053     8.504 r  Readhit_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.567     9.072    Readhit_OBUF_inst_i_18_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.053     9.125 r  Readhit_OBUF_inst_i_4_comp/O
                         net (fo=54, routed)          0.607     9.732    Readhit_OBUF_inst_i_4_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I2_O)        0.053     9.785 f  RD_OBUF[31]_inst_i_3/O
                         net (fo=157, routed)         1.081    10.866    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X19Y27         LUT4 (Prop_lut4_I1_O)        0.053    10.919 r  u_datamem_cache01_i_169/O
                         net (fo=5, routed)           0.876    11.795    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[29]
    RAMB36_X1Y1          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.180    10.401    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.738    
                         clock uncertainty           -0.035    10.703    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                     -0.624    10.079    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.079    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                 -1.716    

Slack (VIOLATED) :        -1.698ns  (required time - arrival time)
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[21]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 2.292ns (38.017%)  route 3.737ns (61.983%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 10.401 - 5.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.278     5.748    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.828 f  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=2, routed)           0.623     8.451    CacheRD[2][130]
    SLICE_X17Y29         LUT6 (Prop_lut6_I3_O)        0.053     8.504 r  Readhit_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.567     9.072    Readhit_OBUF_inst_i_18_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.053     9.125 r  Readhit_OBUF_inst_i_4_comp/O
                         net (fo=54, routed)          0.607     9.732    Readhit_OBUF_inst_i_4_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I2_O)        0.053     9.785 f  RD_OBUF[31]_inst_i_3/O
                         net (fo=157, routed)         1.095    10.880    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.053    10.933 r  u_datamem_cache01_i_175/O
                         net (fo=5, routed)           0.845    11.777    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[23]
    RAMB36_X1Y1          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.180    10.401    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.738    
                         clock uncertainty           -0.035    10.703    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                     -0.624    10.079    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.079    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                 -1.698    

Slack (VIOLATED) :        -1.690ns  (required time - arrival time)
  Source:                 u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.292ns (38.180%)  route 3.711ns (61.820%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 10.399 - 5.000 ) 
    Source Clock Delay      (SCD):    5.763ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.293     5.763    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.080     7.843 r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.698     8.541    CacheRD[1][128]
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.053     8.594 f  Readhit_OBUF_inst_i_5/O
                         net (fo=2, routed)           0.700     9.294    Readhit_OBUF_inst_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.053     9.347 r  u_datamem_cache01_i_140/O
                         net (fo=139, routed)         1.206    10.554    u_datamem_cache01_i_140_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I1_O)        0.053    10.607 r  u_datamem_cache01_i_515/O
                         net (fo=1, routed)           0.407    11.014    u_datamem_cache01_i_515_n_0
    SLICE_X17Y21         LUT4 (Prop_lut4_I3_O)        0.053    11.067 r  u_datamem_cache01_i_262/O
                         net (fo=5, routed)           0.700    11.767    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB36_X1Y2          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.178    10.399    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.736    
                         clock uncertainty           -0.035    10.701    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[0])
                                                     -0.624    10.077    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.077    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                 -1.690    

Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[21]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 2.292ns (38.496%)  route 3.662ns (61.504%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns = ( 10.335 - 5.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.278     5.748    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.828 f  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=2, routed)           0.623     8.451    CacheRD[2][130]
    SLICE_X17Y29         LUT6 (Prop_lut6_I3_O)        0.053     8.504 r  Readhit_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.567     9.072    Readhit_OBUF_inst_i_18_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.053     9.125 r  Readhit_OBUF_inst_i_4_comp/O
                         net (fo=54, routed)          0.607     9.732    Readhit_OBUF_inst_i_4_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I2_O)        0.053     9.785 f  RD_OBUF[31]_inst_i_3/O
                         net (fo=157, routed)         1.095    10.880    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.053    10.933 r  u_datamem_cache01_i_175/O
                         net (fo=5, routed)           0.770    11.702    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[23]
    RAMB36_X2Y5          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.114    10.335    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.672    
                         clock uncertainty           -0.035    10.637    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                     -0.624    10.013    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.013    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                 -1.689    

Slack (VIOLATED) :        -1.677ns  (required time - arrival time)
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[26]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 2.292ns (38.576%)  route 3.649ns (61.424%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns = ( 10.335 - 5.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.278     5.748    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.828 f  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=2, routed)           0.623     8.451    CacheRD[2][130]
    SLICE_X17Y29         LUT6 (Prop_lut6_I3_O)        0.053     8.504 r  Readhit_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.567     9.072    Readhit_OBUF_inst_i_18_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.053     9.125 r  Readhit_OBUF_inst_i_4_comp/O
                         net (fo=54, routed)          0.607     9.732    Readhit_OBUF_inst_i_4_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I2_O)        0.053     9.785 f  RD_OBUF[31]_inst_i_3/O
                         net (fo=157, routed)         1.081    10.866    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X19Y27         LUT4 (Prop_lut4_I1_O)        0.053    10.919 r  u_datamem_cache01_i_169/O
                         net (fo=5, routed)           0.771    11.690    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[29]
    RAMB36_X2Y5          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.114    10.335    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.672    
                         clock uncertainty           -0.035    10.637    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                     -0.624    10.013    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.013    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                 -1.677    

Slack (VIOLATED) :        -1.665ns  (required time - arrival time)
  Source:                 u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 2.292ns (38.324%)  route 3.689ns (61.676%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 10.401 - 5.000 ) 
    Source Clock Delay      (SCD):    5.763ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.293     5.763    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.080     7.843 r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.698     8.541    CacheRD[1][128]
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.053     8.594 f  Readhit_OBUF_inst_i_5/O
                         net (fo=2, routed)           0.700     9.294    Readhit_OBUF_inst_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.053     9.347 r  u_datamem_cache01_i_140/O
                         net (fo=139, routed)         0.968    10.315    u_datamem_cache01_i_140_n_0
    SLICE_X18Y27         LUT6 (Prop_lut6_I1_O)        0.053    10.368 r  u_datamem_cache01_i_387/O
                         net (fo=1, routed)           0.425    10.793    u_datamem_cache01_i_387_n_0
    SLICE_X17Y27         LUT6 (Prop_lut6_I2_O)        0.053    10.846 r  u_datamem_cache01_i_198_comp/O
                         net (fo=5, routed)           0.898    11.744    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[0]
    RAMB36_X1Y1          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.180    10.401    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.738    
                         clock uncertainty           -0.035    10.703    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.624    10.079    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.079    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                 -1.665    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[20]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 2.292ns (38.251%)  route 3.700ns (61.749%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 10.402 - 5.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.278     5.748    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.828 f  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=2, routed)           0.623     8.451    CacheRD[2][130]
    SLICE_X17Y29         LUT6 (Prop_lut6_I3_O)        0.053     8.504 r  Readhit_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.567     9.072    Readhit_OBUF_inst_i_18_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.053     9.125 r  Readhit_OBUF_inst_i_4_comp/O
                         net (fo=54, routed)          0.607     9.732    Readhit_OBUF_inst_i_4_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I2_O)        0.053     9.785 f  RD_OBUF[31]_inst_i_3/O
                         net (fo=157, routed)         1.111    10.896    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X15Y26         LUT4 (Prop_lut4_I1_O)        0.053    10.949 r  u_datamem_cache01_i_248/O
                         net (fo=5, routed)           0.791    11.740    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[22]
    RAMB36_X0Y2          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.181    10.402    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.739    
                         clock uncertainty           -0.035    10.704    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                     -0.624    10.080    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.080    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[29]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 2.292ns (38.351%)  route 3.684ns (61.649%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 10.402 - 5.000 ) 
    Source Clock Delay      (SCD):    5.763ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.293     5.763    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.080     7.843 r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.698     8.541    CacheRD[1][128]
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.053     8.594 f  Readhit_OBUF_inst_i_5/O
                         net (fo=2, routed)           0.700     9.294    Readhit_OBUF_inst_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.053     9.347 r  u_datamem_cache01_i_140/O
                         net (fo=139, routed)         1.064    10.411    u_datamem_cache01_i_140_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I1_O)        0.053    10.464 r  u_datamem_cache01_i_467/O
                         net (fo=1, routed)           0.497    10.961    u_datamem_cache01_i_467_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.053    11.014 r  u_datamem_cache01_i_238/O
                         net (fo=5, routed)           0.725    11.740    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[32]
    RAMB36_X0Y2          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.181    10.402    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.739    
                         clock uncertainty           -0.035    10.704    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                     -0.624    10.080    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.080    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.656ns  (required time - arrival time)
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[26]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 2.292ns (38.321%)  route 3.689ns (61.679%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 10.395 - 5.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.278     5.748    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.828 f  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=2, routed)           0.623     8.451    CacheRD[2][130]
    SLICE_X17Y29         LUT6 (Prop_lut6_I3_O)        0.053     8.504 r  Readhit_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.567     9.072    Readhit_OBUF_inst_i_18_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.053     9.125 r  Readhit_OBUF_inst_i_4_comp/O
                         net (fo=54, routed)          0.607     9.732    Readhit_OBUF_inst_i_4_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I2_O)        0.053     9.785 f  RD_OBUF[31]_inst_i_3/O
                         net (fo=157, routed)         1.081    10.866    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X19Y27         LUT4 (Prop_lut4_I1_O)        0.053    10.919 r  u_datamem_cache01_i_169/O
                         net (fo=5, routed)           0.811    11.729    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[29]
    RAMB36_X1Y3          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.174    10.395    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.732    
                         clock uncertainty           -0.035    10.697    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                     -0.624    10.073    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.073    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                 -1.656    

Slack (VIOLATED) :        -1.652ns  (required time - arrival time)
  Source:                 u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 2.292ns (38.420%)  route 3.674ns (61.580%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 10.399 - 5.000 ) 
    Source Clock Delay      (SCD):    5.763ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.293     5.763    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.080     7.843 r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.698     8.541    CacheRD[1][128]
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.053     8.594 f  Readhit_OBUF_inst_i_5/O
                         net (fo=2, routed)           0.700     9.294    Readhit_OBUF_inst_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.053     9.347 r  u_datamem_cache01_i_140/O
                         net (fo=139, routed)         1.140    10.488    u_datamem_cache01_i_140_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I1_O)        0.053    10.541 r  u_datamem_cache01_i_479/O
                         net (fo=1, routed)           0.407    10.948    u_datamem_cache01_i_479_n_0
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.053    11.001 r  u_datamem_cache01_i_244/O
                         net (fo=5, routed)           0.728    11.729    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[26]
    RAMB36_X1Y2          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.178    10.399    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.736    
                         clock uncertainty           -0.035    10.701    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[2])
                                                     -0.624    10.077    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.077    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                 -1.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 PointerTree_reg_0_3_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            PointerTree_reg_0_3_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.330ns (47.980%)  route 0.358ns (52.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.859     2.137    PointerTree_reg_0_3_2_2/WCLK
    SLICE_X14Y35         RAMS32                                       r  PointerTree_reg_0_3_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     2.439 f  PointerTree_reg_0_3_2_2/SP/O
                         net (fo=3, routed)           0.196     2.635    p_0_in6_in
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.028     2.663 r  PointerTree_reg_0_3_2_2_i_1/O
                         net (fo=1, routed)           0.162     2.825    PointerTree_reg_0_3_2_2/D
    SLICE_X14Y35         RAMS32                                       r  PointerTree_reg_0_3_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.121     2.640    PointerTree_reg_0_3_2_2/WCLK
    SLICE_X14Y35         RAMS32                                       r  PointerTree_reg_0_3_2_2/SP/CLK
                         clock pessimism             -0.503     2.137    
    SLICE_X14Y35         RAMS32 (Hold_rams32_CLK_I)
                                                      0.110     2.247    PointerTree_reg_0_3_2_2/SP
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 PointerTree_reg_0_3_1_1/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            PointerTree_reg_0_3_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.330ns (42.650%)  route 0.444ns (57.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.859     2.137    PointerTree_reg_0_3_1_1/WCLK
    SLICE_X14Y34         RAMS32                                       r  PointerTree_reg_0_3_1_1/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     2.439 f  PointerTree_reg_0_3_1_1/SP/O
                         net (fo=3, routed)           0.240     2.679    p_0_in19_in
    SLICE_X10Y34         LUT4 (Prop_lut4_I3_O)        0.028     2.707 r  PointerTree_reg_0_3_1_1_i_1/O
                         net (fo=1, routed)           0.204     2.911    PointerTree_reg_0_3_1_1/D
    SLICE_X14Y34         RAMS32                                       r  PointerTree_reg_0_3_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.120     2.639    PointerTree_reg_0_3_1_1/WCLK
    SLICE_X14Y34         RAMS32                                       r  PointerTree_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     2.137    
    SLICE_X14Y34         RAMS32 (Hold_rams32_CLK_I)
                                                      0.110     2.247    PointerTree_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 PointerTree_reg_0_3_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            PointerTree_reg_0_3_2_2/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.330ns (40.592%)  route 0.483ns (59.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.832     2.110    PointerTree_reg_0_3_0_0/WCLK
    SLICE_X18Y35         RAMS32                                       r  PointerTree_reg_0_3_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     2.412 r  PointerTree_reg_0_3_0_0/SP/O
                         net (fo=9, routed)           0.385     2.797    PointerTree_reg_0_3_0_0_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I3_O)        0.028     2.825 r  PointerTree_reg_0_3_2_2_i_2/O
                         net (fo=1, routed)           0.098     2.923    PointerTree_reg_0_3_2_2/WE
    SLICE_X14Y35         RAMS32                                       r  PointerTree_reg_0_3_2_2/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.121     2.640    PointerTree_reg_0_3_2_2/WCLK
    SLICE_X14Y35         RAMS32                                       r  PointerTree_reg_0_3_2_2/SP/CLK
                         clock pessimism             -0.469     2.171    
    SLICE_X14Y35         RAMS32 (Hold_rams32_CLK_WE)
                                                      0.041     2.212    PointerTree_reg_0_3_2_2/SP
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 PointerTree_reg_0_3_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            PointerTree_reg_0_3_1_1/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.328ns (37.398%)  route 0.549ns (62.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.832     2.110    PointerTree_reg_0_3_0_0/WCLK
    SLICE_X18Y35         RAMS32                                       r  PointerTree_reg_0_3_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     2.412 f  PointerTree_reg_0_3_0_0/SP/O
                         net (fo=9, routed)           0.443     2.855    PointerTree_reg_0_3_0_0_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I3_O)        0.026     2.881 r  PointerTree_reg_0_3_1_1_i_2/O
                         net (fo=1, routed)           0.106     2.987    PointerTree_reg_0_3_1_1/WE
    SLICE_X14Y34         RAMS32                                       r  PointerTree_reg_0_3_1_1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.120     2.639    PointerTree_reg_0_3_1_1/WCLK
    SLICE_X14Y34         RAMS32                                       r  PointerTree_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.469     2.170    
    SLICE_X14Y34         RAMS32 (Hold_rams32_CLK_WE)
                                                      0.001     2.171    PointerTree_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 PointerTree_reg_0_3_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            PointerTree_reg_0_3_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.332ns (32.035%)  route 0.704ns (67.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.832     2.110    PointerTree_reg_0_3_0_0/WCLK
    SLICE_X18Y35         RAMS32                                       r  PointerTree_reg_0_3_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         RAMS32 (Prop_rams32_CLK_O)
                                                      0.302     2.412 f  PointerTree_reg_0_3_0_0/SP/O
                         net (fo=9, routed)           0.385     2.797    PointerTree_reg_0_3_0_0_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I0_O)        0.030     2.827 r  PointerTree_reg_0_3_0_0_i_1/O
                         net (fo=1, routed)           0.320     3.147    PointerTree_reg_0_3_0_0/D
    SLICE_X18Y35         RAMS32                                       r  PointerTree_reg_0_3_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.094     2.613    PointerTree_reg_0_3_0_0/WCLK
    SLICE_X18Y35         RAMS32                                       r  PointerTree_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     2.110    
    SLICE_X18Y35         RAMS32 (Hold_rams32_CLK_I)
                                                      0.069     2.179    PointerTree_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.650ns  (arrival time - required time)
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            PointerTree_reg_0_3_0_0/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.669ns (40.016%)  route 1.003ns (59.984%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.886     2.164    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      0.585     2.749 r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=1, routed)           0.167     2.915    CacheRD[2][134]
    SLICE_X17Y29         LUT4 (Prop_lut4_I0_O)        0.028     2.943 f  Readhit_OBUF_inst_i_17/O
                         net (fo=2, routed)           0.102     3.046    Readhit_OBUF_inst_i_17_n_0
    SLICE_X17Y28         LUT6 (Prop_lut6_I3_O)        0.028     3.074 r  u_datamem_cache01_i_142/O
                         net (fo=139, routed)         0.386     3.459    u_datamem_cache01_i_142_n_0
    SLICE_X17Y32         LUT5 (Prop_lut5_I4_O)        0.028     3.487 r  u_datamem_cache01_i_9/O
                         net (fo=5, routed)           0.348     3.836    PointerTree_reg_0_3_0_0/WE
    SLICE_X18Y35         RAMS32                                       r  PointerTree_reg_0_3_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.094     2.613    PointerTree_reg_0_3_0_0/WCLK
    SLICE_X18Y35         RAMS32                                       r  PointerTree_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.469     2.144    
    SLICE_X18Y35         RAMS32 (Hold_rams32_CLK_WE)
                                                      0.041     2.185    PointerTree_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             135.660ns  (arrival time - required time)
  Source:                 memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[20]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -135.000ns  (clk fall@5.000ns - clk rise@140.000ns)
  Data Path Delay:        1.305ns  (logic 0.452ns (34.648%)  route 0.853ns (65.352%))
  Logic Levels:           4  (LUT3=1 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 7.662 - 5.000 ) 
    Source Clock Delay      (SCD):    2.060ns = ( 142.060 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      140.000   140.000 r  
    AL31                                              0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   140.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   141.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   141.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.782   142.060    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/WCLK
    SLICE_X30Y54         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297   142.357 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/RAMS64E_B/O
                         net (fo=1, routed)           0.000   142.357    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/OB
    SLICE_X30Y54         MUXF7 (Prop_muxf7_I0_O)      0.043   142.400 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/F7.A/O
                         net (fo=1, routed)           0.000   142.400    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/O1
    SLICE_X30Y54         MUXF8 (Prop_muxf8_I1_O)      0.017   142.417 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30/F8/O
                         net (fo=1, routed)           0.161   142.578    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_30_30_n_0
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.067   142.645 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[30]_INST_0/O
                         net (fo=1, routed)           0.476   143.122    MemRead[0][30]
    SLICE_X19Y28         LUT4 (Prop_lut4_I0_O)        0.028   143.150 r  u_datamem_cache01_i_144/O
                         net (fo=5, routed)           0.215   143.365    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dinb[18]
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.144     7.662    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.289     7.374    
                         clock uncertainty            0.035     7.409    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.296     7.705    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.705    
                         arrival time                         143.365    
  -------------------------------------------------------------------
                         slack                                135.660    

Slack (MET) :             135.661ns  (arrival time - required time)
  Source:                 PointerTree_reg_0_3_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -135.000ns  (clk fall@5.000ns - clk rise@140.000ns)
  Data Path Delay:        0.848ns  (logic 0.330ns (38.901%)  route 0.518ns (61.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 7.668 - 5.000 ) 
    Source Clock Delay      (SCD):    2.137ns = ( 142.137 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      140.000   140.000 r  
    AL31                                              0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   140.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   141.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   141.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.859   142.137    PointerTree_reg_0_3_2_2/WCLK
    SLICE_X14Y35         RAMS32                                       r  PointerTree_reg_0_3_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         RAMS32 (Prop_rams32_CLK_O)
                                                      0.302   142.439 r  PointerTree_reg_0_3_2_2/SP/O
                         net (fo=3, routed)           0.328   142.767    p_0_in6_in
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.028   142.795 r  u_datamem_cache04_i_1/O
                         net (fo=20, routed)          0.190   142.985    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/web[0]
    RAMB36_X1Y6          RAMB36E1                                     r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.150     7.668    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.469     7.200    
                         clock uncertainty            0.035     7.235    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                      0.089     7.324    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.324    
                         arrival time                         142.985    
  -------------------------------------------------------------------
                         slack                                135.661    

Slack (MET) :             135.661ns  (arrival time - required time)
  Source:                 PointerTree_reg_0_3_2_2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -135.000ns  (clk fall@5.000ns - clk rise@140.000ns)
  Data Path Delay:        0.848ns  (logic 0.330ns (38.901%)  route 0.518ns (61.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 7.668 - 5.000 ) 
    Source Clock Delay      (SCD):    2.137ns = ( 142.137 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      140.000   140.000 r  
    AL31                                              0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   140.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   141.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   141.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.859   142.137    PointerTree_reg_0_3_2_2/WCLK
    SLICE_X14Y35         RAMS32                                       r  PointerTree_reg_0_3_2_2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         RAMS32 (Prop_rams32_CLK_O)
                                                      0.302   142.439 r  PointerTree_reg_0_3_2_2/SP/O
                         net (fo=3, routed)           0.328   142.767    p_0_in6_in
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.028   142.795 r  u_datamem_cache04_i_1/O
                         net (fo=20, routed)          0.190   142.985    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/web[0]
    RAMB36_X1Y6          RAMB36E1                                     r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.150     7.668    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.469     7.200    
                         clock uncertainty            0.035     7.235    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                      0.089     7.324    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.324    
                         arrival time                         142.985    
  -------------------------------------------------------------------
                         slack                                135.661    

Slack (MET) :             135.665ns  (arrival time - required time)
  Source:                 PointerTree_reg_0_3_0_0/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -135.000ns  (clk fall@5.000ns - clk rise@140.000ns)
  Data Path Delay:        0.887ns  (logic 0.330ns (37.204%)  route 0.557ns (62.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7.676 - 5.000 ) 
    Source Clock Delay      (SCD):    2.110ns = ( 142.110 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      140.000   140.000 r  
    AL31                                              0.000   140.000 r  clk (IN)
                         net (fo=0)                   0.000   140.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165   140.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087   141.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   141.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.832   142.110    PointerTree_reg_0_3_0_0/WCLK
    SLICE_X18Y35         RAMS32                                       r  PointerTree_reg_0_3_0_0/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         RAMS32 (Prop_rams32_CLK_O)
                                                      0.302   142.412 f  PointerTree_reg_0_3_0_0/SP/O
                         net (fo=9, routed)           0.279   142.691    PointerTree_reg_0_3_0_0_n_0
    SLICE_X13Y35         LUT4 (Prop_lut4_I1_O)        0.028   142.719 r  u_datamem_cache01_i_138/O
                         net (fo=20, routed)          0.278   142.997    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/web[0]
    RAMB36_X1Y8          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     5.332 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     6.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     6.519 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.158     7.676    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.469     7.208    
                         clock uncertainty            0.035     7.243    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                      0.089     7.332    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -7.332    
                         arrival time                         142.997    
  -------------------------------------------------------------------
                         slack                                135.665    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         140.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         140.000     137.817    RAMB36_X1Y2   u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         140.000     137.817    RAMB36_X1Y2   u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         140.000     137.817    RAMB36_X0Y6   u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         140.000     137.817    RAMB36_X0Y6   u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         140.000     137.817    RAMB36_X2Y5   u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         140.000     137.817    RAMB36_X2Y5   u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         140.000     137.817    RAMB36_X1Y8   u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         140.000     137.817    RAMB36_X1Y8   u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         140.000     137.817    RAMB36_X0Y2   u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         140.000     137.817    RAMB36_X0Y2   u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         135.000     134.090    SLICE_X18Y35  PointerTree_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         135.000     134.090    SLICE_X18Y35  PointerTree_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         135.000     134.090    SLICE_X14Y34  PointerTree_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         135.000     134.090    SLICE_X14Y34  PointerTree_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         135.000     134.090    SLICE_X14Y35  PointerTree_reg_0_3_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         135.000     134.090    SLICE_X14Y35  PointerTree_reg_0_3_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         135.000     134.090    SLICE_X26Y48  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.910         135.000     134.090    SLICE_X26Y48  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         135.000     134.090    SLICE_X26Y48  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.910         135.000     134.090    SLICE_X26Y48  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X18Y35  PointerTree_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X18Y35  PointerTree_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X14Y34  PointerTree_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X14Y34  PointerTree_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X14Y35  PointerTree_reg_0_3_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         5.000       4.090      SLICE_X14Y35  PointerTree_reg_0_3_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X26Y48  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X26Y48  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X26Y48  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X26Y48  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.112ns  (logic 4.057ns (16.154%)  route 21.055ns (83.846%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         3.758    13.697    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/A5
    SLICE_X14Y58         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.170    13.867 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.867    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OD
    SLICE_X14Y58         MUXF7 (Prop_muxf7_I0_O)      0.136    14.003 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.003    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O0
    SLICE_X14Y58         MUXF8 (Prop_muxf8_I0_O)      0.057    14.060 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.411    14.470    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X15Y56         LUT3 (Prop_lut3_I2_O)        0.165    14.635 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           1.264    15.899    MemRead[1][5]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.169    16.068 r  u_datamem_cache01_i_201/O
                         net (fo=5, routed)           1.667    17.735    p_3_in[5]
    SLICE_X21Y26         LUT6 (Prop_lut6_I3_O)        0.053    17.788 f  RD_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.913    18.702    RD_OBUF[5]_inst_i_2_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.067    18.769 r  RD_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.963    22.732    RD_OBUF[5]
    AE24                 OBUF (Prop_obuf_I_O)         2.380    25.112 r  RD_OBUF[5]_inst/O
                         net (fo=0)                   0.000    25.112    RD[5]
    AE24                                                              r  RD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.066ns  (logic 4.275ns (17.056%)  route 20.790ns (82.944%))
  Logic Levels:           12  (IBUF=1 LUT2=1 LUT3=3 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         2.780    12.719    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/A5
    SLICE_X24Y60         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.329    13.048 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.048    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/OA
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I1_O)      0.123    13.171 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    13.171    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/O1
    SLICE_X24Y60         MUXF8 (Prop_muxf8_I1_O)      0.054    13.225 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.765    13.990    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23_n_0
    SLICE_X19Y60         LUT3 (Prop_lut3_I0_O)        0.167    14.157 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           1.615    15.772    MemRead[1][23]
    SLICE_X18Y27         LUT3 (Prop_lut3_I1_O)        0.170    15.942 r  RD_OBUF[31]_inst_i_3_comp_16/O
                         net (fo=1, routed)           0.557    16.499    RD_OBUF[31]_inst_i_3_n_0_repN_16
    SLICE_X19Y26         LUT6 (Prop_lut6_I5_O)        0.053    16.552 r  u_datamem_cache01_i_183_comp/O
                         net (fo=5, routed)           0.759    17.310    p_3_in[23]
    SLICE_X18Y24         LUT6 (Prop_lut6_I3_O)        0.053    17.363 f  RD_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.752    18.115    RD_OBUF[23]_inst_i_2_n_0
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.070    18.185 r  RD_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           4.484    22.669    RD_OBUF[23]
    AE29                 OBUF (Prop_obuf_I_O)         2.397    25.066 r  RD_OBUF[23]_inst/O
                         net (fo=0)                   0.000    25.066    RD[23]
    AE29                                                              r  RD[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.742ns  (logic 4.239ns (17.132%)  route 20.503ns (82.868%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         3.540    13.480    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/A5
    SLICE_X14Y63         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.329    13.809 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.809    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/OA
    SLICE_X14Y63         MUXF7 (Prop_muxf7_I1_O)      0.123    13.932 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000    13.932    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/O1
    SLICE_X14Y63         MUXF8 (Prop_muxf8_I1_O)      0.054    13.986 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.803    14.789    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7_n_0
    SLICE_X15Y59         LUT3 (Prop_lut3_I2_O)        0.167    14.956 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           1.214    16.170    MemRead[1][7]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.170    16.340 r  u_datamem_cache01_i_199/O
                         net (fo=5, routed)           0.762    17.103    p_3_in[7]
    SLICE_X21Y28         LUT6 (Prop_lut6_I3_O)        0.053    17.156 f  RD_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.699    17.855    RD_OBUF[7]_inst_i_2_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.068    17.923 r  RD_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.403    22.326    RD_OBUF[7]
    AF26                 OBUF (Prop_obuf_I_O)         2.415    24.742 r  RD_OBUF[7]_inst/O
                         net (fo=0)                   0.000    24.742    RD[7]
    AF26                                                              r  RD[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.274ns  (logic 4.102ns (16.901%)  route 20.171ns (83.099%))
  Logic Levels:           11  (IBUF=1 LUT2=2 LUT3=3 LUT6=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          0.811     9.193    memcacheData_02_i_11_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I2_O)        0.053     9.246 r  memcacheData_02_i_10/O
                         net (fo=2, routed)           0.306     9.553    memcacheData_02_i_10_n_0
    SLICE_X15Y41         LUT2 (Prop_lut2_I1_O)        0.067     9.620 r  memcacheData_02_i_2/O
                         net (fo=320, routed)         3.832    13.451    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/A7
    SLICE_X14Y54         MUXF8 (Prop_muxf8_S_O)       0.288    13.739 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.305    14.044    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19_n_0
    SLICE_X17Y55         LUT3 (Prop_lut3_I0_O)        0.159    14.203 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=1, routed)           1.149    15.352    MemRead[1][19]
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.170    15.522 r  RD_OBUF[31]_inst_i_3_comp_5/O
                         net (fo=1, routed)           0.480    16.002    RD_OBUF[31]_inst_i_3_n_0_repN_5
    SLICE_X19Y29         LUT6 (Prop_lut6_I5_O)        0.053    16.055 r  u_datamem_cache01_i_187_comp/O
                         net (fo=5, routed)           0.865    16.920    p_3_in[19]
    SLICE_X21Y27         LUT6 (Prop_lut6_I3_O)        0.053    16.973 f  RD_OBUF[19]_inst_i_2/O
                         net (fo=1, routed)           0.656    17.630    RD_OBUF[19]_inst_i_2_n_0
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.067    17.697 r  RD_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           4.181    21.878    RD_OBUF[19]
    AC29                 OBUF (Prop_obuf_I_O)         2.396    24.274 r  RD_OBUF[19]_inst/O
                         net (fo=0)                   0.000    24.274    RD[19]
    AC29                                                              r  RD[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.982ns  (logic 4.131ns (17.226%)  route 19.851ns (82.774%))
  Logic Levels:           11  (IBUF=1 LUT2=2 LUT3=3 LUT6=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          0.811     9.193    memcacheData_02_i_11_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I2_O)        0.053     9.246 r  memcacheData_02_i_10/O
                         net (fo=2, routed)           0.306     9.553    memcacheData_02_i_10_n_0
    SLICE_X15Y41         LUT2 (Prop_lut2_I1_O)        0.067     9.620 r  memcacheData_02_i_2/O
                         net (fo=320, routed)         1.964    11.584    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/A7
    SLICE_X22Y52         MUXF8 (Prop_muxf8_S_O)       0.288    11.872 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25/F8/O
                         net (fo=1, routed)           0.777    12.649    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_25_25_n_0
    SLICE_X19Y51         LUT3 (Prop_lut3_I2_O)        0.167    12.816 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=1, routed)           1.357    14.173    MemRead[1][25]
    SLICE_X18Y24         LUT3 (Prop_lut3_I1_O)        0.170    14.343 r  RD_OBUF[31]_inst_i_3_comp_14/O
                         net (fo=1, routed)           0.456    14.799    RD_OBUF[31]_inst_i_3_n_0_repN_14
    SLICE_X18Y24         LUT6 (Prop_lut6_I5_O)        0.053    14.852 r  u_datamem_cache01_i_181_comp/O
                         net (fo=5, routed)           1.401    16.253    p_3_in[25]
    SLICE_X20Y27         LUT6 (Prop_lut6_I3_O)        0.053    16.306 f  RD_OBUF[25]_inst_i_2/O
                         net (fo=1, routed)           0.581    16.887    RD_OBUF[25]_inst_i_2_n_0
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.065    16.952 r  RD_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           4.612    21.563    RD_OBUF[25]
    AF31                 OBUF (Prop_obuf_I_O)         2.419    23.982 r  RD_OBUF[25]_inst/O
                         net (fo=0)                   0.000    23.982    RD[25]
    AF31                                                              r  RD[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.867ns  (logic 4.112ns (17.230%)  route 19.755ns (82.770%))
  Logic Levels:           11  (IBUF=1 LUT2=2 LUT3=3 LUT6=3 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          0.811     9.193    memcacheData_02_i_11_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I2_O)        0.053     9.246 r  memcacheData_02_i_10/O
                         net (fo=2, routed)           0.306     9.553    memcacheData_02_i_10_n_0
    SLICE_X15Y41         LUT2 (Prop_lut2_I1_O)        0.067     9.620 r  memcacheData_02_i_2/O
                         net (fo=320, routed)         2.201    11.821    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A7
    SLICE_X24Y50         MUXF8 (Prop_muxf8_S_O)       0.288    12.109 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/F8/O
                         net (fo=1, routed)           0.799    12.907    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9_n_0
    SLICE_X21Y50         LUT3 (Prop_lut3_I2_O)        0.167    13.074 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.328    14.402    MemRead[1][9]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.170    14.572 r  RD_OBUF[31]_inst_i_3_comp_1/O
                         net (fo=1, routed)           0.618    15.190    RD_OBUF[31]_inst_i_3_n_0_repN_1
    SLICE_X19Y27         LUT6 (Prop_lut6_I5_O)        0.053    15.243 r  u_datamem_cache01_i_197_comp/O
                         net (fo=5, routed)           1.135    16.378    p_3_in[9]
    SLICE_X14Y26         LUT6 (Prop_lut6_I3_O)        0.053    16.431 f  RD_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.588    17.019    RD_OBUF[9]_inst_i_2_n_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.066    17.085 r  RD_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.383    21.468    RD_OBUF[9]
    AG27                 OBUF (Prop_obuf_I_O)         2.399    23.867 r  RD_OBUF[9]_inst/O
                         net (fo=0)                   0.000    23.867    RD[9]
    AG27                                                              r  RD[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.864ns  (logic 3.935ns (16.491%)  route 19.929ns (83.509%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         3.428    13.367    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/A5
    SLICE_X14Y62         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.170    13.537 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.537    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/OD
    SLICE_X14Y62         MUXF7 (Prop_muxf7_I0_O)      0.136    13.673 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/F7.B/O
                         net (fo=1, routed)           0.000    13.673    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/O0
    SLICE_X14Y62         MUXF8 (Prop_muxf8_I0_O)      0.057    13.730 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1/F8/O
                         net (fo=1, routed)           0.557    14.287    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_1_1_n_0
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.166    14.453 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           1.546    15.999    MemRead[1][1]
    SLICE_X12Y31         LUT4 (Prop_lut4_I0_O)        0.170    16.169 r  u_datamem_cache01_i_205/O
                         net (fo=5, routed)           0.814    16.983    p_3_in[1]
    SLICE_X20Y23         LUT6 (Prop_lut6_I3_O)        0.053    17.036 f  RD_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.550    17.585    RD_OBUF[1]_inst_i_2_n_0
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.053    17.638 r  RD_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.955    21.593    RD_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         2.271    23.864 r  RD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.864    RD[1]
    AD24                                                              r  RD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.842ns  (logic 4.178ns (17.522%)  route 19.664ns (82.478%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         3.540    13.479    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/A5
    SLICE_X14Y61         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.453    13.932 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.932    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/OA
    SLICE_X14Y61         MUXF7 (Prop_muxf7_I1_O)      0.123    14.055 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.055    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/O1
    SLICE_X14Y61         MUXF8 (Prop_muxf8_I1_O)      0.054    14.109 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F8/O
                         net (fo=1, routed)           0.297    14.406    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_n_0
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.156    14.562 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           1.516    16.078    MemRead[1][0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I0_O)        0.053    16.131 r  u_datamem_cache01_i_206/O
                         net (fo=5, routed)           1.058    17.189    p_3_in[0]
    SLICE_X20Y23         LUT6 (Prop_lut6_I3_O)        0.053    17.242 f  RD_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.296    17.538    RD_OBUF[0]_inst_i_2_n_0
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.056    17.594 r  RD_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.877    21.472    RD_OBUF[0]
    AC23                 OBUF (Prop_obuf_I_O)         2.370    23.842 r  RD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.842    RD[0]
    AC23                                                              r  RD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.756ns  (logic 3.951ns (16.634%)  route 19.804ns (83.366%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT4 (Prop_lut4_I2_O)        0.053     9.929 r  memcacheData_02_i_5/O
                         net (fo=256, routed)         2.779    12.708    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/A4
    SLICE_X22Y58         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.051    12.759 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.759    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/OC
    SLICE_X22Y58         MUXF7 (Prop_muxf7_I1_O)      0.140    12.899 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/F7.B/O
                         net (fo=1, routed)           0.000    12.899    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/O0
    SLICE_X22Y58         MUXF8 (Prop_muxf8_I0_O)      0.057    12.956 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/F8/O
                         net (fo=1, routed)           0.527    13.483    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21_n_0
    SLICE_X21Y58         LUT3 (Prop_lut3_I2_O)        0.168    13.651 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           1.509    15.160    MemRead[1][21]
    SLICE_X17Y28         LUT4 (Prop_lut4_I0_O)        0.170    15.330 r  u_datamem_cache01_i_185/O
                         net (fo=5, routed)           1.005    16.335    p_3_in[21]
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.053    16.388 f  RD_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.613    17.001    RD_OBUF[21]_inst_i_2_n_0
    SLICE_X19Y34         LUT3 (Prop_lut3_I0_O)        0.056    17.057 r  RD_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           4.292    21.349    RD_OBUF[21]
    AF29                 OBUF (Prop_obuf_I_O)         2.407    23.756 r  RD_OBUF[21]_inst/O
                         net (fo=0)                   0.000    23.756    RD[21]
    AF29                                                              r  RD[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            RD[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.697ns  (logic 3.968ns (16.743%)  route 19.729ns (83.257%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         3.003    12.943    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/A5
    SLICE_X18Y64         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.329    13.272 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.272    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/OA
    SLICE_X18Y64         MUXF7 (Prop_muxf7_I1_O)      0.123    13.395 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/F7.A/O
                         net (fo=1, routed)           0.000    13.395    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/O1
    SLICE_X18Y64         MUXF8 (Prop_muxf8_I1_O)      0.054    13.449 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/F8/O
                         net (fo=1, routed)           0.866    14.315    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22_n_0
    SLICE_X19Y60         LUT3 (Prop_lut3_I0_O)        0.156    14.471 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=1, routed)           1.334    15.805    MemRead[1][22]
    SLICE_X17Y34         LUT4 (Prop_lut4_I0_O)        0.053    15.858 r  u_datamem_cache01_i_184/O
                         net (fo=5, routed)           0.772    16.630    p_3_in[22]
    SLICE_X21Y29         LUT6 (Prop_lut6_I3_O)        0.053    16.683 f  RD_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.508    17.191    RD_OBUF[22]_inst_i_2_n_0
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.053    17.244 r  RD_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           4.165    21.410    RD_OBUF[22]
    AE28                 OBUF (Prop_obuf_I_O)         2.287    23.697 r  RD_OBUF[22]_inst/O
                         net (fo=0)                   0.000    23.697    RD[22]
    AE28                                                              r  RD[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            Readhit
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.290ns  (logic 1.361ns (31.726%)  route 2.929ns (68.274%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK32                                              0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    AK32                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  RE_IBUF_inst/O
                         net (fo=86, routed)          1.544     1.696    RE_IBUF
    SLICE_X21Y36         LUT4 (Prop_lut4_I3_O)        0.028     1.724 r  Readhit_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.385     3.109    Readhit_OBUF
    AP32                 OBUF (Prop_obuf_I_O)         1.181     4.290 r  Readhit_OBUF_inst/O
                         net (fo=0)                   0.000     4.290    Readhit
    AP32                                                              r  Readhit (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WD[2]
                            (input port)
  Destination:            RD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.733ns  (logic 1.351ns (28.535%)  route 3.382ns (71.465%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  WD[2] (IN)
                         net (fo=0)                   0.000     0.000    WD[2]
    AN27                 IBUF (Prop_ibuf_I_O)         0.140     0.140 r  WD_IBUF[2]_inst/O
                         net (fo=40, routed)          1.261     1.401    WD_IBUF[2]
    SLICE_X19Y37         LUT6 (Prop_lut6_I2_O)        0.028     1.429 r  u_datamem_cache01_i_334/O
                         net (fo=1, routed)           0.288     1.717    u_datamem_cache01_i_334_n_0
    SLICE_X18Y28         LUT6 (Prop_lut6_I0_O)        0.028     1.745 r  u_datamem_cache01_i_172_comp/O
                         net (fo=5, routed)           0.259     2.004    u_datamem_cache01_i_39_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.028     2.032 f  RD_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.122     2.154    RD_OBUF[2]_inst_i_2_n_0
    SLICE_X21Y26         LUT3 (Prop_lut3_I0_O)        0.028     2.182 r  RD_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.452     3.634    RD_OBUF[2]
    AC24                 OBUF (Prop_obuf_I_O)         1.099     4.733 r  RD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.733    RD[2]
    AC24                                                              r  RD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            RD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.903ns  (logic 1.306ns (26.634%)  route 3.597ns (73.366%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK32                                              0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    AK32                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  RE_IBUF_inst/O
                         net (fo=86, routed)          1.795     1.948    RE_IBUF
    SLICE_X21Y29         LUT6 (Prop_lut6_I1_O)        0.028     1.976 r  RD_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.226     2.202    RD_OBUF[4]_inst_i_3_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I2_O)        0.028     2.230 r  RD_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.576     3.805    RD_OBUF[4]
    AC25                 OBUF (Prop_obuf_I_O)         1.098     4.903 r  RD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.903    RD[4]
    AC25                                                              r  RD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            RD[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.932ns  (logic 1.364ns (27.660%)  route 3.568ns (72.340%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK32                                              0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    AK32                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  RE_IBUF_inst/O
                         net (fo=86, routed)          1.614     1.766    RE_IBUF
    SLICE_X21Y31         LUT6 (Prop_lut6_I1_O)        0.028     1.794 r  RD_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.122     1.915    RD_OBUF[19]_inst_i_3_n_0
    SLICE_X21Y31         LUT3 (Prop_lut3_I2_O)        0.030     1.945 r  RD_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           1.833     3.778    RD_OBUF[19]
    AC29                 OBUF (Prop_obuf_I_O)         1.154     4.932 r  RD_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.932    RD[19]
    AC29                                                              r  RD[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            RD[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.937ns  (logic 1.354ns (27.430%)  route 3.583ns (72.570%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK32                                              0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    AK32                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  RE_IBUF_inst/O
                         net (fo=86, routed)          1.751     1.904    RE_IBUF
    SLICE_X20Y30         LUT6 (Prop_lut6_I1_O)        0.028     1.932 r  RD_OBUF[16]_inst_i_3/O
                         net (fo=1, routed)           0.122     2.054    RD_OBUF[16]_inst_i_3_n_0
    SLICE_X20Y30         LUT3 (Prop_lut3_I2_O)        0.028     2.082 r  RD_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           1.709     3.791    RD_OBUF[16]
    AG28                 OBUF (Prop_obuf_I_O)         1.146     4.937 r  RD_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.937    RD[16]
    AG28                                                              r  RD[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            RD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.990ns  (logic 1.349ns (27.031%)  route 3.641ns (72.969%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK32                                              0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    AK32                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  RE_IBUF_inst/O
                         net (fo=86, routed)          1.796     1.949    RE_IBUF
    SLICE_X21Y30         LUT6 (Prop_lut6_I1_O)        0.028     1.977 r  RD_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.122     2.098    RD_OBUF[5]_inst_i_3_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I2_O)        0.030     2.128 r  RD_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.723     3.851    RD_OBUF[5]
    AE24                 OBUF (Prop_obuf_I_O)         1.138     4.990 r  RD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.990    RD[5]
    AE24                                                              r  RD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            RD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.990ns  (logic 1.349ns (27.032%)  route 3.641ns (72.968%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK32                                              0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    AK32                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  RE_IBUF_inst/O
                         net (fo=86, routed)          1.708     1.860    RE_IBUF
    SLICE_X21Y25         LUT6 (Prop_lut6_I1_O)        0.028     1.888 r  RD_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.159     2.047    RD_OBUF[3]_inst_i_3_n_0
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.030     2.077 r  RD_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.775     3.852    RD_OBUF[3]
    AD25                 OBUF (Prop_obuf_I_O)         1.139     4.990 r  RD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.990    RD[3]
    AD25                                                              r  RD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            RD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.012ns  (logic 1.338ns (26.692%)  route 3.674ns (73.308%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK32                                              0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    AK32                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  RE_IBUF_inst/O
                         net (fo=86, routed)          1.850     2.002    RE_IBUF
    SLICE_X20Y24         LUT6 (Prop_lut6_I1_O)        0.028     2.030 r  RD_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.129     2.159    RD_OBUF[0]_inst_i_3_n_0
    SLICE_X21Y24         LUT3 (Prop_lut3_I2_O)        0.029     2.188 r  RD_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.695     3.883    RD_OBUF[0]
    AC23                 OBUF (Prop_obuf_I_O)         1.128     5.012 r  RD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.012    RD[0]
    AC23                                                              r  RD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            RD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.042ns  (logic 1.336ns (26.496%)  route 3.706ns (73.504%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK32                                              0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    AK32                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  RE_IBUF_inst/O
                         net (fo=86, routed)          1.793     1.945    RE_IBUF
    SLICE_X21Y26         LUT6 (Prop_lut6_I1_O)        0.028     1.973 r  RD_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.232     2.205    RD_OBUF[10]_inst_i_3_n_0
    SLICE_X21Y28         LUT3 (Prop_lut3_I2_O)        0.028     2.233 r  RD_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.681     3.914    RD_OBUF[10]
    AG26                 OBUF (Prop_obuf_I_O)         1.128     5.042 r  RD_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.042    RD[10]
    AG26                                                              r  RD[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            RD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.043ns  (logic 1.344ns (26.654%)  route 3.699ns (73.346%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK32                                              0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    AK32                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  RE_IBUF_inst/O
                         net (fo=86, routed)          1.504     1.656    RE_IBUF
    SLICE_X20Y33         LUT6 (Prop_lut6_I1_O)        0.028     1.684 r  RD_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.127     1.810    RD_OBUF[14]_inst_i_3_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I2_O)        0.028     1.838 r  RD_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.069     3.907    RD_OBUF[14]
    AH27                 OBUF (Prop_obuf_I_O)         1.136     5.043 r  RD_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.043    RD[14]
    AH27                                                              r  RD[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.189ns  (logic 4.829ns (34.033%)  route 9.360ns (65.967%))
  Logic Levels:           7  (LUT3=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.293     5.763    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.080     7.843 r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.698     8.541    CacheRD[1][128]
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.053     8.594 f  Readhit_OBUF_inst_i_5/O
                         net (fo=2, routed)           0.700     9.294    Readhit_OBUF_inst_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.053     9.347 r  u_datamem_cache01_i_140/O
                         net (fo=139, routed)         0.939    10.287    u_datamem_cache01_i_140_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I1_O)        0.053    10.340 r  u_datamem_cache01_i_353/O
                         net (fo=1, routed)           0.429    10.769    u_datamem_cache01_i_353_n_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I0_O)        0.053    10.822 r  u_datamem_cache01_i_181_comp/O
                         net (fo=5, routed)           1.401    12.223    p_3_in[25]
    SLICE_X20Y27         LUT6 (Prop_lut6_I3_O)        0.053    12.276 f  RD_OBUF[25]_inst_i_2/O
                         net (fo=1, routed)           0.581    12.857    RD_OBUF[25]_inst_i_2_n_0
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.065    12.922 r  RD_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           4.612    17.533    RD_OBUF[25]
    AF31                 OBUF (Prop_obuf_I_O)         2.419    19.952 r  RD_OBUF[25]_inst/O
                         net (fo=0)                   0.000    19.952    RD[25]
    AF31                                                              r  RD[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.094ns  (logic 4.822ns (34.217%)  route 9.271ns (65.783%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.278     5.748    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.828 f  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=2, routed)           0.623     8.451    CacheRD[2][130]
    SLICE_X17Y29         LUT6 (Prop_lut6_I3_O)        0.053     8.504 r  Readhit_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.567     9.072    Readhit_OBUF_inst_i_18_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.053     9.125 r  Readhit_OBUF_inst_i_4_comp/O
                         net (fo=54, routed)          0.607     9.732    Readhit_OBUF_inst_i_4_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I2_O)        0.053     9.785 f  RD_OBUF[31]_inst_i_3/O
                         net (fo=157, routed)         0.840    10.624    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I1_O)        0.053    10.677 r  u_datamem_cache01_i_177/O
                         net (fo=5, routed)           1.261    11.939    p_3_in[29]
    SLICE_X10Y28         LUT6 (Prop_lut6_I3_O)        0.053    11.992 f  RD_OBUF[29]_inst_i_2/O
                         net (fo=1, routed)           0.619    12.610    RD_OBUF[29]_inst_i_2_n_0
    SLICE_X12Y33         LUT3 (Prop_lut3_I0_O)        0.056    12.666 r  RD_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           4.754    17.421    RD_OBUF[29]
    AD32                 OBUF (Prop_obuf_I_O)         2.421    19.842 r  RD_OBUF[29]_inst/O
                         net (fo=0)                   0.000    19.842    RD[29]
    AD32                                                              r  RD[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.082ns  (logic 4.812ns (34.170%)  route 9.270ns (65.830%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.278     5.748    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.828 f  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=2, routed)           0.623     8.451    CacheRD[2][130]
    SLICE_X17Y29         LUT6 (Prop_lut6_I3_O)        0.053     8.504 r  Readhit_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.567     9.072    Readhit_OBUF_inst_i_18_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.053     9.125 r  Readhit_OBUF_inst_i_4_comp/O
                         net (fo=54, routed)          0.607     9.732    Readhit_OBUF_inst_i_4_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I2_O)        0.053     9.785 f  RD_OBUF[31]_inst_i_3/O
                         net (fo=157, routed)         0.813    10.598    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X16Y35         LUT4 (Prop_lut4_I1_O)        0.053    10.651 r  u_datamem_cache01_i_215/O
                         net (fo=5, routed)           1.424    12.075    u_datamem_cache01_i_82_n_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I1_O)        0.053    12.128 f  RD_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.752    12.880    RD_OBUF[23]_inst_i_2_n_0
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.070    12.950 r  RD_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           4.484    17.433    RD_OBUF[23]
    AE29                 OBUF (Prop_obuf_I_O)         2.397    19.830 r  RD_OBUF[23]_inst/O
                         net (fo=0)                   0.000    19.830    RD[23]
    AE29                                                              r  RD[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.044ns  (logic 4.792ns (34.123%)  route 9.252ns (65.877%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.278     5.748    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.828 f  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=2, routed)           0.623     8.451    CacheRD[2][130]
    SLICE_X17Y29         LUT6 (Prop_lut6_I3_O)        0.053     8.504 r  Readhit_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.567     9.072    Readhit_OBUF_inst_i_18_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.053     9.125 r  Readhit_OBUF_inst_i_4_comp/O
                         net (fo=54, routed)          0.607     9.732    Readhit_OBUF_inst_i_4_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I2_O)        0.053     9.785 f  RD_OBUF[31]_inst_i_3/O
                         net (fo=157, routed)         0.912    10.696    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X10Y33         LUT4 (Prop_lut4_I1_O)        0.053    10.749 r  u_datamem_cache01_i_201/O
                         net (fo=5, routed)           1.667    12.416    p_3_in[5]
    SLICE_X21Y26         LUT6 (Prop_lut6_I3_O)        0.053    12.469 f  RD_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.913    13.382    RD_OBUF[5]_inst_i_2_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I0_O)        0.067    13.449 r  RD_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.963    17.412    RD_OBUF[5]
    AE24                 OBUF (Prop_obuf_I_O)         2.380    19.793 r  RD_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.793    RD[5]
    AE24                                                              r  RD[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.865ns  (logic 4.828ns (34.824%)  route 9.037ns (65.176%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.292     5.762    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.080     7.842 r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[27]
                         net (fo=2, routed)           0.590     8.432    CacheRD[0][132]
    SLICE_X17Y42         LUT4 (Prop_lut4_I2_O)        0.053     8.485 f  Readhit_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.559     9.043    Readhit_OBUF_inst_i_11_n_0
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.053     9.096 r  u_datamem_cache01_i_139/O
                         net (fo=139, routed)         0.891     9.987    u_datamem_cache01_i_139_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.053    10.040 r  u_datamem_cache01_i_452/O
                         net (fo=1, routed)           0.548    10.588    u_datamem_cache01_i_452_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I2_O)        0.053    10.641 r  u_datamem_cache01_i_231/O
                         net (fo=5, routed)           1.347    11.988    u_datamem_cache01_i_98_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.053    12.041 f  RD_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.699    12.741    RD_OBUF[7]_inst_i_2_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.068    12.809 r  RD_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.403    17.212    RD_OBUF[7]
    AF26                 OBUF (Prop_obuf_I_O)         2.415    19.627 r  RD_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.627    RD[7]
    AF26                                                              r  RD[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.806ns  (logic 4.700ns (34.044%)  route 9.106ns (65.956%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.278     5.748    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.828 f  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=2, routed)           0.623     8.451    CacheRD[2][130]
    SLICE_X17Y29         LUT6 (Prop_lut6_I3_O)        0.053     8.504 r  Readhit_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.567     9.072    Readhit_OBUF_inst_i_18_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.053     9.125 r  Readhit_OBUF_inst_i_4_comp/O
                         net (fo=54, routed)          0.607     9.732    Readhit_OBUF_inst_i_4_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I2_O)        0.053     9.785 f  RD_OBUF[31]_inst_i_3/O
                         net (fo=157, routed)         0.896    10.681    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X16Y32         LUT4 (Prop_lut4_I1_O)        0.053    10.734 r  u_datamem_cache01_i_160/O
                         net (fo=5, routed)           1.293    12.027    u_datamem_cache01_i_27_n_0
    SLICE_X20Y25         LUT6 (Prop_lut6_I5_O)        0.053    12.080 f  RD_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.886    12.966    RD_OBUF[14]_inst_i_2_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.053    13.019 r  RD_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.234    17.252    RD_OBUF[14]
    AH27                 OBUF (Prop_obuf_I_O)         2.302    19.555 r  RD_OBUF[14]_inst/O
                         net (fo=0)                   0.000    19.555    RD[14]
    AH27                                                              r  RD[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.753ns  (logic 4.839ns (35.183%)  route 8.914ns (64.817%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.293     5.763    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.080     7.843 r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.698     8.541    CacheRD[1][128]
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.053     8.594 f  Readhit_OBUF_inst_i_5/O
                         net (fo=2, routed)           0.700     9.294    Readhit_OBUF_inst_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.053     9.347 r  u_datamem_cache01_i_140/O
                         net (fo=139, routed)         1.059    10.406    u_datamem_cache01_i_140_n_0
    SLICE_X19Y21         LUT6 (Prop_lut6_I1_O)        0.053    10.459 r  u_datamem_cache01_i_477/O
                         net (fo=1, routed)           0.375    10.834    u_datamem_cache01_i_477_n_0
    SLICE_X16Y21         LUT4 (Prop_lut4_I3_O)        0.053    10.887 r  u_datamem_cache01_i_243/O
                         net (fo=5, routed)           0.854    11.741    u_datamem_cache01_i_110_n_0
    SLICE_X21Y27         LUT6 (Prop_lut6_I0_O)        0.053    11.794 f  RD_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.718    12.512    RD_OBUF[27]_inst_i_2_n_0
    SLICE_X22Y29         LUT3 (Prop_lut3_I0_O)        0.066    12.578 r  RD_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           4.511    17.089    RD_OBUF[27]
    AG31                 OBUF (Prop_obuf_I_O)         2.428    19.517 r  RD_OBUF[27]_inst/O
                         net (fo=0)                   0.000    19.517    RD[27]
    AG31                                                              r  RD[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.749ns  (logic 4.677ns (34.019%)  route 9.071ns (65.981%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.293     5.763    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.080     7.843 r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.698     8.541    CacheRD[1][128]
    SLICE_X16Y41         LUT3 (Prop_lut3_I0_O)        0.053     8.594 f  Readhit_OBUF_inst_i_5/O
                         net (fo=2, routed)           0.700     9.294    Readhit_OBUF_inst_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.053     9.347 r  u_datamem_cache01_i_140/O
                         net (fo=139, routed)         0.987    10.335    u_datamem_cache01_i_140_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I1_O)        0.053    10.388 r  u_datamem_cache01_i_427/O
                         net (fo=1, routed)           0.460    10.848    u_datamem_cache01_i_427_n_0
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.053    10.901 r  u_datamem_cache01_i_218/O
                         net (fo=5, routed)           1.334    12.235    u_datamem_cache01_i_85_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I1_O)        0.053    12.288 f  RD_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.783    13.071    RD_OBUF[20]_inst_i_2_n_0
    SLICE_X19Y34         LUT3 (Prop_lut3_I0_O)        0.053    13.124 r  RD_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           4.108    17.233    RD_OBUF[20]
    AC28                 OBUF (Prop_obuf_I_O)         2.279    19.512 r  RD_OBUF[20]_inst/O
                         net (fo=0)                   0.000    19.512    RD[20]
    AC28                                                              r  RD[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.704ns  (logic 4.834ns (35.274%)  route 8.870ns (64.726%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.278     5.748    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.828 f  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=2, routed)           0.623     8.451    CacheRD[2][130]
    SLICE_X17Y29         LUT6 (Prop_lut6_I3_O)        0.053     8.504 r  Readhit_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.567     9.072    Readhit_OBUF_inst_i_18_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.053     9.125 r  Readhit_OBUF_inst_i_4_comp/O
                         net (fo=54, routed)          0.607     9.732    Readhit_OBUF_inst_i_4_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I2_O)        0.053     9.785 f  RD_OBUF[31]_inst_i_3/O
                         net (fo=157, routed)         1.095    10.880    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.053    10.933 r  u_datamem_cache01_i_175/O
                         net (fo=5, routed)           0.774    11.707    p_3_in[31]
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.053    11.760 f  RD_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.302    12.062    RD_OBUF[31]_inst_i_2_n_0
    SLICE_X13Y29         LUT3 (Prop_lut3_I0_O)        0.056    12.118 r  RD_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           4.902    17.020    RD_OBUF[31]
    AH30                 OBUF (Prop_obuf_I_O)         2.433    19.453 r  RD_OBUF[31]_inst/O
                         net (fo=0)                   0.000    19.453    RD[31]
    AH30                                                              r  RD[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.653ns  (logic 4.707ns (34.474%)  route 8.946ns (65.526%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.278     5.748    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.080     7.828 f  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=2, routed)           0.623     8.451    CacheRD[2][130]
    SLICE_X17Y29         LUT6 (Prop_lut6_I3_O)        0.053     8.504 r  Readhit_OBUF_inst_i_18/O
                         net (fo=2, routed)           0.567     9.072    Readhit_OBUF_inst_i_18_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I2_O)        0.053     9.125 r  Readhit_OBUF_inst_i_4_comp/O
                         net (fo=54, routed)          0.607     9.732    Readhit_OBUF_inst_i_4_n_0
    SLICE_X17Y35         LUT5 (Prop_lut5_I2_O)        0.053     9.785 f  RD_OBUF[31]_inst_i_3/O
                         net (fo=157, routed)         0.910    10.695    RD_OBUF[31]_inst_i_3_n_0
    SLICE_X16Y30         LUT4 (Prop_lut4_I1_O)        0.053    10.748 r  u_datamem_cache01_i_210/O
                         net (fo=5, routed)           1.360    12.107    u_datamem_cache01_i_77_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I1_O)        0.053    12.160 f  RD_OBUF[28]_inst_i_2/O
                         net (fo=1, routed)           0.721    12.881    RD_OBUF[28]_inst_i_2_n_0
    SLICE_X12Y33         LUT3 (Prop_lut3_I0_O)        0.053    12.934 r  RD_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           4.158    17.092    RD_OBUF[28]
    AF30                 OBUF (Prop_obuf_I_O)         2.309    19.401 r  RD_OBUF[28]_inst/O
                         net (fo=0)                   0.000    19.401    RD[28]
    AF30                                                              r  RD[28] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            Readhit
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.890ns  (logic 1.850ns (47.551%)  route 2.040ns (52.449%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.896     2.174    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.585     2.759 f  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[30]
                         net (fo=2, routed)           0.237     2.995    CacheRD[0][135]
    SLICE_X17Y41         LUT6 (Prop_lut6_I4_O)        0.028     3.023 f  Readhit_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.151     3.175    Readhit_OBUF_inst_i_14_n_0
    SLICE_X17Y39         LUT5 (Prop_lut5_I4_O)        0.028     3.203 f  Readhit_OBUF_inst_i_3/O
                         net (fo=54, routed)          0.268     3.470    Readhit_OBUF_inst_i_3_n_0
    SLICE_X21Y36         LUT4 (Prop_lut4_I1_O)        0.028     3.498 r  Readhit_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.385     4.883    Readhit_OBUF
    AP32                 OBUF (Prop_obuf_I_O)         1.181     6.064 r  Readhit_OBUF_inst/O
                         net (fo=0)                   0.000     6.064    Readhit
    AP32                                                              r  Readhit (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.150ns  (logic 1.798ns (43.325%)  route 2.352ns (56.675%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.889     2.167    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.585     2.752 r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=2, routed)           0.242     2.993    CacheRD[2][44]
    SLICE_X11Y26         LUT6 (Prop_lut6_I1_O)        0.028     3.021 r  RD_OBUF[12]_inst_i_5/O
                         net (fo=1, routed)           0.174     3.195    RD_OBUF[12]_inst_i_5_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.028     3.223 r  RD_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.168     3.391    RD_OBUF[12]_inst_i_3_n_0
    SLICE_X11Y27         LUT3 (Prop_lut3_I2_O)        0.028     3.419 r  RD_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.769     5.187    RD_OBUF[12]
    AD26                 OBUF (Prop_obuf_I_O)         1.129     6.316 r  RD_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.316    RD[12]
    AD26                                                              r  RD[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.148ns  (logic 1.796ns (43.293%)  route 2.352ns (56.707%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.892     2.170    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     2.755 r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=2, routed)           0.356     3.110    CacheRD[0][2]
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.028     3.138 r  u_datamem_cache01_i_526/O
                         net (fo=1, routed)           0.125     3.263    u_datamem_cache01_i_526_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I2_O)        0.028     3.291 r  u_datamem_cache01_i_268/O
                         net (fo=5, routed)           0.297     3.588    u_datamem_cache01_i_135_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I0_O)        0.028     3.616 f  RD_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.122     3.739    RD_OBUF[2]_inst_i_2_n_0
    SLICE_X21Y26         LUT3 (Prop_lut3_I0_O)        0.028     3.767 r  RD_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.452     5.219    RD_OBUF[2]
    AC24                 OBUF (Prop_obuf_I_O)         1.099     6.317 r  RD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.317    RD[2]
    AC24                                                              r  RD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.174ns  (logic 1.767ns (42.327%)  route 2.407ns (57.673%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.891     2.169    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.754 r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           0.227     2.981    CacheRD[3][36]
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.028     3.009 r  RD_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.378     3.387    RD_OBUF[4]_inst_i_4_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I3_O)        0.028     3.415 r  RD_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.226     3.641    RD_OBUF[4]_inst_i_3_n_0
    SLICE_X21Y30         LUT3 (Prop_lut3_I2_O)        0.028     3.669 r  RD_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.576     5.245    RD_OBUF[4]
    AC25                 OBUF (Prop_obuf_I_O)         1.098     6.342 r  RD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.342    RD[4]
    AC25                                                              r  RD[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.220ns  (logic 1.801ns (42.675%)  route 2.419ns (57.325%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.891     2.169    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585     2.754 r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=2, routed)           0.279     3.033    CacheRD[3][40]
    SLICE_X13Y27         LUT6 (Prop_lut6_I1_O)        0.028     3.061 r  RD_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.279     3.339    RD_OBUF[8]_inst_i_4_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.028     3.367 r  RD_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.124     3.491    RD_OBUF[8]_inst_i_3_n_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I2_O)        0.028     3.519 r  RD_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.738     5.257    RD_OBUF[8]
    AE26                 OBUF (Prop_obuf_I_O)         1.132     6.389 r  RD_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.389    RD[8]
    AE26                                                              r  RD[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.253ns  (logic 1.797ns (42.238%)  route 2.457ns (57.762%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.884     2.162    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     2.747 r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=2, routed)           0.398     3.145    CacheRD[3][74]
    SLICE_X22Y27         LUT6 (Prop_lut6_I3_O)        0.028     3.173 r  RD_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.146     3.318    RD_OBUF[10]_inst_i_4_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I3_O)        0.028     3.346 r  RD_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.232     3.579    RD_OBUF[10]_inst_i_3_n_0
    SLICE_X21Y28         LUT3 (Prop_lut3_I2_O)        0.028     3.607 r  RD_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.681     5.288    RD_OBUF[10]
    AG26                 OBUF (Prop_obuf_I_O)         1.128     6.415 r  RD_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.415    RD[10]
    AG26                                                              r  RD[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.248ns  (logic 1.798ns (42.336%)  route 2.450ns (57.664%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.892     2.170    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      0.585     2.755 r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=2, routed)           0.368     3.122    CacheRD[0][32]
    SLICE_X14Y24         LUT6 (Prop_lut6_I1_O)        0.028     3.150 r  RD_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.258     3.408    RD_OBUF[0]_inst_i_4_n_0
    SLICE_X20Y24         LUT6 (Prop_lut6_I3_O)        0.028     3.436 r  RD_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.129     3.565    RD_OBUF[0]_inst_i_3_n_0
    SLICE_X21Y24         LUT3 (Prop_lut3_I2_O)        0.029     3.594 r  RD_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.695     5.289    RD_OBUF[0]
    AC23                 OBUF (Prop_obuf_I_O)         1.128     6.418 r  RD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.418    RD[0]
    AC23                                                              r  RD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.272ns  (logic 1.853ns (43.375%)  route 2.419ns (56.625%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.891     2.169    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.585     2.754 r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=2, routed)           0.289     3.043    CacheRD[3][51]
    SLICE_X21Y30         LUT6 (Prop_lut6_I1_O)        0.028     3.071 r  RD_OBUF[19]_inst_i_8/O
                         net (fo=1, routed)           0.052     3.123    RD_OBUF[19]_inst_i_8_n_0
    SLICE_X21Y30         LUT5 (Prop_lut5_I4_O)        0.028     3.151 r  RD_OBUF[19]_inst_i_6/O
                         net (fo=1, routed)           0.123     3.274    RD_OBUF[19]_inst_i_6_n_0
    SLICE_X21Y31         LUT6 (Prop_lut6_I5_O)        0.028     3.302 r  RD_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.122     3.424    RD_OBUF[19]_inst_i_3_n_0
    SLICE_X21Y31         LUT3 (Prop_lut3_I2_O)        0.030     3.454 r  RD_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           1.833     5.287    RD_OBUF[19]
    AC29                 OBUF (Prop_obuf_I_O)         1.154     6.441 r  RD_OBUF[19]_inst/O
                         net (fo=0)                   0.000     6.441    RD[19]
    AC29                                                              r  RD[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.285ns  (logic 1.810ns (42.230%)  route 2.476ns (57.770%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.884     2.162    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      0.585     2.747 r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=2, routed)           0.362     3.109    CacheRD[3][99]
    SLICE_X20Y25         LUT6 (Prop_lut6_I5_O)        0.028     3.137 r  RD_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.180     3.317    RD_OBUF[3]_inst_i_4_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I3_O)        0.028     3.345 r  RD_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.159     3.504    RD_OBUF[3]_inst_i_3_n_0
    SLICE_X21Y26         LUT3 (Prop_lut3_I2_O)        0.030     3.534 r  RD_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.775     5.308    RD_OBUF[3]
    AD25                 OBUF (Prop_obuf_I_O)         1.139     6.447 r  RD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.447    RD[3]
    AD25                                                              r  RD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memcacheData_03/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Destination:            RD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.422ns  (logic 1.626ns (36.764%)  route 2.796ns (63.236%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        0.780     2.058    memcacheData_03/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/WCLK
    SLICE_X26Y60         RAMS64E                                      r  memcacheData_03/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y60         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     2.355 r  memcacheData_03/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.355    memcacheData_03/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/OB
    SLICE_X26Y60         MUXF7 (Prop_muxf7_I0_O)      0.043     2.398 r  memcacheData_03/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/F7.A/O
                         net (fo=1, routed)           0.000     2.398    memcacheData_03/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/O1
    SLICE_X26Y60         MUXF8 (Prop_muxf8_I1_O)      0.017     2.415 r  memcacheData_03/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6/F8/O
                         net (fo=1, routed)           0.161     2.576    memcacheData_03/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_6_6_n_0
    SLICE_X27Y60         LUT3 (Prop_lut3_I0_O)        0.067     2.643 r  memcacheData_03/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.526     3.170    MemRead[2][6]
    SLICE_X13Y34         LUT4 (Prop_lut4_I0_O)        0.028     3.198 r  u_datamem_cache01_i_232/O
                         net (fo=5, routed)           0.258     3.456    u_datamem_cache01_i_99_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I1_O)        0.028     3.484 f  RD_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.243     3.727    RD_OBUF[6]_inst_i_2_n_0
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.028     3.755 r  RD_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.608     5.363    RD_OBUF[6]
    AE23                 OBUF (Prop_obuf_I_O)         1.118     6.480 r  RD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.480    RD[6]
    AE23                                                              r  RD[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         10940 Endpoints
Min Delay         10940 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.465ns  (logic 1.755ns (10.051%)  route 15.710ns (89.949%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 10.401 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         2.780    12.719    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/A5
    SLICE_X24Y60         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.329    13.048 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.048    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/OA
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I1_O)      0.123    13.171 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    13.171    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/O1
    SLICE_X24Y60         MUXF8 (Prop_muxf8_I1_O)      0.054    13.225 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.765    13.990    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23_n_0
    SLICE_X19Y60         LUT3 (Prop_lut3_I0_O)        0.167    14.157 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           1.615    15.772    MemRead[1][23]
    SLICE_X18Y27         LUT3 (Prop_lut3_I1_O)        0.170    15.942 r  RD_OBUF[31]_inst_i_3_comp_16/O
                         net (fo=1, routed)           0.557    16.499    RD_OBUF[31]_inst_i_3_n_0_repN_16
    SLICE_X19Y26         LUT6 (Prop_lut6_I5_O)        0.053    16.552 r  u_datamem_cache01_i_183_comp/O
                         net (fo=5, routed)           0.913    17.465    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[15]
    RAMB36_X1Y1          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.180    10.401    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.231ns  (logic 1.755ns (10.187%)  route 15.475ns (89.813%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns = ( 10.335 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         2.780    12.719    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/A5
    SLICE_X24Y60         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.329    13.048 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.048    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/OA
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I1_O)      0.123    13.171 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    13.171    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/O1
    SLICE_X24Y60         MUXF8 (Prop_muxf8_I1_O)      0.054    13.225 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.765    13.990    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23_n_0
    SLICE_X19Y60         LUT3 (Prop_lut3_I0_O)        0.167    14.157 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           1.615    15.772    MemRead[1][23]
    SLICE_X18Y27         LUT3 (Prop_lut3_I1_O)        0.170    15.942 r  RD_OBUF[31]_inst_i_3_comp_16/O
                         net (fo=1, routed)           0.557    16.499    RD_OBUF[31]_inst_i_3_n_0_repN_16
    SLICE_X19Y26         LUT6 (Prop_lut6_I5_O)        0.053    16.552 r  u_datamem_cache01_i_183_comp/O
                         net (fo=5, routed)           0.679    17.231    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[15]
    RAMB36_X2Y5          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.114    10.335    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.155ns  (logic 1.755ns (10.232%)  route 15.400ns (89.768%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 10.395 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         2.780    12.719    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/A5
    SLICE_X24Y60         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.329    13.048 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.048    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/OA
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I1_O)      0.123    13.171 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    13.171    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/O1
    SLICE_X24Y60         MUXF8 (Prop_muxf8_I1_O)      0.054    13.225 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.765    13.990    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23_n_0
    SLICE_X19Y60         LUT3 (Prop_lut3_I0_O)        0.167    14.157 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           1.615    15.772    MemRead[1][23]
    SLICE_X18Y27         LUT3 (Prop_lut3_I1_O)        0.170    15.942 r  RD_OBUF[31]_inst_i_3_comp_16/O
                         net (fo=1, routed)           0.557    16.499    RD_OBUF[31]_inst_i_3_n_0_repN_16
    SLICE_X19Y26         LUT6 (Prop_lut6_I5_O)        0.053    16.552 r  u_datamem_cache01_i_183_comp/O
                         net (fo=5, routed)           0.604    17.155    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[15]
    RAMB36_X1Y3          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.174    10.395    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.100ns  (logic 1.755ns (10.265%)  route 15.345ns (89.735%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 10.390 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         2.780    12.719    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/A5
    SLICE_X24Y60         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.329    13.048 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.048    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/OA
    SLICE_X24Y60         MUXF7 (Prop_muxf7_I1_O)      0.123    13.171 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F7.A/O
                         net (fo=1, routed)           0.000    13.171    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/O1
    SLICE_X24Y60         MUXF8 (Prop_muxf8_I1_O)      0.054    13.225 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.765    13.990    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23_n_0
    SLICE_X19Y60         LUT3 (Prop_lut3_I0_O)        0.167    14.157 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           1.615    15.772    MemRead[1][23]
    SLICE_X18Y27         LUT3 (Prop_lut3_I1_O)        0.170    15.942 r  RD_OBUF[31]_inst_i_3_comp_16/O
                         net (fo=1, routed)           0.557    16.499    RD_OBUF[31]_inst_i_3_n_0_repN_16
    SLICE_X19Y26         LUT6 (Prop_lut6_I5_O)        0.053    16.552 r  u_datamem_cache01_i_183_comp/O
                         net (fo=5, routed)           0.549    17.100    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[15]
    RAMB36_X1Y4          RAMB36E1                                     r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.169    10.390    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.986ns  (logic 1.702ns (10.022%)  route 15.283ns (89.978%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 10.393 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         3.540    13.480    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/A5
    SLICE_X14Y63         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.329    13.809 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.809    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/OA
    SLICE_X14Y63         MUXF7 (Prop_muxf7_I1_O)      0.123    13.932 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000    13.932    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/O1
    SLICE_X14Y63         MUXF8 (Prop_muxf8_I1_O)      0.054    13.986 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.803    14.789    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7_n_0
    SLICE_X15Y59         LUT3 (Prop_lut3_I2_O)        0.167    14.956 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           1.214    16.170    MemRead[1][7]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.170    16.340 r  u_datamem_cache01_i_199/O
                         net (fo=5, routed)           0.645    16.986    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[35]
    RAMB36_X1Y6          RAMB36E1                                     r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.172    10.393    u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  u_datamem_cache04/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.928ns  (logic 1.702ns (10.056%)  route 15.226ns (89.944%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 10.400 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         3.540    13.480    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/A5
    SLICE_X14Y63         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.329    13.809 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.809    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/OA
    SLICE_X14Y63         MUXF7 (Prop_muxf7_I1_O)      0.123    13.932 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000    13.932    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/O1
    SLICE_X14Y63         MUXF8 (Prop_muxf8_I1_O)      0.054    13.986 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.803    14.789    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7_n_0
    SLICE_X15Y59         LUT3 (Prop_lut3_I2_O)        0.167    14.956 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           1.214    16.170    MemRead[1][7]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.170    16.340 r  u_datamem_cache01_i_199/O
                         net (fo=5, routed)           0.588    16.928    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[35]
    RAMB36_X0Y7          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.179    10.400    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.901ns  (logic 1.586ns (9.386%)  route 15.315ns (90.614%))
  Logic Levels:           8  (IBUF=1 LUT2=2 LUT3=2 LUT6=2 MUXF8=1)
  Clock Path Skew:        5.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 10.401 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          0.811     9.193    memcacheData_02_i_11_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I2_O)        0.053     9.246 r  memcacheData_02_i_10/O
                         net (fo=2, routed)           0.306     9.553    memcacheData_02_i_10_n_0
    SLICE_X15Y41         LUT2 (Prop_lut2_I1_O)        0.067     9.620 r  memcacheData_02_i_2/O
                         net (fo=320, routed)         3.832    13.451    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/A7
    SLICE_X14Y54         MUXF8 (Prop_muxf8_S_O)       0.288    13.739 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.305    14.044    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19_n_0
    SLICE_X17Y55         LUT3 (Prop_lut3_I0_O)        0.159    14.203 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=1, routed)           1.149    15.352    MemRead[1][19]
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.170    15.522 r  RD_OBUF[31]_inst_i_3_comp_5/O
                         net (fo=1, routed)           0.480    16.002    RD_OBUF[31]_inst_i_3_n_0_repN_5
    SLICE_X19Y29         LUT6 (Prop_lut6_I5_O)        0.053    16.055 r  u_datamem_cache01_i_187_comp/O
                         net (fo=5, routed)           0.846    16.901    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[11]
    RAMB36_X1Y1          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.180    10.401    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.861ns  (logic 1.574ns (9.337%)  route 15.287ns (90.663%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 10.401 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         3.003    12.943    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/A5
    SLICE_X18Y64         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.329    13.272 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.272    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/OA
    SLICE_X18Y64         MUXF7 (Prop_muxf7_I1_O)      0.123    13.395 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/F7.A/O
                         net (fo=1, routed)           0.000    13.395    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/O1
    SLICE_X18Y64         MUXF8 (Prop_muxf8_I1_O)      0.054    13.449 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/F8/O
                         net (fo=1, routed)           0.866    14.315    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22_n_0
    SLICE_X19Y60         LUT3 (Prop_lut3_I0_O)        0.156    14.471 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=1, routed)           1.334    15.805    MemRead[1][22]
    SLICE_X17Y34         LUT4 (Prop_lut4_I0_O)        0.053    15.858 r  u_datamem_cache01_i_184/O
                         net (fo=5, routed)           1.003    16.861    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[14]
    RAMB36_X1Y1          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.180    10.401    u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  u_datamem_cache03/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.860ns  (logic 1.586ns (9.408%)  route 15.274ns (90.592%))
  Logic Levels:           8  (IBUF=1 LUT2=2 LUT3=2 LUT6=2 MUXF8=1)
  Clock Path Skew:        5.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 10.395 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          0.811     9.193    memcacheData_02_i_11_n_0
    SLICE_X15Y41         LUT6 (Prop_lut6_I2_O)        0.053     9.246 r  memcacheData_02_i_10/O
                         net (fo=2, routed)           0.306     9.553    memcacheData_02_i_10_n_0
    SLICE_X15Y41         LUT2 (Prop_lut2_I1_O)        0.067     9.620 r  memcacheData_02_i_2/O
                         net (fo=320, routed)         3.832    13.451    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/A7
    SLICE_X14Y54         MUXF8 (Prop_muxf8_S_O)       0.288    13.739 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19/F8/O
                         net (fo=1, routed)           0.305    14.044    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_19_19_n_0
    SLICE_X17Y55         LUT3 (Prop_lut3_I0_O)        0.159    14.203 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=1, routed)           1.149    15.352    MemRead[1][19]
    SLICE_X16Y34         LUT3 (Prop_lut3_I1_O)        0.170    15.522 r  RD_OBUF[31]_inst_i_3_comp_5/O
                         net (fo=1, routed)           0.480    16.002    RD_OBUF[31]_inst_i_3_n_0_repN_5
    SLICE_X19Y29         LUT6 (Prop_lut6_I5_O)        0.053    16.055 r  u_datamem_cache01_i_187_comp/O
                         net (fo=5, routed)           0.805    16.860    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dinb[11]
    RAMB36_X1Y3          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.174    10.395    u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  u_datamem_cache02/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.809ns  (logic 1.702ns (10.128%)  route 15.107ns (89.872%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 10.396 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK31                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AK31                 IBUF (Prop_ibuf_I_O)         0.743     0.743 r  A_IBUF[2]_inst/O
                         net (fo=679, routed)         7.586     8.330    A_IBUF[2]
    SLICE_X11Y38         LUT2 (Prop_lut2_I1_O)        0.053     8.383 r  memcacheData_02_i_11/O
                         net (fo=72, routed)          1.494     9.876    memcacheData_02_i_11_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I3_O)        0.063     9.939 r  memcacheData_02_i_4/O
                         net (fo=256, routed)         3.540    13.480    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/A5
    SLICE_X14Y63         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.329    13.809 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.809    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/OA
    SLICE_X14Y63         MUXF7 (Prop_muxf7_I1_O)      0.123    13.932 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000    13.932    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/O1
    SLICE_X14Y63         MUXF8 (Prop_muxf8_I1_O)      0.054    13.986 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.803    14.789    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7_n_0
    SLICE_X15Y59         LUT3 (Prop_lut3_I2_O)        0.167    14.956 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           1.214    16.170    MemRead[1][7]
    SLICE_X10Y33         LUT4 (Prop_lut4_I0_O)        0.170    16.340 r  u_datamem_cache01_i_199/O
                         net (fo=5, routed)           0.469    16.809    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[35]
    RAMB36_X0Y6          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        2.175    10.396    u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  u_datamem_cache01/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WD[11]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.131ns (16.867%)  route 0.645ns (83.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM27                                              0.000     0.000 r  WD[11] (IN)
                         net (fo=0)                   0.000     0.000    WD[11]
    AM27                 IBUF (Prop_ibuf_I_O)         0.131     0.131 r  WD_IBUF[11]_inst/O
                         net (fo=40, routed)          0.645     0.776    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/D
    SLICE_X34Y59         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.022     2.541    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/WCLK
    SLICE_X34Y59         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/CLK

Slack:                    inf
  Source:                 WD[11]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.131ns (16.867%)  route 0.645ns (83.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM27                                              0.000     0.000 r  WD[11] (IN)
                         net (fo=0)                   0.000     0.000    WD[11]
    AM27                 IBUF (Prop_ibuf_I_O)         0.131     0.131 r  WD_IBUF[11]_inst/O
                         net (fo=40, routed)          0.645     0.776    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/D
    SLICE_X34Y59         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.022     2.541    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/WCLK
    SLICE_X34Y59         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/CLK

Slack:                    inf
  Source:                 WD[11]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.131ns (16.867%)  route 0.645ns (83.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM27                                              0.000     0.000 r  WD[11] (IN)
                         net (fo=0)                   0.000     0.000    WD[11]
    AM27                 IBUF (Prop_ibuf_I_O)         0.131     0.131 r  WD_IBUF[11]_inst/O
                         net (fo=40, routed)          0.645     0.776    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/D
    SLICE_X34Y59         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.022     2.541    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/WCLK
    SLICE_X34Y59         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_C/CLK

Slack:                    inf
  Source:                 WD[11]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.131ns (16.867%)  route 0.645ns (83.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM27                                              0.000     0.000 r  WD[11] (IN)
                         net (fo=0)                   0.000     0.000    WD[11]
    AM27                 IBUF (Prop_ibuf_I_O)         0.131     0.131 r  WD_IBUF[11]_inst/O
                         net (fo=40, routed)          0.645     0.776    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/D
    SLICE_X34Y59         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.022     2.541    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/WCLK
    SLICE_X34Y59         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_D/CLK

Slack:                    inf
  Source:                 WD[0]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.077ns (9.234%)  route 0.753ns (90.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  WD[0] (IN)
                         net (fo=0)                   0.000     0.000    WD[0]
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  WD_IBUF[0]_inst/O
                         net (fo=40, routed)          0.753     0.830    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/D
    SLICE_X26Y48         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.099     2.618    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/WCLK
    SLICE_X26Y48         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 WD[0]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.077ns (9.234%)  route 0.753ns (90.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  WD[0] (IN)
                         net (fo=0)                   0.000     0.000    WD[0]
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  WD_IBUF[0]_inst/O
                         net (fo=40, routed)          0.753     0.830    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/D
    SLICE_X26Y48         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.099     2.618    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/WCLK
    SLICE_X26Y48         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK

Slack:                    inf
  Source:                 WD[0]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.077ns (9.234%)  route 0.753ns (90.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  WD[0] (IN)
                         net (fo=0)                   0.000     0.000    WD[0]
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  WD_IBUF[0]_inst/O
                         net (fo=40, routed)          0.753     0.830    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/D
    SLICE_X26Y48         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.099     2.618    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/WCLK
    SLICE_X26Y48         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK

Slack:                    inf
  Source:                 WD[0]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.077ns (9.234%)  route 0.753ns (90.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  WD[0] (IN)
                         net (fo=0)                   0.000     0.000    WD[0]
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  WD_IBUF[0]_inst/O
                         net (fo=40, routed)          0.753     0.830    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/D
    SLICE_X26Y48         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.099     2.618    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/WCLK
    SLICE_X26Y48         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK

Slack:                    inf
  Source:                 WD[10]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.150ns (17.365%)  route 0.715ns (82.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN29                                              0.000     0.000 r  WD[10] (IN)
                         net (fo=0)                   0.000     0.000    WD[10]
    AN29                 IBUF (Prop_ibuf_I_O)         0.150     0.150 r  WD_IBUF[10]_inst/O
                         net (fo=41, routed)          0.715     0.865    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/D
    SLICE_X32Y61         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.022     2.541    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
    SLICE_X32Y61         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK

Slack:                    inf
  Source:                 WD[10]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=140.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.150ns (17.365%)  route 0.715ns (82.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN29                                              0.000     0.000 r  WD[10] (IN)
                         net (fo=0)                   0.000     0.000    WD[10]
    AN29                 IBUF (Prop_ibuf_I_O)         0.150     0.150 r  WD_IBUF[10]_inst/O
                         net (fo=41, routed)          0.715     0.865    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/D
    SLICE_X32Y61         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=1059, routed)        1.022     2.541    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
    SLICE_X32Y61         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/CLK





