{
	"finish__design__instance__count__class:antenna_cell": 2,
	"finish__design__instance__area__class:antenna_cell": 11.2896,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 112.896,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 524.966,
	"finish__design__instance__count__class:timing_repair_buffer": 35,
	"finish__design__instance__area__class:timing_repair_buffer": 1905.12,
	"finish__design__instance__count__class:inverter": 70,
	"finish__design__instance__area__class:inverter": 1236.21,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 22.5792,
	"finish__design__instance__count__class:sequential_cell": 19,
	"finish__design__instance__area__class:sequential_cell": 1879.72,
	"finish__design__instance__count__class:multi_input_combinational_cell": 219,
	"finish__design__instance__area__class:multi_input_combinational_cell": 10744.9,
	"finish__design__instance__count": 351,
	"finish__design__instance__area": 16437.7,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 5.33199,
	"finish__clock__skew__setup": 0.0020465,
	"finish__clock__skew__hold": 0.0020465,
	"finish__timing__drv__max_slew_limit": 0.864577,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.95605,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0238898,
	"finish__power__switching__total": 0.0119842,
	"finish__power__leakage__total": 1.37761e-06,
	"finish__power__total": 0.0358753,
	"finish__design__io": 36,
	"finish__design__die__area": 2.45303e+06,
	"finish__design__core__area": 2.43584e+06,
	"finish__design__instance__count": 3301,
	"finish__design__instance__area": 33089.8,
	"finish__design__instance__count__stdcell": 3301,
	"finish__design__instance__area__stdcell": 33089.8,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0135846,
	"finish__design__instance__utilization__stdcell": 0.0135846,
	"finish__design__rows": 309,
	"finish__design__rows:GF018hv5v_green_sc9": 309,
	"finish__design__sites": 863037,
	"finish__design__sites:GF018hv5v_green_sc9": 863037,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}