Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 6306262e2397480bb4d8cfe4c7c2eb10 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.bit0to30 [bit0to30_default]
Compiling architecture behavioral of entity xil_defaultlib.bit31 [bit31_default]
Compiling architecture behavioral of entity xil_defaultlib.Arithmetic32 [arithmetic32_default]
Compiling architecture behavioral of entity xil_defaultlib.Shifter [shifter_default]
Compiling architecture behavior of entity xil_defaultlib.control [control_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
