{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 22 16:16:18 2025 " "Info: Processing started: Sun Jun 22 16:16:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mag_sqr_fft.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/mag_sqr_fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mag_sqr_fft-rtl " "Info: Found design unit 1: mag_sqr_fft-rtl" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mag_sqr_fft " "Info: Found entity 1: mag_sqr_fft" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spect_pkg.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file src/spect_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spect_pkg " "Info: Found design unit 1: spect_pkg" {  } { { "src/spect_pkg.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spect_pkg-body " "Info: Found design unit 2: spect_pkg-body" {  } { { "src/spect_pkg.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SpectAnalyzer_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/SpectAnalyzer_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpectAnalyzer_top-rtl " "Info: Found design unit 1: SpectAnalyzer_top-rtl" {  } { { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SpectAnalyzer_top " "Info: Found entity 1: SpectAnalyzer_top" {  } { { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/input_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/input_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_buffer-rtl " "Info: Found design unit 1: input_buffer-rtl" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 input_buffer " "Info: Found entity 1: input_buffer" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/output_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer-rtl " "Info: Found design unit 1: output_buffer-rtl" {  } { { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer " "Info: Found entity 1: output_buffer" {  } { { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram_sp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/ram_sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_sp-rtl " "Info: Found design unit 1: ram_sp-rtl" {  } { { "src/ram_sp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_sp.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_sp " "Info: Found entity 1: ram_sp" {  } { { "src/ram_sp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_sp.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SpectAnalyzer_top " "Info: Elaborating entity \"SpectAnalyzer_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_sp ram_sp:ram_inst " "Info: Elaborating entity \"ram_sp\" for hierarchy \"ram_sp:ram_inst\"" {  } { { "src/SpectAnalyzer_top.vhd" "ram_inst" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_buffer input_buffer:u_in " "Info: Elaborating entity \"input_buffer\" for hierarchy \"input_buffer:u_in\"" {  } { { "src/SpectAnalyzer_top.vhd" "u_in" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mag_sqr_fft mag_sqr_fft:u_fft " "Info: Elaborating entity \"mag_sqr_fft\" for hierarchy \"mag_sqr_fft:u_fft\"" {  } { { "src/SpectAnalyzer_top.vhd" "u_fft" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_re mag_sqr_fft.vhd(81) " "Warning (10036): Verilog HDL or VHDL warning at mag_sqr_fft.vhd(81): object \"w_re\" assigned a value but never read" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_im mag_sqr_fft.vhd(81) " "Warning (10036): Verilog HDL or VHDL warning at mag_sqr_fft.vhd(81): object \"w_im\" assigned a value but never read" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "mag32 mag_sqr_fft.vhd(171) " "Warning (10543): VHDL Variable Declaration warning at mag_sqr_fft.vhd(171): used default initial value for variable \"mag32\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 171 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "mag_sqr_fft.vhd(191) " "Error (10313): VHDL Case Statement error at mag_sqr_fft.vhd(191): Case Statement choices must cover all possible values of expression" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 191 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mag_sqr_fft:u_fft " "Error: Can't elaborate user hierarchy \"mag_sqr_fft:u_fft\"" {  } { { "src/SpectAnalyzer_top.vhd" "u_fft" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 137 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Error: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 22 16:16:19 2025 " "Error: Processing ended: Sun Jun 22 16:16:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
