# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST\ 231/Lab6 {C:/Users/carib/CST 231/Lab6/UART_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:10 on Mar 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST 231/Lab6" C:/Users/carib/CST 231/Lab6/UART_rx.v 
# -- Compiling module UART_rx
# 
# Top level modules:
# 	UART_rx
# End time: 23:21:10 on Mar 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do UART_rx.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:19 on Mar 09,2023
# vlog -reportprogress 300 ../../Lab6.v ../../UART_rx.v ../../UART_tx.v ../../button_lockout.v ../../clk_dv.v ../../flag_x_domain.v ../../seg_7.v 
# -- Compiling module Lab6
# -- Compiling module UART_rx
# -- Compiling module UART_tx
# -- Compiling module button_lockout
# -- Compiling module clk_dv
# -- Compiling module flag_x_domain
# -- Compiling module seg_7
# 
# Top level modules:
# 	Lab6
# 	button_lockout
# End time: 23:21:19 on Mar 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:19 on Mar 09,2023
# vlog -reportprogress 300 UART_rx_tb.v 
# -- Compiling module UART_rx_tb
# 
# Top level modules:
# 	UART_rx_tb
# End time: 23:21:19 on Mar 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.UART_rx_tb -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivem_ver -L rtl_work -L work -voptargs=""+acc"" 
# Start time: 23:21:20 on Mar 09,2023
# Loading work.UART_rx_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivem_ver' at "fiftyfivem_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.UART_rx
# ** Warning: (vsim-3017) UART_rx_tb.v(9): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /UART_rx_tb/T1 File: ../../UART_rx.v
# ** Warning: (vsim-3722) UART_rx_tb.v(9): [TFMPC] - Missing connection for port 'ready'.
# ** Error: (vish-4014) No objects found matching 'Signals'.
# Executing ONERROR command at macro ./UART_rx.do line 6
do UART_rx.tcl
# End time: 23:28:12 on Mar 09,2023, Elapsed time: 0:06:52
# Errors: 4, Warnings: 2
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:12 on Mar 09,2023
# vlog -reportprogress 300 ../../Lab6.v ../../UART_rx.v ../../UART_tx.v ../../button_lockout.v ../../clk_dv.v ../../flag_x_domain.v ../../seg_7.v 
# -- Compiling module Lab6
# -- Compiling module UART_rx
# -- Compiling module UART_tx
# -- Compiling module button_lockout
# -- Compiling module clk_dv
# -- Compiling module flag_x_domain
# -- Compiling module seg_7
# 
# Top level modules:
# 	Lab6
# 	button_lockout
# End time: 23:28:12 on Mar 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:12 on Mar 09,2023
# vlog -reportprogress 300 UART_rx_tb.v 
# -- Compiling module UART_rx_tb
# 
# Top level modules:
# 	UART_rx_tb
# End time: 23:28:12 on Mar 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.UART_rx_tb -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivem_ver -L rtl_work -L work -voptargs=""+acc"" 
# Start time: 23:28:12 on Mar 09,2023
# Loading work.UART_rx_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'fiftyfivem_ver' at "fiftyfivem_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.UART_rx
# ** Error: (vish-4014) No objects found matching 'Signals'.
# Executing ONERROR command at macro ./UART_rx.do line 6
# End time: 16:35:43 on Mar 11,2023, Elapsed time: 41:07:31
# Errors: 4, Warnings: 0
