-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tk2calo_drdptvals_cu is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    calo_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_10_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_11_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_12_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_13_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_14_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_0_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_1_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_2_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_3_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_4_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_5_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_6_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_7_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_8_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_9_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_10_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_11_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_12_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_13_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_14_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_2_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_3_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_4_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_5_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_6_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_7_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_8_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_9_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_10_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_11_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_12_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_13_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    calo_14_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_10_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_11_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_12_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_13_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_14_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_1_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_2_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_3_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_4_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_5_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_6_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_7_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_8_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_9_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_10_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_11_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_12_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_13_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_14_hwPtErr_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    track_0_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_14_hwEta_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_0_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_1_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_2_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_3_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_4_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_5_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_6_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_7_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_8_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_9_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_10_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_11_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_12_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_13_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    track_14_hwPhi_V_read : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_45 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_46 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_47 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_48 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_49 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_50 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_51 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_52 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_53 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_54 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_55 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_56 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_57 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_58 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_59 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_60 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_61 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_62 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_63 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_64 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_65 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_66 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_67 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_68 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_69 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_70 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_71 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_72 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_73 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_74 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_75 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_76 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_77 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_78 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_79 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_80 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_81 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_82 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_83 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_84 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_85 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_86 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_87 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_88 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_89 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_90 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_91 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_92 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_93 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_94 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_95 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_96 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_97 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_98 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_99 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_100 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_101 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_102 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_103 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_104 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_105 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_106 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_107 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_108 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_109 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_110 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_111 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_112 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_113 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_114 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_115 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_116 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_117 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_118 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_119 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_120 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_121 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_122 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_123 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_124 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_125 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_126 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_127 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_128 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_129 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_130 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_131 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_132 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_133 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_134 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_135 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_136 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_137 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_138 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_139 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_140 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_141 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_142 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_143 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_144 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_145 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_146 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_147 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_148 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_149 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_150 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_151 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_152 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_153 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_154 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_155 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_156 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_157 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_158 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_159 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_160 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_161 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_162 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_163 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_164 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_165 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_166 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_167 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_168 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_169 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_170 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_171 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_172 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_173 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_174 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_175 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_176 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_177 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_178 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_179 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_180 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_181 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_182 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_183 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_184 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_185 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_186 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_187 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_188 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_189 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_190 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_191 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_192 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_193 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_194 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_195 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_196 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_197 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_198 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_199 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_200 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_201 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_202 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_203 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_204 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_205 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_206 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_207 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_208 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_209 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_210 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_211 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_212 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_213 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_214 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_215 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_216 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_217 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_218 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_219 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_220 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_221 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_222 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_223 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_224 : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_return_225 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_226 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_227 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_228 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_229 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_230 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_231 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_232 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_233 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_234 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_235 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_236 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_237 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_238 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_239 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_240 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_241 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_242 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_243 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_244 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_245 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_246 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_247 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_248 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_249 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_250 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_251 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_252 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_253 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_254 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_255 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_256 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_257 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_258 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_259 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_260 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_261 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_262 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_263 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_264 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_265 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_266 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_267 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_268 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_269 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_270 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_271 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_272 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_273 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_274 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_275 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_276 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_277 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_278 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_279 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_280 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_281 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_282 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_283 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_284 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_285 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_286 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_287 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_288 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_289 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_290 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_291 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_292 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_293 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_294 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_295 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_296 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_297 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_298 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_299 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_300 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_301 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_302 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_303 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_304 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_305 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_306 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_307 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_308 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_309 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_310 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_311 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_312 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_313 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_314 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_315 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_316 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_317 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_318 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_319 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_320 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_321 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_322 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_323 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_324 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_325 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_326 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_327 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_328 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_329 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_330 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_331 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_332 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_333 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_334 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_335 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_336 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_337 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_338 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_339 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_340 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_341 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_342 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_343 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_344 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_345 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_346 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_347 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_348 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_349 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_350 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_351 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_352 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_353 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_354 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_355 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_356 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_357 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_358 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_359 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_360 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_361 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_362 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_363 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_364 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_365 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_366 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_367 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_368 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_369 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_370 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_371 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_372 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_373 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_374 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_375 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_376 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_377 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_378 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_379 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_380 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_381 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_382 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_383 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_384 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_385 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_386 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_387 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_388 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_389 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_390 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_391 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_392 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_393 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_394 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_395 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_396 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_397 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_398 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_399 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_400 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_401 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_402 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_403 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_404 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_405 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_406 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_407 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_408 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_409 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_410 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_411 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_412 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_413 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_414 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_415 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_416 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_417 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_418 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_419 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_420 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_421 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_422 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_423 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_424 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_425 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_426 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_427 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_428 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_429 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_430 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_431 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_432 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_433 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_434 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_435 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_436 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_437 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_438 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_439 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_440 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_441 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_442 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_443 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_444 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_445 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_446 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_447 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_448 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_449 : OUT STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of tk2calo_drdptvals_cu is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv12_75D : STD_LOGIC_VECTOR (11 downto 0) := "011101011101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal p_dr2max_times_pterr2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce0 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce1 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce2 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_address3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce3 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_address4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce4 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q4 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_address5 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce5 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q5 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_address6 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce6 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q6 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_dr2max_times_pterr2_address7 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_dr2max_times_pterr2_ce7 : STD_LOGIC;
    signal p_dr2max_times_pterr2_q7 : STD_LOGIC_VECTOR (16 downto 0);
    signal track_7_hwPhi_V_rea_reg_12195 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal track_7_hwEta_V_rea_reg_12206 : STD_LOGIC_VECTOR (9 downto 0);
    signal track_7_hwPtErr_V_r_reg_12217 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_6_hwPtErr_V_r_reg_12223 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_5_hwPtErr_V_r_reg_12229 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_4_hwPtErr_V_r_reg_12235 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_3_hwPtErr_V_r_reg_12241 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_2_hwPtErr_V_r_reg_12247 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_1_hwPtErr_V_r_reg_12253 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_0_hwPtErr_V_r_reg_12259 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_14_hwPhi_V_rea_reg_12264 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_13_hwPhi_V_rea_reg_12276 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_12_hwPhi_V_rea_reg_12288 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_11_hwPhi_V_rea_reg_12300 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_10_hwPhi_V_rea_reg_12312 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwPhi_V_read_6_reg_12324 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwPhi_V_read_6_reg_12336 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwPhi_V_read_6_reg_12348 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwPhi_V_read_6_reg_12359 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwPhi_V_read_6_reg_12370 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwPhi_V_read_6_reg_12381 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwPhi_V_read_6_reg_12392 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwPhi_V_read_6_reg_12403 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwPhi_V_read_6_reg_12414 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwPhi_V_read_6_reg_12425 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_14_hwEta_V_rea_reg_12436 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_13_hwEta_V_rea_reg_12448 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_12_hwEta_V_rea_reg_12460 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_11_hwEta_V_rea_reg_12472 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_10_hwEta_V_rea_reg_12484 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_9_hwEta_V_read_6_reg_12496 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_8_hwEta_V_read_6_reg_12508 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_7_hwEta_V_read_6_reg_12520 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_6_hwEta_V_read_6_reg_12531 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_5_hwEta_V_read_6_reg_12542 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_4_hwEta_V_read_6_reg_12553 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_3_hwEta_V_read_6_reg_12564 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_2_hwEta_V_read_6_reg_12575 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_1_hwEta_V_read_6_reg_12586 : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_0_hwEta_V_read_6_reg_12597 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_fu_6310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_12608 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4734_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_s_reg_12618 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_s_reg_12618_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4746_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_15_reg_12624 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_15_reg_12624_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4758_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_17_reg_12630 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_17_reg_12630_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4770_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_19_reg_12636 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_19_reg_12636_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4782_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_21_reg_12642 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_21_reg_12642_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4794_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_23_reg_12648 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_23_reg_12648_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4806_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_25_reg_12654 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_25_reg_12654_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4818_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_27_reg_12660 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_27_reg_12660_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4830_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_29_reg_12666 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_29_reg_12666_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4842_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_31_reg_12672 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_31_reg_12672_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4854_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_33_reg_12678 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_33_reg_12678_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4866_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_35_reg_12684 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_35_reg_12684_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4878_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_37_reg_12690 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_37_reg_12690_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4890_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_39_reg_12696 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_39_reg_12696_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4902_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_41_reg_12702 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_0_41_reg_12702_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4914_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_s_reg_12713 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_s_reg_12713_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4926_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_15_reg_12719 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_15_reg_12719_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4938_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_17_reg_12725 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_17_reg_12725_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4950_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_19_reg_12731 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_19_reg_12731_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4962_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_21_reg_12737 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_21_reg_12737_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4974_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_23_reg_12743 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_23_reg_12743_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4986_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_25_reg_12749 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_25_reg_12749_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4998_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_27_reg_12755 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_27_reg_12755_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5010_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_29_reg_12761 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_29_reg_12761_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5022_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_31_reg_12767 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_31_reg_12767_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5034_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_33_reg_12773 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_33_reg_12773_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5046_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_35_reg_12779 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_35_reg_12779_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5058_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_37_reg_12785 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_37_reg_12785_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5070_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_39_reg_12791 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_39_reg_12791_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5082_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_41_reg_12797 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_1_41_reg_12797_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5094_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_s_reg_12808 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_s_reg_12808_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5106_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_15_reg_12814 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_15_reg_12814_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5118_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_17_reg_12820 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_17_reg_12820_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5130_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_19_reg_12826 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_19_reg_12826_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5142_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_21_reg_12832 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_21_reg_12832_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5154_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_23_reg_12838 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_23_reg_12838_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5166_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_25_reg_12844 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_25_reg_12844_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5178_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_27_reg_12850 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_27_reg_12850_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5190_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_29_reg_12856 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_29_reg_12856_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5202_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_31_reg_12862 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_31_reg_12862_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5214_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_33_reg_12868 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_33_reg_12868_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5226_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_35_reg_12874 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_35_reg_12874_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5238_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_37_reg_12880 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_37_reg_12880_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5250_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_39_reg_12886 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_39_reg_12886_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5262_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_41_reg_12892 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_2_41_reg_12892_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5274_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_s_reg_12903 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_s_reg_12903_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5286_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_15_reg_12909 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_15_reg_12909_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5298_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_17_reg_12915 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_17_reg_12915_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5310_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_19_reg_12921 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_19_reg_12921_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5322_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_21_reg_12927 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_21_reg_12927_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5334_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_23_reg_12933 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_23_reg_12933_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5346_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_25_reg_12939 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_25_reg_12939_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5358_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_27_reg_12945 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_27_reg_12945_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5370_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_29_reg_12951 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_29_reg_12951_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5382_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_31_reg_12957 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_31_reg_12957_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5394_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_33_reg_12963 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_33_reg_12963_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5406_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_35_reg_12969 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_35_reg_12969_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5418_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_37_reg_12975 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_37_reg_12975_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5430_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_39_reg_12981 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_39_reg_12981_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5442_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_41_reg_12987 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_3_41_reg_12987_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5454_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_s_reg_12998 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_s_reg_12998_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5466_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_15_reg_13004 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_15_reg_13004_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5478_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_17_reg_13010 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_17_reg_13010_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5490_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_19_reg_13016 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_19_reg_13016_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5502_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_21_reg_13022 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_21_reg_13022_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5514_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_23_reg_13028 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_23_reg_13028_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5526_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_25_reg_13034 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_25_reg_13034_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5538_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_27_reg_13040 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_27_reg_13040_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5550_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_29_reg_13046 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_29_reg_13046_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5562_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_31_reg_13052 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_31_reg_13052_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5574_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_33_reg_13058 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_33_reg_13058_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5586_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_35_reg_13064 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_35_reg_13064_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5598_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_37_reg_13070 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_37_reg_13070_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5610_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_39_reg_13076 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_39_reg_13076_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5622_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_41_reg_13082 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_4_41_reg_13082_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5634_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_s_reg_13093 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_s_reg_13093_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5646_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_15_reg_13099 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_15_reg_13099_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5658_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_17_reg_13105 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_17_reg_13105_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5670_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_19_reg_13111 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_19_reg_13111_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5682_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_21_reg_13117 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_21_reg_13117_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5694_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_23_reg_13123 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_23_reg_13123_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5706_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_25_reg_13129 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_25_reg_13129_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5718_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_27_reg_13135 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_27_reg_13135_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5730_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_29_reg_13141 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_29_reg_13141_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5742_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_31_reg_13147 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_31_reg_13147_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5754_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_33_reg_13153 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_33_reg_13153_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5766_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_35_reg_13159 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_35_reg_13159_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5778_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_37_reg_13165 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_37_reg_13165_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5790_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_39_reg_13171 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_39_reg_13171_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5802_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_41_reg_13177 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_5_41_reg_13177_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5814_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_s_reg_13188 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_s_reg_13188_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5826_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_15_reg_13194 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_15_reg_13194_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5838_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_17_reg_13200 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_17_reg_13200_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5850_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_19_reg_13206 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_19_reg_13206_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5862_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_21_reg_13212 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_21_reg_13212_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5874_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_23_reg_13218 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_23_reg_13218_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5886_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_25_reg_13224 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_25_reg_13224_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5898_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_27_reg_13230 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_27_reg_13230_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5910_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_29_reg_13236 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_29_reg_13236_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5922_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_31_reg_13242 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_31_reg_13242_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5934_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_33_reg_13248 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_33_reg_13248_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5946_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_35_reg_13254 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_35_reg_13254_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5958_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_37_reg_13260 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_37_reg_13260_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5970_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_39_reg_13266 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_39_reg_13266_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5982_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_41_reg_13272 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_6_41_reg_13272_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5994_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_s_reg_13283 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_s_reg_13283_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6006_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_15_reg_13289 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_15_reg_13289_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6018_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_17_reg_13295 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_17_reg_13295_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6030_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_19_reg_13301 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_19_reg_13301_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6042_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_21_reg_13307 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_21_reg_13307_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6054_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_23_reg_13313 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_23_reg_13313_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6066_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_25_reg_13319 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_25_reg_13319_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_27_dr2_int_cap_14_s_fu_6078_ap_return : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_27_reg_13325 : STD_LOGIC_VECTOR (12 downto 0);
    signal calo_track_drval_7_27_reg_13325_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal track_14_hwPt_V_rea_reg_13331 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_13_hwPt_V_rea_reg_13350 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_12_hwPt_V_rea_reg_13369 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_11_hwPt_V_rea_reg_13388 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_10_hwPt_V_rea_reg_13407 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_9_hwPt_V_read_5_reg_13426 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_8_hwPt_V_read_5_reg_13445 : STD_LOGIC_VECTOR (15 downto 0);
    signal track_7_hwPt_V_read_5_reg_13464 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_14_hwPt_V_read_3_reg_13483 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_13_hwPt_V_read_3_reg_13502 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_12_hwPt_V_read_3_reg_13521 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_11_hwPt_V_read_3_reg_13540 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_10_hwPt_V_read_3_reg_13559 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_9_hwPt_V_read_3_reg_13578 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_8_hwPt_V_read_3_reg_13597 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_7_hwPt_V_read_3_reg_13616 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_6_hwPt_V_read_3_reg_13635 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_5_hwPt_V_read_3_reg_13654 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_4_hwPt_V_read_3_reg_13673 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_3_hwPt_V_read_3_reg_13692 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_2_hwPt_V_read_3_reg_13711 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_1_hwPt_V_read_3_reg_13730 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_0_hwPt_V_read_3_reg_13749 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_6413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_13768 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_1_fu_6419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_1_reg_13772 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_2_fu_6425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_2_reg_13776 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_3_fu_6431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_3_reg_13780 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_4_fu_6437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_4_reg_13784 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_5_fu_6443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_5_reg_13788 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_6_fu_6449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_6_reg_13792 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_7_fu_6455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_7_reg_13796 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_8_fu_6461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_8_reg_13800 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_9_fu_6467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_9_reg_13804 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_s_fu_6473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_s_reg_13808 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_10_fu_6479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_10_reg_13812 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_11_fu_6485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_11_reg_13816 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_12_fu_6491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_12_reg_13820 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_13_fu_6497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_0_13_reg_13824 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_fu_6576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_reg_13828 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_1_fu_6582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_1_reg_13832 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_2_fu_6588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_2_reg_13836 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_3_fu_6594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_3_reg_13840 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_4_fu_6600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_4_reg_13844 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_5_fu_6606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_5_reg_13848 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_6_fu_6612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_6_reg_13852 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_7_fu_6618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_7_reg_13856 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_8_fu_6624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_8_reg_13860 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_9_fu_6630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_9_reg_13864 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_s_fu_6636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_s_reg_13868 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_10_fu_6642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_10_reg_13872 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_11_fu_6648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_11_reg_13876 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_12_fu_6654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_12_reg_13880 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_13_fu_6660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_1_13_reg_13884 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_fu_6739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_reg_13888 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_1_fu_6745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_1_reg_13892 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_2_fu_6751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_2_reg_13896 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_3_fu_6757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_3_reg_13900 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_4_fu_6763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_4_reg_13904 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_5_fu_6769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_5_reg_13908 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_6_fu_6775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_6_reg_13912 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_7_fu_6781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_7_reg_13916 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_8_fu_6787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_8_reg_13920 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_9_fu_6793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_9_reg_13924 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_s_fu_6799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_s_reg_13928 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_10_fu_6805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_10_reg_13932 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_11_fu_6811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_11_reg_13936 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_12_fu_6817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_12_reg_13940 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_13_fu_6823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_2_13_reg_13944 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_fu_6902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_reg_13948 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_1_fu_6908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_1_reg_13952 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_2_fu_6914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_2_reg_13956 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_3_fu_6920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_3_reg_13960 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_4_fu_6926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_4_reg_13964 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_5_fu_6932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_5_reg_13968 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_6_fu_6938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_6_reg_13972 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_7_fu_6944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_7_reg_13976 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_8_fu_6950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_8_reg_13980 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_9_fu_6956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_9_reg_13984 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_s_fu_6962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_s_reg_13988 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_10_fu_6968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_10_reg_13992 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_11_fu_6974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_11_reg_13996 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_12_fu_6980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_12_reg_14000 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_13_fu_6986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_3_13_reg_14004 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_fu_7065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_reg_14008 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_1_fu_7071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_1_reg_14012 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_2_fu_7077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_2_reg_14016 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_3_fu_7083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_3_reg_14020 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_4_fu_7089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_4_reg_14024 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_5_fu_7095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_5_reg_14028 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_6_fu_7101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_6_reg_14032 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_7_fu_7107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_7_reg_14036 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_8_fu_7113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_8_reg_14040 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_9_fu_7119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_9_reg_14044 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_s_fu_7125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_s_reg_14048 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_10_fu_7131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_10_reg_14052 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_11_fu_7137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_11_reg_14056 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_12_fu_7143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_12_reg_14060 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_13_fu_7149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_4_13_reg_14064 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_fu_7228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_reg_14068 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_1_fu_7234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_1_reg_14072 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_2_fu_7240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_2_reg_14076 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_3_fu_7246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_3_reg_14080 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_4_fu_7252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_4_reg_14084 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_5_fu_7258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_5_reg_14088 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_6_fu_7264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_6_reg_14092 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_7_fu_7270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_7_reg_14096 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_8_fu_7276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_8_reg_14100 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_9_fu_7282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_9_reg_14104 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_s_fu_7288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_s_reg_14108 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_10_fu_7294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_10_reg_14112 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_11_fu_7300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_11_reg_14116 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_12_fu_7306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_12_reg_14120 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_13_fu_7312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_5_13_reg_14124 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_fu_7391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_reg_14128 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_1_fu_7397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_1_reg_14132 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_2_fu_7403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_2_reg_14136 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_3_fu_7409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_3_reg_14140 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_4_fu_7415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_4_reg_14144 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_5_fu_7421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_5_reg_14148 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_6_fu_7427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_6_reg_14152 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_7_fu_7433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_7_reg_14156 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_8_fu_7439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_8_reg_14160 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_9_fu_7445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_9_reg_14164 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_s_fu_7451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_s_reg_14168 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_10_fu_7457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_10_reg_14172 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_11_fu_7463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_11_reg_14176 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_12_fu_7469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_12_reg_14180 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_13_fu_7475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_6_13_reg_14184 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_032_7_fu_7511_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_7_reg_14188 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_7_fu_7547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_reg_14207 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_1_fu_7553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_1_reg_14211 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_2_fu_7559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_2_reg_14215 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_3_fu_7565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_3_reg_14219 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_4_fu_7571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_4_reg_14223 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_5_fu_7577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_5_reg_14227 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_6_fu_7583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_6_reg_14231 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_7_fu_7589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_7_reg_14235 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_7_29_reg_14239 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_7_8_fu_7595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_8_reg_14245 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_7_31_reg_14249 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_7_9_fu_7601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_9_reg_14255 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_7_33_reg_14259 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_7_s_fu_7607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_s_reg_14265 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_7_35_reg_14269 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_7_10_fu_7613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_10_reg_14275 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_7_37_reg_14279 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_7_11_fu_7619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_11_reg_14285 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_7_39_reg_14289 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_7_12_fu_7625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_12_reg_14295 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_7_41_reg_14299 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_7_13_fu_7631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_7_13_reg_14305 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp8_fu_7663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp8_reg_14309 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_s_reg_14319 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_fu_7694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_reg_14325 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_15_reg_14329 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_1_fu_7700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_1_reg_14335 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_17_reg_14339 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_2_fu_7706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_2_reg_14345 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_19_reg_14349 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_3_fu_7712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_3_reg_14355 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_21_reg_14359 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_4_fu_7718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_4_reg_14365 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_23_reg_14369 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_5_fu_7724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_5_reg_14375 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_25_reg_14379 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_6_fu_7730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_6_reg_14385 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_27_reg_14389 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_7_fu_7736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_7_reg_14395 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_29_reg_14399 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_8_fu_7742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_8_reg_14405 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_31_reg_14409 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_9_fu_7748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_9_reg_14415 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_33_reg_14419 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_s_fu_7754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_s_reg_14425 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_35_reg_14429 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_10_fu_7760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_10_reg_14435 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_37_reg_14439 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_11_fu_7766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_11_reg_14445 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_39_reg_14449 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_12_fu_7772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_12_reg_14455 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_8_41_reg_14459 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_8_13_fu_7778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_8_13_reg_14465 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp9_fu_7810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp9_reg_14469 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_s_reg_14479 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_fu_7841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_reg_14485 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_15_reg_14489 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_1_fu_7847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_1_reg_14495 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_17_reg_14499 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_2_fu_7853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_2_reg_14505 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_19_reg_14509 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_3_fu_7859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_3_reg_14515 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_21_reg_14519 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_4_fu_7865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_4_reg_14525 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_23_reg_14529 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_5_fu_7871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_5_reg_14535 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_25_reg_14539 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_6_fu_7877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_6_reg_14545 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_27_reg_14549 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_7_fu_7883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_7_reg_14555 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_29_reg_14559 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_8_fu_7889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_8_reg_14565 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_31_reg_14569 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_9_fu_7895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_9_reg_14575 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_33_reg_14579 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_s_fu_7901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_s_reg_14585 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_35_reg_14589 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_10_fu_7907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_10_reg_14595 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_37_reg_14599 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_11_fu_7913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_11_reg_14605 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_39_reg_14609 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_12_fu_7919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_12_reg_14615 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_9_41_reg_14619 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_9_13_fu_7925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_9_13_reg_14625 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp10_fu_7957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp10_reg_14629 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_reg_14639 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_s_fu_7988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_s_reg_14645 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_15_reg_14649 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_1_fu_7994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_1_reg_14655 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_17_reg_14659 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_2_fu_8000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_2_reg_14665 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_19_reg_14669 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_3_fu_8006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_3_reg_14675 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_21_reg_14679 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_4_fu_8012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_4_reg_14685 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_23_reg_14689 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_5_fu_8018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_5_reg_14695 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_25_reg_14699 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_6_fu_8024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_6_reg_14705 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_27_reg_14709 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_7_fu_8030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_7_reg_14715 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_29_reg_14719 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_8_fu_8036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_8_reg_14725 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_31_reg_14729 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_9_fu_8042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_9_reg_14735 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_33_reg_14739 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_s_fu_8048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_s_reg_14745 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_35_reg_14749 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_10_fu_8054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_10_reg_14755 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_37_reg_14759 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_11_fu_8060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_11_reg_14765 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_39_reg_14769 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_12_fu_8066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_12_reg_14775 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_10_41_reg_14779 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_13_fu_8072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_13_reg_14785 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp11_fu_8104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp11_reg_14789 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_reg_14799 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_10_fu_8135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_10_reg_14805 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_15_reg_14809 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_1_fu_8141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_1_reg_14815 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_17_reg_14819 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_2_fu_8147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_2_reg_14825 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_19_reg_14829 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_3_fu_8153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_3_reg_14835 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_21_reg_14839 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_4_fu_8159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_4_reg_14845 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_23_reg_14849 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_5_fu_8165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_5_reg_14855 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_25_reg_14859 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_6_fu_8171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_6_reg_14865 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_27_reg_14869 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_7_fu_8177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_7_reg_14875 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_29_reg_14879 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_8_fu_8183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_8_reg_14885 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_31_reg_14889 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_9_fu_8189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_9_reg_14895 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_33_reg_14899 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_s_fu_8195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_s_reg_14905 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_35_reg_14909 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_10_fu_8201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_10_reg_14915 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_37_reg_14919 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_11_fu_8207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_11_reg_14925 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_39_reg_14929 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_12_fu_8213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_12_reg_14935 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_11_41_reg_14939 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_13_fu_8219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_13_reg_14945 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp12_fu_8251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp12_reg_14949 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_reg_14959 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_11_fu_8282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_11_reg_14965 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_15_reg_14969 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_1_fu_8288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_1_reg_14975 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_17_reg_14979 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_2_fu_8294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_2_reg_14985 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_19_reg_14989 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_3_fu_8300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_3_reg_14995 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_21_reg_14999 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_4_fu_8306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_4_reg_15005 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_23_reg_15009 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_5_fu_8312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_5_reg_15015 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_25_reg_15019 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_6_fu_8318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_6_reg_15025 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_27_reg_15029 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_7_fu_8324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_7_reg_15035 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_29_reg_15039 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_8_fu_8330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_8_reg_15045 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_31_reg_15049 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_9_fu_8336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_9_reg_15055 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_33_reg_15059 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_s_fu_8342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_s_reg_15065 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_35_reg_15069 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_10_fu_8348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_10_reg_15075 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_37_reg_15079 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_11_fu_8354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_11_reg_15085 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_39_reg_15089 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_12_fu_8360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_12_reg_15095 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_12_41_reg_15099 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_13_fu_8366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_13_reg_15105 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp13_fu_8398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp13_reg_15109 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_reg_15119 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_12_fu_8429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_12_reg_15125 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_15_reg_15129 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_1_fu_8435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_1_reg_15135 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_17_reg_15139 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_2_fu_8441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_2_reg_15145 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_19_reg_15149 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_3_fu_8447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_3_reg_15155 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_21_reg_15159 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_4_fu_8453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_4_reg_15165 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_23_reg_15169 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_5_fu_8459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_5_reg_15175 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_25_reg_15179 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_6_fu_8465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_6_reg_15185 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_27_reg_15189 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_7_fu_8471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_7_reg_15195 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_29_reg_15199 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_8_fu_8477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_8_reg_15205 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_31_reg_15209 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_9_fu_8483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_9_reg_15215 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_33_reg_15219 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_s_fu_8489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_s_reg_15225 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_35_reg_15229 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_10_fu_8495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_10_reg_15235 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_37_reg_15239 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_11_fu_8501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_11_reg_15245 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_39_reg_15249 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_12_fu_8507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_12_reg_15255 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_13_41_reg_15259 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_13_fu_8513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_13_reg_15265 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp14_fu_8545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp14_reg_15269 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_reg_15279 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_13_fu_8576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_13_reg_15285 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_15_reg_15289 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_1_fu_8582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_1_reg_15295 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_17_reg_15299 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_2_fu_8588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_2_reg_15305 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_19_reg_15309 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_3_fu_8594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_3_reg_15315 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_21_reg_15319 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_4_fu_8600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_4_reg_15325 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_23_reg_15329 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_5_fu_8606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_5_reg_15335 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_25_reg_15339 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_6_fu_8612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_6_reg_15345 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_27_reg_15349 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_7_fu_8618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_7_reg_15355 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_29_reg_15359 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_8_fu_8624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_8_reg_15365 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_31_reg_15369 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_9_fu_8630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_9_reg_15375 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_33_reg_15379 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_s_fu_8636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_s_reg_15385 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_35_reg_15389 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_10_fu_8642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_10_reg_15395 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_37_reg_15399 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_11_fu_8648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_11_reg_15405 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_39_reg_15409 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_12_fu_8654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_12_reg_15415 : STD_LOGIC_VECTOR (0 downto 0);
    signal calo_track_drval_14_41_reg_15419 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_14_13_fu_8660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_14_13_reg_15425 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3492_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3502_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3512_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3522_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3532_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3542_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3552_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3562_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3572_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3582_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3592_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3602_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3612_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3622_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3632_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3642_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3652_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3662_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3672_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3682_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3692_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3702_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3712_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3722_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3732_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3742_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3752_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3762_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3772_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3782_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3792_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3802_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3812_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3822_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3832_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3842_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3852_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3862_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3872_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3882_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3892_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3902_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3912_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3922_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3932_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3942_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3952_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3962_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3972_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3982_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3992_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4002_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4012_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4022_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4032_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4042_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4052_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4062_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4072_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4082_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4092_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4102_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4112_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4122_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4132_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4142_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4152_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4162_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4172_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4182_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4192_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4202_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4212_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4222_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4232_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4242_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4252_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4262_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4272_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4282_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4292_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4302_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4312_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4322_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4332_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4342_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4352_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4362_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4372_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4382_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4392_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4402_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4412_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4422_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4432_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4442_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4452_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4462_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4472_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4482_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4492_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4502_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4512_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4522_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4532_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4542_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4552_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4562_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4572_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4582_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4592_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4602_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4612_ap_return : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_port_reg_calo_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_7_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_8_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_9_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_10_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_11_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_12_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_13_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_14_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_7_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_8_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_9_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_10_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_11_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_12_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_13_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_14_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_8_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_9_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_10_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_11_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_12_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_13_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_14_hwPtErr_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_track_8_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_9_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_10_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_11_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_12_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_13_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_14_hwEta_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_8_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_9_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_10_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_11_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_12_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_13_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_track_14_hwPhi_V_read : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3492_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3492_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3492_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3492_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3492_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3502_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3502_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3502_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3502_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3502_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3512_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3512_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3512_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3512_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3512_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3522_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3522_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3522_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3522_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3522_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3532_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3532_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3532_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3532_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3532_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3542_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3542_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3542_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3542_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3542_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3552_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3552_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3552_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3552_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3552_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3562_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3562_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3562_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3562_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3562_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3572_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3572_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3572_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3572_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3572_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3582_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3582_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3582_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3582_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3582_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3592_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3592_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3592_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3592_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3592_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3602_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3602_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3602_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3602_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3602_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3612_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3612_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3612_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3612_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3612_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3622_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3622_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3622_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3622_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3622_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3632_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3632_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3632_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3632_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3632_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3642_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3642_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3642_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3642_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3642_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3652_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3652_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3652_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3652_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3652_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3662_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3662_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3662_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3662_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3662_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3672_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3672_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3672_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3672_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3672_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3682_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3682_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3682_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3682_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3682_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3692_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3692_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3692_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3692_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3692_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3702_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3702_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3702_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3702_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3702_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3712_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3712_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3712_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3712_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3712_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3722_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3722_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3722_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3722_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3722_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3732_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3732_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3732_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3732_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3732_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3742_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3742_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3742_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3742_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3742_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3752_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3752_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3752_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3752_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3752_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3762_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3762_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3762_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3762_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3762_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3772_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3772_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3772_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3772_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3772_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3782_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3782_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3782_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3782_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3782_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3792_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3792_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3792_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3792_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3792_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3802_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3802_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3802_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3802_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3802_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3812_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3812_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3812_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3812_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3812_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3822_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3822_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3822_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3822_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3822_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3832_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3832_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3832_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3832_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3832_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3842_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3842_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3842_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3842_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3842_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3852_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3852_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3852_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3852_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3852_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3862_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3862_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3862_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3862_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3862_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3872_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3872_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3872_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3872_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3872_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3882_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3882_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3882_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3882_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3882_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3892_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3892_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3892_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3892_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3892_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3902_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3902_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3902_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3902_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3902_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3912_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3912_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3912_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3912_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3912_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3922_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3922_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3922_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3922_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3922_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3932_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3932_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3932_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3932_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3932_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3942_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3942_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3942_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3942_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3942_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3952_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3952_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3952_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3952_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3952_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3962_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3962_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3962_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3962_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3962_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3972_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3972_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3972_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3972_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3972_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3982_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3982_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3982_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3982_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3982_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_3992_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3992_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3992_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3992_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_3992_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4002_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4002_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4002_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4002_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4002_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4012_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4012_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4012_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4012_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4012_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4022_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4022_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4022_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4022_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4022_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4032_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4032_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4032_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4032_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4032_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4042_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4042_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4042_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4042_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4042_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4052_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4052_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4052_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4052_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4052_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4062_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4062_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4062_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4062_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4062_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4072_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4072_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4072_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4072_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4072_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4082_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4082_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4082_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4082_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4082_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4092_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4092_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4092_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4092_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4092_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4102_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4102_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4102_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4102_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4102_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4112_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4112_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4112_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4112_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4112_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4122_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4122_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4122_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4122_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4122_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4132_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4132_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4132_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4132_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4132_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4142_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4142_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4142_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4142_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4142_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4152_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4152_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4152_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4152_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4152_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4162_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4162_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4162_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4162_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4162_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4172_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4172_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4172_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4172_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4172_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4182_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4182_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4182_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4182_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4182_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4192_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4192_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4192_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4192_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4192_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4202_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4202_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4202_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4202_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4202_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4212_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4212_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4212_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4212_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4212_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4222_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4222_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4222_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4222_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4222_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4232_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4232_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4232_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4232_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4232_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4242_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4242_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4242_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4242_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4242_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4252_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4252_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4252_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4252_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4252_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4262_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4262_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4262_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4262_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4262_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4272_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4272_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4272_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4272_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4272_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4282_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4282_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4282_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4282_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4282_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4292_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4292_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4292_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4292_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4292_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4302_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4302_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4302_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4302_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4302_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4312_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4312_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4312_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4312_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4312_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4322_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4322_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4322_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4322_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4322_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4332_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4332_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4332_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4332_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4332_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4342_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4342_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4342_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4342_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4342_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4352_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4352_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4352_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4352_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4352_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4362_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4362_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4362_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4362_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4362_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4372_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4372_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4372_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4372_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4372_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4382_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4382_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4382_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4382_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4382_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4392_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4392_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4392_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4392_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4392_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4402_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4402_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4402_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4402_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4402_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4412_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4412_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4412_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4412_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4412_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4422_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4422_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4422_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4422_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4422_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4432_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4432_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4432_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4432_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4432_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4442_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4442_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4442_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4442_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4442_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4452_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4452_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4452_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4452_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4452_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4462_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4462_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4462_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4462_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4462_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4472_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4472_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4472_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4472_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4472_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4482_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4482_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4482_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4482_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4482_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4492_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4492_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4492_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4492_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4492_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4502_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4502_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4502_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4502_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4502_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4512_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4512_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4512_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4512_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4512_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4522_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4522_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4522_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4522_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4522_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4532_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4532_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4532_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4532_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4532_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4542_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4542_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4542_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4542_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4542_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4552_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4552_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4552_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4552_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4552_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4562_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4562_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4562_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4562_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4562_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4572_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4572_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4572_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4572_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4572_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4582_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4582_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4582_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4582_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4582_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4592_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4592_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4592_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4592_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4592_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4602_dr2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4602_pt1_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4602_pt2_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4602_ptscale_V : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dr2_plus_dpt_int_cap_fu_4602_ap_ce : STD_LOGIC;
    signal grp_dr2_plus_dpt_int_cap_fu_4612_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4734_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4734_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4734_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4734_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4734_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4746_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4746_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4746_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4746_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4746_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4758_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4758_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4758_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4758_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4758_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4770_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4770_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4770_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4770_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4770_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4782_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4782_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4782_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4782_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4782_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4794_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4794_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4794_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4794_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4794_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4806_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4806_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4806_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4806_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4806_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4818_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4818_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4818_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4818_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4818_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4830_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4830_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4830_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4830_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4830_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4842_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4842_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4842_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4842_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4842_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4854_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4854_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4854_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4854_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4854_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4866_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4866_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4866_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4866_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4866_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4878_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4878_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4878_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4878_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4878_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4890_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4890_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4890_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4890_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4890_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4902_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4902_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4902_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4902_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4902_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4914_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4914_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4914_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4914_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4914_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4926_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4926_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4926_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4926_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4926_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4938_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4938_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4938_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4938_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4938_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4950_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4950_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4950_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4950_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4950_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4962_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4962_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4962_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4962_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4962_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4974_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4974_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4974_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4974_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4974_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4986_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4986_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4986_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4986_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4986_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4998_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_4998_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4998_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4998_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_4998_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5010_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5010_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5010_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5010_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5010_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5022_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5022_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5022_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5022_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5022_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5034_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5034_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5034_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5034_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5034_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5046_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5046_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5046_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5046_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5046_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5058_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5058_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5058_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5058_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5058_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5070_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5070_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5070_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5070_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5070_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5082_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5082_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5082_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5082_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5082_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5094_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5094_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5094_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5094_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5094_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5106_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5106_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5106_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5106_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5106_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5118_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5118_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5118_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5118_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5118_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5130_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5130_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5130_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5130_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5130_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5142_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5142_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5142_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5142_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5142_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5154_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5154_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5154_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5154_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5154_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5166_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5166_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5166_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5166_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5166_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5178_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5178_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5178_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5178_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5178_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5190_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5190_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5190_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5190_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5190_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5202_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5202_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5202_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5202_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5202_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5214_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5214_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5214_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5214_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5214_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5226_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5226_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5226_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5226_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5226_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5238_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5238_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5238_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5238_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5238_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5250_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5250_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5250_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5250_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5250_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5262_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5262_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5262_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5262_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5262_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5274_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5274_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5274_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5274_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5274_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5286_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5286_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5286_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5286_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5286_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5298_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5298_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5298_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5298_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5298_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5310_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5310_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5310_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5310_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5310_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5322_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5322_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5322_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5322_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5322_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5334_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5334_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5334_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5334_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5334_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5346_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5346_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5346_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5346_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5346_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5358_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5358_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5358_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5358_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5358_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5370_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5370_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5370_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5370_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5370_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5382_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5382_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5382_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5382_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5382_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5394_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5394_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5394_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5394_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5394_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5406_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5406_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5406_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5406_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5406_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5418_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5418_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5418_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5418_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5418_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5430_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5430_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5430_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5430_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5430_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5442_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5442_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5442_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5442_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5442_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5454_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5454_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5454_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5454_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5454_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5466_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5466_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5466_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5466_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5466_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5478_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5478_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5478_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5478_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5478_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5490_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5490_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5490_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5490_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5490_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5502_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5502_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5502_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5502_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5502_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5514_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5514_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5514_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5514_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5514_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5526_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5526_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5526_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5526_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5526_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5538_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5538_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5538_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5538_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5538_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5550_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5550_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5550_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5550_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5550_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5562_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5562_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5562_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5562_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5562_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5574_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5574_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5574_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5574_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5574_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5586_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5586_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5586_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5586_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5586_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5598_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5598_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5598_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5598_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5598_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5610_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5610_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5610_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5610_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5610_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5622_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5622_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5622_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5622_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5622_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5634_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5634_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5634_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5634_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5634_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5646_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5646_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5646_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5646_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5646_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5658_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5658_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5658_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5658_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5658_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5670_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5670_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5670_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5670_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5670_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5682_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5682_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5682_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5682_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5682_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5694_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5694_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5694_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5694_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5694_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5706_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5706_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5706_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5706_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5706_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5718_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5718_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5718_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5718_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5718_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5730_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5730_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5730_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5730_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5730_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5742_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5742_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5742_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5742_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5742_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5754_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5754_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5754_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5754_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5754_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5766_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5766_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5766_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5766_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5766_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5778_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5778_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5778_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5778_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5778_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5790_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5790_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5790_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5790_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5790_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5802_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5802_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5802_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5802_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5802_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5814_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5814_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5814_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5814_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5814_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5826_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5826_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5826_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5826_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5826_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5838_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5838_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5838_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5838_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5838_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5850_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5850_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5850_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5850_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5850_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5862_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5862_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5862_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5862_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5862_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5874_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5874_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5874_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5874_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5874_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5886_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5886_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5886_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5886_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5886_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5898_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5898_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5898_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5898_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5898_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5910_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5910_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5910_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5910_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5910_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5922_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5922_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5922_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5922_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5922_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5934_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5934_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5934_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5934_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5934_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5946_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5946_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5946_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5946_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5946_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5958_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5958_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5958_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5958_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5958_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5970_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5970_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5970_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5970_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5970_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5982_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5982_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5982_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5982_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5982_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5994_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_5994_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5994_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5994_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_5994_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6006_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_6006_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6006_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6006_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6006_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6018_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_6018_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6018_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6018_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6018_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6030_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_6030_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6030_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6030_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6030_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6042_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_6042_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6042_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6042_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6042_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6054_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_6054_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6054_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6054_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6054_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6066_ap_ready : STD_LOGIC;
    signal grp_dr2_int_cap_14_s_fu_6066_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6066_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6066_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_14_s_fu_6066_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal calo_track_drval_7_27_dr2_int_cap_14_s_fu_6078_ap_ready : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_reg_1017 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_reg_1017 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_1_reg_1028 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_1_reg_1028 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_2_reg_1039 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_2_reg_1039 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_3_reg_1050 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_3_reg_1050 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_4_reg_1061 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_4_reg_1061 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_5_reg_1072 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_5_reg_1072 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_6_reg_1083 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_6_reg_1083 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_7_reg_1094 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_7_reg_1094 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_8_reg_1105 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_8_reg_1105 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_9_reg_1116 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_9_reg_1116 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_224_reg_1127 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_224_reg_1127 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_10_reg_1138 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_10_reg_1138 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_11_reg_1149 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_11_reg_1149 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_12_reg_1160 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_12_reg_1160 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_13_reg_1171 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_13_reg_1171 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_14_reg_1182 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_14_reg_1182 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_15_reg_1193 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_15_reg_1193 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_16_reg_1204 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_16_reg_1204 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_17_reg_1215 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_17_reg_1215 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_18_reg_1226 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_18_reg_1226 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_19_reg_1237 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_19_reg_1237 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_20_reg_1248 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_20_reg_1248 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_21_reg_1259 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_21_reg_1259 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_22_reg_1270 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_22_reg_1270 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_23_reg_1281 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_23_reg_1281 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_24_reg_1292 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_24_reg_1292 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_25_reg_1303 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_25_reg_1303 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_26_reg_1314 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_26_reg_1314 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_27_reg_1325 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_27_reg_1325 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_28_reg_1336 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_28_reg_1336 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_29_reg_1347 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_29_reg_1347 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_30_reg_1358 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_30_reg_1358 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_31_reg_1369 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_31_reg_1369 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_32_reg_1380 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_32_reg_1380 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_33_reg_1391 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_33_reg_1391 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_34_reg_1402 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_34_reg_1402 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_35_reg_1413 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_35_reg_1413 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_36_reg_1424 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_36_reg_1424 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_37_reg_1435 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_37_reg_1435 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_38_reg_1446 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_38_reg_1446 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_39_reg_1457 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_39_reg_1457 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_40_reg_1468 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_40_reg_1468 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_41_reg_1479 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_41_reg_1479 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_42_reg_1490 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_42_reg_1490 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_43_reg_1501 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_43_reg_1501 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_44_reg_1512 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_44_reg_1512 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_45_reg_1523 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_45_reg_1523 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_46_reg_1534 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_46_reg_1534 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_47_reg_1545 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_47_reg_1545 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_48_reg_1556 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_48_reg_1556 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_49_reg_1567 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_49_reg_1567 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_50_reg_1578 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_50_reg_1578 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_51_reg_1589 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_51_reg_1589 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_52_reg_1600 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_52_reg_1600 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_53_reg_1611 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_53_reg_1611 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_54_reg_1622 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_54_reg_1622 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_55_reg_1633 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_55_reg_1633 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_56_reg_1644 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_56_reg_1644 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_57_reg_1655 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_57_reg_1655 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_58_reg_1666 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_58_reg_1666 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_59_reg_1677 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_59_reg_1677 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_60_reg_1688 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_60_reg_1688 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_61_reg_1699 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_61_reg_1699 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_62_reg_1710 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_62_reg_1710 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_63_reg_1721 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_63_reg_1721 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_64_reg_1732 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_64_reg_1732 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_65_reg_1743 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_65_reg_1743 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_66_reg_1754 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_66_reg_1754 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_67_reg_1765 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_67_reg_1765 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_68_reg_1776 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_68_reg_1776 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_69_reg_1787 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_69_reg_1787 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_70_reg_1798 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_70_reg_1798 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_71_reg_1809 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_71_reg_1809 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_72_reg_1820 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_72_reg_1820 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_73_reg_1831 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_73_reg_1831 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_74_reg_1842 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_74_reg_1842 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_75_reg_1853 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_75_reg_1853 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_76_reg_1864 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_76_reg_1864 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_77_reg_1875 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_77_reg_1875 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_78_reg_1886 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_78_reg_1886 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_79_reg_1897 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_79_reg_1897 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_80_reg_1908 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_80_reg_1908 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_81_reg_1919 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_81_reg_1919 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_82_reg_1930 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_82_reg_1930 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_83_reg_1941 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_83_reg_1941 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_84_reg_1952 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_84_reg_1952 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_85_reg_1963 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_85_reg_1963 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_86_reg_1974 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_86_reg_1974 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_87_reg_1985 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_87_reg_1985 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_88_reg_1996 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_88_reg_1996 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_89_reg_2007 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_89_reg_2007 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_90_reg_2018 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_90_reg_2018 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_91_reg_2029 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_91_reg_2029 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_92_reg_2040 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_92_reg_2040 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_93_reg_2051 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_93_reg_2051 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_94_reg_2062 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_94_reg_2062 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_95_reg_2073 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_95_reg_2073 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_96_reg_2084 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_96_reg_2084 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_97_reg_2095 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_97_reg_2095 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_98_reg_2106 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_98_reg_2106 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_99_reg_2117 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_99_reg_2117 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_100_reg_2128 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_100_reg_2128 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_101_reg_2139 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_101_reg_2139 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_102_reg_2150 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_102_reg_2150 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_103_reg_2161 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_103_reg_2161 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_104_reg_2172 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_104_reg_2172 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_105_reg_2183 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_105_reg_2183 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_106_reg_2194 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_106_reg_2194 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_107_reg_2205 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_107_reg_2205 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_108_reg_2216 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_108_reg_2216 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_109_reg_2227 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_109_reg_2227 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_110_reg_2238 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_110_reg_2238 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_111_reg_2249 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_111_reg_2249 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_112_phi_fu_2264_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_112_reg_2260 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_112_reg_2260 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_113_phi_fu_2275_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_113_reg_2271 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_113_reg_2271 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_114_phi_fu_2286_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_114_reg_2282 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_114_reg_2282 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_115_phi_fu_2297_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_115_reg_2293 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_115_reg_2293 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_116_phi_fu_2308_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_116_reg_2304 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_116_reg_2304 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_117_phi_fu_2319_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_117_reg_2315 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_117_reg_2315 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_118_phi_fu_2330_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_118_reg_2326 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_118_reg_2326 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_119_phi_fu_2341_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_119_reg_2337 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_119_reg_2337 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_120_phi_fu_2352_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_120_reg_2348 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_120_reg_2348 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_121_phi_fu_2363_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_121_reg_2359 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_121_reg_2359 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_122_phi_fu_2374_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_122_reg_2370 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_122_reg_2370 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_123_phi_fu_2385_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_123_reg_2381 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_123_reg_2381 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_124_phi_fu_2396_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_124_reg_2392 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_124_reg_2392 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_125_phi_fu_2407_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_125_reg_2403 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_125_reg_2403 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_126_phi_fu_2418_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_126_reg_2414 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_126_reg_2414 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_127_phi_fu_2429_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_127_reg_2425 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_127_reg_2425 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_128_phi_fu_2440_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_128_reg_2436 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_128_reg_2436 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_129_phi_fu_2451_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_129_reg_2447 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_129_reg_2447 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_130_phi_fu_2462_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_130_reg_2458 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_130_reg_2458 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_131_phi_fu_2473_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_131_reg_2469 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_131_reg_2469 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_132_phi_fu_2484_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_132_reg_2480 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_132_reg_2480 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_133_phi_fu_2495_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_133_reg_2491 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_133_reg_2491 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_134_phi_fu_2506_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_134_reg_2502 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_134_reg_2502 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_135_phi_fu_2517_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_135_reg_2513 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_135_reg_2513 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_136_phi_fu_2528_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_136_reg_2524 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_136_reg_2524 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_137_phi_fu_2539_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_137_reg_2535 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_137_reg_2535 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_138_phi_fu_2550_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_138_reg_2546 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_138_reg_2546 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_139_phi_fu_2561_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_139_reg_2557 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_139_reg_2557 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_140_phi_fu_2572_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_140_reg_2568 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_140_reg_2568 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_141_phi_fu_2583_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_141_reg_2579 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_141_reg_2579 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_142_phi_fu_2594_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_142_reg_2590 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_142_reg_2590 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_143_phi_fu_2605_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_143_reg_2601 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_143_reg_2601 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_144_phi_fu_2616_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_144_reg_2612 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_144_reg_2612 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_145_phi_fu_2627_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_145_reg_2623 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_145_reg_2623 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_146_phi_fu_2638_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_146_reg_2634 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_146_reg_2634 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_147_phi_fu_2649_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_147_reg_2645 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_147_reg_2645 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_148_phi_fu_2660_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_148_reg_2656 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_148_reg_2656 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_149_phi_fu_2671_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_149_reg_2667 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_149_reg_2667 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_150_phi_fu_2682_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_150_reg_2678 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_150_reg_2678 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_151_phi_fu_2693_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_151_reg_2689 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_151_reg_2689 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_152_phi_fu_2704_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_152_reg_2700 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_152_reg_2700 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_153_phi_fu_2715_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_153_reg_2711 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_153_reg_2711 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_154_phi_fu_2726_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_154_reg_2722 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_154_reg_2722 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_155_phi_fu_2737_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_155_reg_2733 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_155_reg_2733 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_156_phi_fu_2748_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_156_reg_2744 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_156_reg_2744 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_157_phi_fu_2759_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_157_reg_2755 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_157_reg_2755 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_158_phi_fu_2770_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_158_reg_2766 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_158_reg_2766 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_159_phi_fu_2781_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_159_reg_2777 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_159_reg_2777 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_160_phi_fu_2792_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_160_reg_2788 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_160_reg_2788 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_161_phi_fu_2803_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_161_reg_2799 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_161_reg_2799 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_162_phi_fu_2814_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_162_reg_2810 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_162_reg_2810 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_163_phi_fu_2825_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_163_reg_2821 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_163_reg_2821 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_164_phi_fu_2836_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_164_reg_2832 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_164_reg_2832 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_165_phi_fu_2847_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_165_reg_2843 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_165_reg_2843 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_166_phi_fu_2858_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_166_reg_2854 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_166_reg_2854 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_167_phi_fu_2869_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_167_reg_2865 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_167_reg_2865 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_168_phi_fu_2880_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_168_reg_2876 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_168_reg_2876 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_169_phi_fu_2891_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_169_reg_2887 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_169_reg_2887 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_170_phi_fu_2902_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_170_reg_2898 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_170_reg_2898 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_171_phi_fu_2913_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_171_reg_2909 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_171_reg_2909 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_172_phi_fu_2924_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_172_reg_2920 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_172_reg_2920 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_173_phi_fu_2935_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_173_reg_2931 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_173_reg_2931 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_174_phi_fu_2946_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_174_reg_2942 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_174_reg_2942 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_175_phi_fu_2957_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_175_reg_2953 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_175_reg_2953 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_176_phi_fu_2968_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_176_reg_2964 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_176_reg_2964 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_177_phi_fu_2979_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_177_reg_2975 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_177_reg_2975 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_178_phi_fu_2990_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_178_reg_2986 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_178_reg_2986 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_179_phi_fu_3001_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_179_reg_2997 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_179_reg_2997 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_180_phi_fu_3012_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_180_reg_3008 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_180_reg_3008 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_181_phi_fu_3023_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_181_reg_3019 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_181_reg_3019 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_182_phi_fu_3034_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_182_reg_3030 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_182_reg_3030 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_183_phi_fu_3045_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_183_reg_3041 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_183_reg_3041 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_184_phi_fu_3056_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_184_reg_3052 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_184_reg_3052 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_185_phi_fu_3067_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_185_reg_3063 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_185_reg_3063 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_186_phi_fu_3078_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_186_reg_3074 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_186_reg_3074 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_187_phi_fu_3089_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_187_reg_3085 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_187_reg_3085 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_188_phi_fu_3100_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_188_reg_3096 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_188_reg_3096 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_189_phi_fu_3111_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_189_reg_3107 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_189_reg_3107 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_190_phi_fu_3122_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_190_reg_3118 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_190_reg_3118 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_191_phi_fu_3133_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_191_reg_3129 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_191_reg_3129 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_192_phi_fu_3144_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_192_reg_3140 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_192_reg_3140 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_193_phi_fu_3155_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_193_reg_3151 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_193_reg_3151 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_194_phi_fu_3166_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_194_reg_3162 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_194_reg_3162 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_195_phi_fu_3177_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_195_reg_3173 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_195_reg_3173 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_196_phi_fu_3188_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_196_reg_3184 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_196_reg_3184 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_197_phi_fu_3199_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_197_reg_3195 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_197_reg_3195 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_198_phi_fu_3210_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_198_reg_3206 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_198_reg_3206 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_199_phi_fu_3221_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_199_reg_3217 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_199_reg_3217 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_200_phi_fu_3232_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_200_reg_3228 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_200_reg_3228 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_201_phi_fu_3243_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_201_reg_3239 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_201_reg_3239 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_202_phi_fu_3254_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_202_reg_3250 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_202_reg_3250 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_203_phi_fu_3265_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_203_reg_3261 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_203_reg_3261 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_204_phi_fu_3276_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_204_reg_3272 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_204_reg_3272 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_205_phi_fu_3287_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_205_reg_3283 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_205_reg_3283 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_206_phi_fu_3298_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_206_reg_3294 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_206_reg_3294 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_207_phi_fu_3309_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_207_reg_3305 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_207_reg_3305 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_208_phi_fu_3320_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_208_reg_3316 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_208_reg_3316 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_209_phi_fu_3331_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_209_reg_3327 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_209_reg_3327 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_210_phi_fu_3342_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_210_reg_3338 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_210_reg_3338 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_211_phi_fu_3353_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_211_reg_3349 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_211_reg_3349 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_212_phi_fu_3364_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_212_reg_3360 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_212_reg_3360 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_213_phi_fu_3375_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_213_reg_3371 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_213_reg_3371 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_214_phi_fu_3386_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_214_reg_3382 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_214_reg_3382 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_215_phi_fu_3397_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_215_reg_3393 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_215_reg_3393 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_216_phi_fu_3408_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_216_reg_3404 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_216_reg_3404 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_217_phi_fu_3419_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_217_reg_3415 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_217_reg_3415 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_218_phi_fu_3430_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_218_reg_3426 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_218_reg_3426 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_219_phi_fu_3441_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_219_reg_3437 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_219_reg_3437 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_220_phi_fu_3452_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_220_reg_3448 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_220_reg_3448 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_221_phi_fu_3463_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_221_reg_3459 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_221_reg_3459 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_222_phi_fu_3474_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_222_reg_3470 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_222_reg_3470 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_calo_track_drval_cut_223_phi_fu_3485_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter1_calo_track_drval_cut_223_reg_3481 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_calo_track_drval_cut_223_reg_3481 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_1_fu_6371_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_8_fu_8666_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_1_fu_6533_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_9_fu_8688_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_2_fu_6696_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_s_fu_8710_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_3_fu_6859_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_10_fu_8732_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_4_fu_7022_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_11_fu_8754_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_5_fu_7185_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_12_fu_8776_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_6_fu_7348_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_032_13_fu_8798_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_i_fu_6316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i2_fu_6321_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i7_fu_6326_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i1_fu_6331_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i3_fu_6336_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i4_fu_6341_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i5_fu_6346_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i6_fu_6351_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i8_fu_7669_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i9_fu_7816_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i10_fu_7963_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i11_fu_8110_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i12_fu_8257_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i13_fu_8404_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i14_fu_8551_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_719_fu_6300_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_719_fu_6300_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i_fu_6316_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i2_fu_6321_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i7_fu_6326_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i1_fu_6331_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i3_fu_6336_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i4_fu_6341_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i5_fu_6346_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i6_fu_6351_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_6356_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_fu_6361_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_720_fu_6393_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_718_fu_6367_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_s_fu_6401_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_cast_fu_6409_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_721_fu_6503_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_1_fu_6508_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_723_fu_6518_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp1_fu_6527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_724_fu_6556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_722_fu_6514_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_1_50_fu_6564_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_1_cast_fu_6572_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_725_fu_6666_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_2_fu_6671_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_727_fu_6681_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp2_fu_6690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_728_fu_6719_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_726_fu_6677_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_2_fu_6727_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_2_cast_fu_6735_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_729_fu_6829_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_3_fu_6834_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_731_fu_6844_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp3_fu_6853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_732_fu_6882_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_730_fu_6840_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_3_fu_6890_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_3_cast_fu_6898_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_733_fu_6992_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_4_fu_6997_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_735_fu_7007_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp4_fu_7016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_736_fu_7045_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_734_fu_7003_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_4_fu_7053_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_4_cast_fu_7061_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_737_fu_7155_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_5_fu_7160_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_739_fu_7170_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp5_fu_7179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_740_fu_7208_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_738_fu_7166_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_5_fu_7216_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_5_cast_fu_7224_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_741_fu_7318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_6_fu_7323_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_743_fu_7333_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp6_fu_7342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_744_fu_7371_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_742_fu_7329_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_6_fu_7379_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_6_cast_fu_7387_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_745_fu_7481_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_7_fu_7486_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_747_fu_7496_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp7_fu_7505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_748_fu_7527_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_746_fu_7492_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_7_fu_7535_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_7_cast_fu_7543_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_749_fu_7637_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_749_fu_7637_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_8_fu_7643_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_751_fu_7653_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_751_fu_7653_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i8_fu_7669_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_752_fu_7674_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_750_fu_7649_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_8_fu_7682_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_8_cast_fu_7690_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_753_fu_7784_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_753_fu_7784_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_9_fu_7790_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_755_fu_7800_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_755_fu_7800_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i9_fu_7816_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_756_fu_7821_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_754_fu_7796_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_9_fu_7829_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_9_cast_fu_7837_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_757_fu_7931_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_757_fu_7931_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_s_fu_7937_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_759_fu_7947_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_759_fu_7947_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i10_fu_7963_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_760_fu_7968_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_758_fu_7943_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_s_51_fu_7976_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_cast_52_fu_7984_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_761_fu_8078_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_761_fu_8078_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_10_fu_8084_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_763_fu_8094_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_763_fu_8094_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i11_fu_8110_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_764_fu_8115_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_762_fu_8090_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_10_fu_8123_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_10_cast_fu_8131_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_765_fu_8225_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_765_fu_8225_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_11_fu_8231_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_767_fu_8241_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_767_fu_8241_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i12_fu_8257_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_768_fu_8262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_766_fu_8237_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_11_fu_8270_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_11_cast_fu_8278_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_769_fu_8372_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_769_fu_8372_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_12_fu_8378_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_771_fu_8388_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_771_fu_8388_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i13_fu_8404_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_772_fu_8409_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_770_fu_8384_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_12_fu_8417_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_12_cast_fu_8425_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_773_fu_8519_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_773_fu_8519_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal caloPtMin_V_13_fu_8525_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_775_fu_8535_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_775_fu_8535_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_i14_fu_8551_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_776_fu_8556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_774_fu_8531_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_13_fu_8564_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_13_cast_fu_8572_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_track_drval_0_43_fu_8820_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_16_fu_8823_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_18_fu_8826_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_20_fu_8829_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_22_fu_8832_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_24_fu_8835_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_26_fu_8838_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_28_fu_8841_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_30_fu_8844_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_32_fu_8847_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_34_fu_8850_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_36_fu_8853_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_38_fu_8856_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_40_fu_8859_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_0_42_fu_8862_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_43_fu_8865_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_16_fu_8868_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_18_fu_8871_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_20_fu_8874_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_22_fu_8877_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_24_fu_8880_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_26_fu_8883_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_28_fu_8886_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_30_fu_8889_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_32_fu_8892_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_34_fu_8895_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_36_fu_8898_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_38_fu_8901_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_40_fu_8904_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_1_42_fu_8907_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_43_fu_8910_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_16_fu_8913_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_18_fu_8916_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_20_fu_8919_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_22_fu_8922_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_24_fu_8925_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_26_fu_8928_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_28_fu_8931_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_30_fu_8934_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_32_fu_8937_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_34_fu_8940_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_36_fu_8943_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_38_fu_8946_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_40_fu_8949_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_2_42_fu_8952_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_43_fu_8955_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_16_fu_8958_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_18_fu_8961_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_20_fu_8964_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_22_fu_8967_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_24_fu_8970_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_26_fu_8973_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_28_fu_8976_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_30_fu_8979_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_32_fu_8982_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_34_fu_8985_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_36_fu_8988_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_38_fu_8991_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_40_fu_8994_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_3_42_fu_8997_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_43_fu_9000_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_16_fu_9003_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_18_fu_9006_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_20_fu_9009_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_22_fu_9012_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_24_fu_9015_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_26_fu_9018_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_28_fu_9021_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_30_fu_9024_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_32_fu_9027_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_34_fu_9030_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_36_fu_9033_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_38_fu_9036_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_40_fu_9039_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_4_42_fu_9042_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_43_fu_9045_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_16_fu_9048_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_18_fu_9051_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_20_fu_9054_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_22_fu_9057_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_24_fu_9060_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_26_fu_9063_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_28_fu_9066_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_30_fu_9069_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_32_fu_9072_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_34_fu_9075_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_36_fu_9078_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_38_fu_9081_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_40_fu_9084_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_5_42_fu_9087_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_43_fu_9090_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_16_fu_9093_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_18_fu_9096_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_20_fu_9099_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_22_fu_9102_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_24_fu_9105_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_26_fu_9108_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_28_fu_9111_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_30_fu_9114_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_32_fu_9117_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_34_fu_9120_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_36_fu_9123_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_38_fu_9126_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_40_fu_9129_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_6_42_fu_9132_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_43_fu_9135_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_16_fu_9138_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_18_fu_9141_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_20_fu_9144_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_22_fu_9147_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_24_fu_9150_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_26_fu_9153_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_28_fu_9156_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_30_fu_9159_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_32_fu_9162_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_34_fu_9165_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_36_fu_9168_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_38_fu_9171_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_40_fu_9174_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_7_42_fu_9177_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_43_fu_9180_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_16_fu_9183_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_18_fu_9186_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_20_fu_9189_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_22_fu_9192_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_24_fu_9195_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_26_fu_9198_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_28_fu_9201_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_30_fu_9204_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_32_fu_9207_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_34_fu_9210_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_36_fu_9213_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_38_fu_9216_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_40_fu_9219_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_8_42_fu_9222_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_43_fu_9225_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_16_fu_9228_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_18_fu_9231_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_20_fu_9234_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_22_fu_9237_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_24_fu_9240_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_26_fu_9243_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_28_fu_9246_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_30_fu_9249_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_32_fu_9252_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_34_fu_9255_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_36_fu_9258_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_38_fu_9261_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_40_fu_9264_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_9_42_fu_9267_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_43_fu_9270_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_16_fu_9273_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_18_fu_9276_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_20_fu_9279_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_22_fu_9282_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_24_fu_9285_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_26_fu_9288_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_28_fu_9291_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_30_fu_9294_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_32_fu_9297_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_34_fu_9300_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_36_fu_9303_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_38_fu_9306_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_40_fu_9309_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_10_42_fu_9312_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_43_fu_9315_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_16_fu_9318_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_18_fu_9321_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_20_fu_9324_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_22_fu_9327_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_24_fu_9330_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_26_fu_9333_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_28_fu_9336_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_30_fu_9339_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_32_fu_9342_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_34_fu_9345_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_36_fu_9348_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_38_fu_9351_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_40_fu_9354_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_11_42_fu_9357_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_43_fu_9360_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_16_fu_9363_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_18_fu_9366_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_20_fu_9369_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_22_fu_9372_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_24_fu_9375_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_26_fu_9378_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_28_fu_9381_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_30_fu_9384_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_32_fu_9387_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_34_fu_9390_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_36_fu_9393_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_38_fu_9396_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_40_fu_9399_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_12_42_fu_9402_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_43_fu_9405_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_16_fu_9408_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_18_fu_9411_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_20_fu_9414_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_22_fu_9417_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_24_fu_9420_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_26_fu_9423_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_28_fu_9426_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_30_fu_9429_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_32_fu_9432_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_34_fu_9435_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_36_fu_9438_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_38_fu_9441_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_40_fu_9444_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_13_42_fu_9447_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_43_fu_9450_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_16_fu_9453_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_18_fu_9456_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_20_fu_9459_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_22_fu_9462_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_24_fu_9465_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_26_fu_9468_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_28_fu_9471_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_30_fu_9474_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_32_fu_9477_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_34_fu_9480_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_36_fu_9483_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_38_fu_9486_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_40_fu_9489_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal calo_track_drval_14_42_fu_9492_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_49 : BOOLEAN;

    component dr2_plus_dpt_int_cap IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        dr2 : IN STD_LOGIC_VECTOR (12 downto 0);
        pt1_V : IN STD_LOGIC_VECTOR (15 downto 0);
        pt2_V : IN STD_LOGIC_VECTOR (15 downto 0);
        ptscale_V : IN STD_LOGIC_VECTOR (16 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (11 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component dr2_int_cap_14_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component tk2calo_drdptvalsjbC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address3 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address4 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address5 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address6 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address7 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;



begin
    p_dr2max_times_pterr2_U : component tk2calo_drdptvalsjbC
    generic map (
        DataWidth => 17,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_dr2max_times_pterr2_address0,
        ce0 => p_dr2max_times_pterr2_ce0,
        q0 => p_dr2max_times_pterr2_q0,
        address1 => p_dr2max_times_pterr2_address1,
        ce1 => p_dr2max_times_pterr2_ce1,
        q1 => p_dr2max_times_pterr2_q1,
        address2 => p_dr2max_times_pterr2_address2,
        ce2 => p_dr2max_times_pterr2_ce2,
        q2 => p_dr2max_times_pterr2_q2,
        address3 => p_dr2max_times_pterr2_address3,
        ce3 => p_dr2max_times_pterr2_ce3,
        q3 => p_dr2max_times_pterr2_q3,
        address4 => p_dr2max_times_pterr2_address4,
        ce4 => p_dr2max_times_pterr2_ce4,
        q4 => p_dr2max_times_pterr2_q4,
        address5 => p_dr2max_times_pterr2_address5,
        ce5 => p_dr2max_times_pterr2_ce5,
        q5 => p_dr2max_times_pterr2_q5,
        address6 => p_dr2max_times_pterr2_address6,
        ce6 => p_dr2max_times_pterr2_ce6,
        q6 => p_dr2max_times_pterr2_q6,
        address7 => p_dr2max_times_pterr2_address7,
        ce7 => p_dr2max_times_pterr2_ce7,
        q7 => p_dr2max_times_pterr2_q7);

    grp_dr2_plus_dpt_int_cap_fu_3492 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3492_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3492_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3492_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3492_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3492_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3492_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3502 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3502_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3502_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3502_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3502_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3502_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3502_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3512 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3512_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3512_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3512_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3512_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3512_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3512_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3522 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3522_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3522_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3522_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3522_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3522_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3522_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3532 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3532_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3532_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3532_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3532_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3532_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3532_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3542 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3542_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3542_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3542_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3542_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3542_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3542_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3552 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3552_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3552_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3552_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3552_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3552_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3552_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3562 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3562_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3562_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3562_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3562_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3562_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3562_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3572 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3572_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3572_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3572_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3572_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3572_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3572_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3582 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3582_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3582_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3582_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3582_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3582_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3582_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3592 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3592_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3592_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3592_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3592_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3592_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3592_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3602 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3602_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3602_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3602_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3602_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3602_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3602_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3612 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3612_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3612_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3612_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3612_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3612_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3612_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3622 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3622_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3622_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3622_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3622_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3622_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3622_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3632 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3632_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3632_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3632_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3632_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3632_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3632_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3642 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3642_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3642_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3642_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3642_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3642_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3642_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3652 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3652_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3652_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3652_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3652_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3652_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3652_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3662 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3662_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3662_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3662_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3662_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3662_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3662_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3672 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3672_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3672_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3672_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3672_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3672_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3672_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3682 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3682_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3682_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3682_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3682_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3682_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3682_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3692 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3692_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3692_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3692_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3692_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3692_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3692_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3702 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3702_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3702_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3702_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3702_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3702_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3702_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3712 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3712_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3712_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3712_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3712_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3712_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3712_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3722 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3722_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3722_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3722_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3722_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3722_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3722_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3732 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3732_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3732_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3732_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3732_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3732_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3732_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3742 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3742_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3742_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3742_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3742_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3742_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3742_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3752 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3752_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3752_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3752_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3752_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3752_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3752_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3762 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3762_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3762_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3762_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3762_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3762_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3762_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3772 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3772_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3772_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3772_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3772_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3772_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3772_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3782 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3782_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3782_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3782_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3782_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3782_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3782_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3792 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3792_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3792_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3792_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3792_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3792_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3792_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3802 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3802_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3802_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3802_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3802_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3802_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3802_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3812 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3812_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3812_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3812_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3812_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3812_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3812_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3822 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3822_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3822_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3822_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3822_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3822_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3822_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3832 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3832_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3832_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3832_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3832_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3832_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3832_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3842 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3842_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3842_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3842_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3842_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3842_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3842_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3852 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3852_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3852_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3852_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3852_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3852_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3852_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3862 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3862_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3862_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3862_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3862_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3862_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3862_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3872 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3872_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3872_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3872_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3872_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3872_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3872_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3882 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3882_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3882_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3882_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3882_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3882_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3882_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3892 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3892_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3892_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3892_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3892_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3892_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3892_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3902 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3902_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3902_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3902_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3902_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3902_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3902_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3912 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3912_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3912_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3912_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3912_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3912_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3912_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3922 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3922_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3922_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3922_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3922_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3922_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3922_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3932 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3932_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3932_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3932_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3932_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3932_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3932_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3942 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3942_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3942_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3942_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3942_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3942_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3942_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3952 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3952_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3952_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3952_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3952_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3952_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3952_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3962 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3962_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3962_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3962_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3962_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3962_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3962_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3972 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3972_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3972_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3972_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3972_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3972_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3972_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3982 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3982_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3982_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3982_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3982_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3982_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3982_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_3992 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_3992_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_3992_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_3992_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_3992_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_3992_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_3992_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4002 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4002_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4002_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4002_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4002_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4002_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4002_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4012 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4012_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4012_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4012_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4012_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4012_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4012_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4022 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4022_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4022_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4022_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4022_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4022_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4022_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4032 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4032_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4032_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4032_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4032_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4032_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4032_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4042 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4042_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4042_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4042_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4042_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4042_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4042_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4052 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4052_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4052_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4052_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4052_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4052_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4052_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4062 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4062_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4062_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4062_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4062_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4062_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4062_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4072 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4072_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4072_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4072_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4072_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4072_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4072_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4082 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4082_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4082_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4082_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4082_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4082_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4082_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4092 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4092_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4092_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4092_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4092_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4092_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4092_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4102 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4102_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4102_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4102_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4102_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4102_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4102_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4112 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4112_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4112_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4112_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4112_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4112_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4112_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4122 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4122_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4122_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4122_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4122_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4122_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4122_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4132 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4132_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4132_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4132_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4132_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4132_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4132_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4142 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4142_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4142_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4142_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4142_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4142_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4142_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4152 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4152_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4152_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4152_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4152_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4152_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4152_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4162 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4162_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4162_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4162_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4162_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4162_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4162_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4172 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4172_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4172_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4172_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4172_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4172_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4172_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4182 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4182_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4182_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4182_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4182_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4182_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4182_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4192 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4192_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4192_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4192_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4192_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4192_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4192_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4202 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4202_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4202_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4202_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4202_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4202_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4202_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4212 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4212_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4212_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4212_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4212_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4212_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4212_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4222 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4222_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4222_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4222_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4222_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4222_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4222_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4232 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4232_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4232_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4232_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4232_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4232_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4232_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4242 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4242_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4242_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4242_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4242_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4242_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4242_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4252 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4252_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4252_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4252_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4252_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4252_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4252_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4262 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4262_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4262_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4262_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4262_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4262_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4262_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4272 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4272_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4272_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4272_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4272_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4272_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4272_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4282 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4282_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4282_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4282_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4282_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4282_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4282_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4292 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4292_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4292_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4292_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4292_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4292_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4292_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4302 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4302_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4302_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4302_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4302_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4302_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4302_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4312 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4312_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4312_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4312_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4312_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4312_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4312_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4322 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4322_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4322_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4322_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4322_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4322_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4322_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4332 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4332_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4332_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4332_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4332_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4332_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4332_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4342 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4342_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4342_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4342_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4342_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4342_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4342_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4352 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4352_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4352_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4352_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4352_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4352_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4352_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4362 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4362_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4362_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4362_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4362_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4362_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4362_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4372 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4372_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4372_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4372_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4372_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4372_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4372_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4382 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4382_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4382_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4382_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4382_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4382_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4382_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4392 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4392_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4392_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4392_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4392_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4392_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4392_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4402 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4402_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4402_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4402_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4402_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4402_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4402_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4412 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4412_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4412_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4412_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4412_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4412_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4412_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4422 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4422_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4422_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4422_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4422_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4422_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4422_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4432 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4432_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4432_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4432_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4432_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4432_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4432_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4442 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4442_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4442_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4442_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4442_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4442_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4442_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4452 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4452_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4452_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4452_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4452_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4452_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4452_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4462 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4462_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4462_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4462_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4462_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4462_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4462_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4472 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4472_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4472_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4472_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4472_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4472_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4472_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4482 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4482_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4482_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4482_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4482_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4482_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4482_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4492 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4492_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4492_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4492_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4492_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4492_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4492_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4502 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4502_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4502_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4502_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4502_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4502_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4502_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4512 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4512_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4512_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4512_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4512_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4512_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4512_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4522 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4522_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4522_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4522_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4522_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4522_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4522_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4532 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4532_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4532_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4532_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4532_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4532_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4532_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4542 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4542_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4542_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4542_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4542_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4542_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4542_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4552 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4552_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4552_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4552_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4552_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4552_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4552_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4562 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4562_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4562_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4562_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4562_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4562_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4562_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4572 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4572_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4572_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4572_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4572_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4572_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4572_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4582 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4582_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4582_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4582_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4582_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4582_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4582_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4592 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4592_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4592_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4592_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4592_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4592_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4592_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4602 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => grp_dr2_plus_dpt_int_cap_fu_4602_dr2,
        pt1_V => grp_dr2_plus_dpt_int_cap_fu_4602_pt1_V,
        pt2_V => grp_dr2_plus_dpt_int_cap_fu_4602_pt2_V,
        ptscale_V => grp_dr2_plus_dpt_int_cap_fu_4602_ptscale_V,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4602_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4602_ap_ce);

    grp_dr2_plus_dpt_int_cap_fu_4612 : component dr2_plus_dpt_int_cap
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        dr2 => calo_track_drval_7_27_reg_13325,
        pt1_V => ap_port_reg_track_7_hwPt_V_read,
        pt2_V => ap_port_reg_calo_7_hwPt_V_read,
        ptscale_V => p_032_7_fu_7511_p3,
        ap_return => grp_dr2_plus_dpt_int_cap_fu_4612_ap_return,
        ap_ce => grp_dr2_plus_dpt_int_cap_fu_4612_ap_ce);

    grp_dr2_int_cap_14_s_fu_4734 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4734_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4734_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4734_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4734_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4734_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4734_ap_return);

    grp_dr2_int_cap_14_s_fu_4746 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4746_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4746_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4746_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4746_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4746_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4746_ap_return);

    grp_dr2_int_cap_14_s_fu_4758 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4758_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4758_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4758_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4758_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4758_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4758_ap_return);

    grp_dr2_int_cap_14_s_fu_4770 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4770_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4770_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4770_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4770_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4770_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4770_ap_return);

    grp_dr2_int_cap_14_s_fu_4782 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4782_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4782_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4782_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4782_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4782_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4782_ap_return);

    grp_dr2_int_cap_14_s_fu_4794 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4794_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4794_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4794_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4794_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4794_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4794_ap_return);

    grp_dr2_int_cap_14_s_fu_4806 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4806_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4806_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4806_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4806_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4806_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4806_ap_return);

    grp_dr2_int_cap_14_s_fu_4818 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4818_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4818_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4818_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4818_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4818_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4818_ap_return);

    grp_dr2_int_cap_14_s_fu_4830 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4830_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4830_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4830_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4830_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4830_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4830_ap_return);

    grp_dr2_int_cap_14_s_fu_4842 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4842_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4842_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4842_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4842_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4842_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4842_ap_return);

    grp_dr2_int_cap_14_s_fu_4854 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4854_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4854_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4854_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4854_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4854_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4854_ap_return);

    grp_dr2_int_cap_14_s_fu_4866 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4866_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4866_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4866_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4866_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4866_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4866_ap_return);

    grp_dr2_int_cap_14_s_fu_4878 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4878_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4878_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4878_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4878_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4878_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4878_ap_return);

    grp_dr2_int_cap_14_s_fu_4890 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4890_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4890_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4890_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4890_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4890_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4890_ap_return);

    grp_dr2_int_cap_14_s_fu_4902 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4902_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4902_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4902_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4902_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4902_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4902_ap_return);

    grp_dr2_int_cap_14_s_fu_4914 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4914_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4914_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4914_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4914_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4914_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4914_ap_return);

    grp_dr2_int_cap_14_s_fu_4926 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4926_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4926_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4926_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4926_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4926_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4926_ap_return);

    grp_dr2_int_cap_14_s_fu_4938 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4938_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4938_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4938_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4938_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4938_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4938_ap_return);

    grp_dr2_int_cap_14_s_fu_4950 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4950_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4950_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4950_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4950_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4950_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4950_ap_return);

    grp_dr2_int_cap_14_s_fu_4962 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4962_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4962_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4962_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4962_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4962_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4962_ap_return);

    grp_dr2_int_cap_14_s_fu_4974 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4974_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4974_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4974_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4974_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4974_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4974_ap_return);

    grp_dr2_int_cap_14_s_fu_4986 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4986_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4986_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4986_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4986_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4986_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4986_ap_return);

    grp_dr2_int_cap_14_s_fu_4998 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_4998_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_4998_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_4998_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_4998_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_4998_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_4998_ap_return);

    grp_dr2_int_cap_14_s_fu_5010 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5010_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5010_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5010_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5010_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5010_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5010_ap_return);

    grp_dr2_int_cap_14_s_fu_5022 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5022_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5022_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5022_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5022_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5022_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5022_ap_return);

    grp_dr2_int_cap_14_s_fu_5034 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5034_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5034_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5034_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5034_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5034_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5034_ap_return);

    grp_dr2_int_cap_14_s_fu_5046 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5046_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5046_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5046_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5046_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5046_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5046_ap_return);

    grp_dr2_int_cap_14_s_fu_5058 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5058_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5058_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5058_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5058_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5058_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5058_ap_return);

    grp_dr2_int_cap_14_s_fu_5070 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5070_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5070_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5070_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5070_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5070_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5070_ap_return);

    grp_dr2_int_cap_14_s_fu_5082 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5082_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5082_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5082_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5082_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5082_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5082_ap_return);

    grp_dr2_int_cap_14_s_fu_5094 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5094_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5094_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5094_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5094_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5094_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5094_ap_return);

    grp_dr2_int_cap_14_s_fu_5106 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5106_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5106_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5106_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5106_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5106_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5106_ap_return);

    grp_dr2_int_cap_14_s_fu_5118 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5118_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5118_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5118_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5118_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5118_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5118_ap_return);

    grp_dr2_int_cap_14_s_fu_5130 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5130_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5130_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5130_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5130_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5130_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5130_ap_return);

    grp_dr2_int_cap_14_s_fu_5142 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5142_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5142_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5142_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5142_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5142_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5142_ap_return);

    grp_dr2_int_cap_14_s_fu_5154 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5154_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5154_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5154_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5154_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5154_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5154_ap_return);

    grp_dr2_int_cap_14_s_fu_5166 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5166_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5166_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5166_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5166_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5166_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5166_ap_return);

    grp_dr2_int_cap_14_s_fu_5178 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5178_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5178_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5178_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5178_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5178_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5178_ap_return);

    grp_dr2_int_cap_14_s_fu_5190 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5190_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5190_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5190_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5190_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5190_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5190_ap_return);

    grp_dr2_int_cap_14_s_fu_5202 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5202_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5202_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5202_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5202_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5202_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5202_ap_return);

    grp_dr2_int_cap_14_s_fu_5214 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5214_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5214_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5214_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5214_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5214_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5214_ap_return);

    grp_dr2_int_cap_14_s_fu_5226 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5226_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5226_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5226_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5226_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5226_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5226_ap_return);

    grp_dr2_int_cap_14_s_fu_5238 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5238_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5238_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5238_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5238_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5238_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5238_ap_return);

    grp_dr2_int_cap_14_s_fu_5250 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5250_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5250_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5250_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5250_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5250_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5250_ap_return);

    grp_dr2_int_cap_14_s_fu_5262 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5262_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5262_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5262_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5262_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5262_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5262_ap_return);

    grp_dr2_int_cap_14_s_fu_5274 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5274_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5274_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5274_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5274_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5274_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5274_ap_return);

    grp_dr2_int_cap_14_s_fu_5286 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5286_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5286_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5286_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5286_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5286_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5286_ap_return);

    grp_dr2_int_cap_14_s_fu_5298 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5298_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5298_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5298_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5298_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5298_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5298_ap_return);

    grp_dr2_int_cap_14_s_fu_5310 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5310_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5310_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5310_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5310_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5310_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5310_ap_return);

    grp_dr2_int_cap_14_s_fu_5322 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5322_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5322_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5322_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5322_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5322_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5322_ap_return);

    grp_dr2_int_cap_14_s_fu_5334 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5334_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5334_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5334_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5334_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5334_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5334_ap_return);

    grp_dr2_int_cap_14_s_fu_5346 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5346_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5346_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5346_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5346_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5346_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5346_ap_return);

    grp_dr2_int_cap_14_s_fu_5358 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5358_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5358_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5358_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5358_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5358_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5358_ap_return);

    grp_dr2_int_cap_14_s_fu_5370 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5370_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5370_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5370_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5370_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5370_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5370_ap_return);

    grp_dr2_int_cap_14_s_fu_5382 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5382_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5382_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5382_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5382_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5382_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5382_ap_return);

    grp_dr2_int_cap_14_s_fu_5394 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5394_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5394_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5394_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5394_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5394_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5394_ap_return);

    grp_dr2_int_cap_14_s_fu_5406 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5406_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5406_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5406_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5406_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5406_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5406_ap_return);

    grp_dr2_int_cap_14_s_fu_5418 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5418_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5418_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5418_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5418_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5418_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5418_ap_return);

    grp_dr2_int_cap_14_s_fu_5430 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5430_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5430_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5430_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5430_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5430_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5430_ap_return);

    grp_dr2_int_cap_14_s_fu_5442 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5442_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5442_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5442_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5442_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5442_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5442_ap_return);

    grp_dr2_int_cap_14_s_fu_5454 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5454_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5454_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5454_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5454_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5454_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5454_ap_return);

    grp_dr2_int_cap_14_s_fu_5466 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5466_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5466_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5466_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5466_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5466_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5466_ap_return);

    grp_dr2_int_cap_14_s_fu_5478 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5478_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5478_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5478_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5478_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5478_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5478_ap_return);

    grp_dr2_int_cap_14_s_fu_5490 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5490_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5490_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5490_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5490_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5490_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5490_ap_return);

    grp_dr2_int_cap_14_s_fu_5502 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5502_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5502_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5502_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5502_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5502_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5502_ap_return);

    grp_dr2_int_cap_14_s_fu_5514 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5514_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5514_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5514_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5514_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5514_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5514_ap_return);

    grp_dr2_int_cap_14_s_fu_5526 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5526_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5526_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5526_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5526_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5526_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5526_ap_return);

    grp_dr2_int_cap_14_s_fu_5538 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5538_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5538_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5538_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5538_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5538_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5538_ap_return);

    grp_dr2_int_cap_14_s_fu_5550 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5550_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5550_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5550_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5550_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5550_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5550_ap_return);

    grp_dr2_int_cap_14_s_fu_5562 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5562_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5562_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5562_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5562_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5562_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5562_ap_return);

    grp_dr2_int_cap_14_s_fu_5574 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5574_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5574_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5574_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5574_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5574_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5574_ap_return);

    grp_dr2_int_cap_14_s_fu_5586 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5586_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5586_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5586_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5586_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5586_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5586_ap_return);

    grp_dr2_int_cap_14_s_fu_5598 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5598_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5598_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5598_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5598_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5598_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5598_ap_return);

    grp_dr2_int_cap_14_s_fu_5610 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5610_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5610_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5610_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5610_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5610_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5610_ap_return);

    grp_dr2_int_cap_14_s_fu_5622 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5622_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5622_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5622_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5622_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5622_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5622_ap_return);

    grp_dr2_int_cap_14_s_fu_5634 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5634_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5634_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5634_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5634_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5634_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5634_ap_return);

    grp_dr2_int_cap_14_s_fu_5646 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5646_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5646_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5646_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5646_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5646_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5646_ap_return);

    grp_dr2_int_cap_14_s_fu_5658 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5658_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5658_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5658_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5658_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5658_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5658_ap_return);

    grp_dr2_int_cap_14_s_fu_5670 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5670_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5670_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5670_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5670_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5670_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5670_ap_return);

    grp_dr2_int_cap_14_s_fu_5682 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5682_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5682_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5682_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5682_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5682_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5682_ap_return);

    grp_dr2_int_cap_14_s_fu_5694 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5694_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5694_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5694_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5694_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5694_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5694_ap_return);

    grp_dr2_int_cap_14_s_fu_5706 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5706_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5706_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5706_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5706_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5706_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5706_ap_return);

    grp_dr2_int_cap_14_s_fu_5718 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5718_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5718_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5718_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5718_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5718_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5718_ap_return);

    grp_dr2_int_cap_14_s_fu_5730 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5730_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5730_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5730_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5730_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5730_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5730_ap_return);

    grp_dr2_int_cap_14_s_fu_5742 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5742_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5742_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5742_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5742_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5742_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5742_ap_return);

    grp_dr2_int_cap_14_s_fu_5754 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5754_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5754_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5754_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5754_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5754_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5754_ap_return);

    grp_dr2_int_cap_14_s_fu_5766 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5766_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5766_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5766_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5766_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5766_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5766_ap_return);

    grp_dr2_int_cap_14_s_fu_5778 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5778_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5778_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5778_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5778_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5778_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5778_ap_return);

    grp_dr2_int_cap_14_s_fu_5790 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5790_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5790_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5790_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5790_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5790_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5790_ap_return);

    grp_dr2_int_cap_14_s_fu_5802 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5802_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5802_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5802_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5802_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5802_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5802_ap_return);

    grp_dr2_int_cap_14_s_fu_5814 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5814_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5814_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5814_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5814_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5814_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5814_ap_return);

    grp_dr2_int_cap_14_s_fu_5826 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5826_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5826_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5826_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5826_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5826_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5826_ap_return);

    grp_dr2_int_cap_14_s_fu_5838 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5838_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5838_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5838_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5838_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5838_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5838_ap_return);

    grp_dr2_int_cap_14_s_fu_5850 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5850_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5850_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5850_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5850_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5850_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5850_ap_return);

    grp_dr2_int_cap_14_s_fu_5862 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5862_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5862_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5862_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5862_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5862_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5862_ap_return);

    grp_dr2_int_cap_14_s_fu_5874 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5874_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5874_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5874_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5874_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5874_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5874_ap_return);

    grp_dr2_int_cap_14_s_fu_5886 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5886_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5886_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5886_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5886_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5886_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5886_ap_return);

    grp_dr2_int_cap_14_s_fu_5898 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5898_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5898_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5898_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5898_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5898_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5898_ap_return);

    grp_dr2_int_cap_14_s_fu_5910 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5910_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5910_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5910_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5910_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5910_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5910_ap_return);

    grp_dr2_int_cap_14_s_fu_5922 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5922_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5922_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5922_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5922_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5922_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5922_ap_return);

    grp_dr2_int_cap_14_s_fu_5934 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5934_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5934_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5934_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5934_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5934_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5934_ap_return);

    grp_dr2_int_cap_14_s_fu_5946 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5946_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5946_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5946_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5946_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5946_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5946_ap_return);

    grp_dr2_int_cap_14_s_fu_5958 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5958_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5958_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5958_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5958_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5958_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5958_ap_return);

    grp_dr2_int_cap_14_s_fu_5970 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5970_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5970_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5970_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5970_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5970_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5970_ap_return);

    grp_dr2_int_cap_14_s_fu_5982 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5982_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5982_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5982_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5982_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5982_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5982_ap_return);

    grp_dr2_int_cap_14_s_fu_5994 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_5994_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_5994_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_5994_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_5994_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_5994_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_5994_ap_return);

    grp_dr2_int_cap_14_s_fu_6006 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_6006_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_6006_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_6006_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_6006_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_6006_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_6006_ap_return);

    grp_dr2_int_cap_14_s_fu_6018 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_6018_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_6018_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_6018_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_6018_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_6018_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_6018_ap_return);

    grp_dr2_int_cap_14_s_fu_6030 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_6030_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_6030_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_6030_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_6030_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_6030_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_6030_ap_return);

    grp_dr2_int_cap_14_s_fu_6042 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_6042_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_6042_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_6042_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_6042_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_6042_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_6042_ap_return);

    grp_dr2_int_cap_14_s_fu_6054 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_6054_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_6054_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_6054_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_6054_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_6054_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_6054_ap_return);

    grp_dr2_int_cap_14_s_fu_6066 : component dr2_int_cap_14_s
    port map (
        ap_ready => grp_dr2_int_cap_14_s_fu_6066_ap_ready,
        eta1_V => grp_dr2_int_cap_14_s_fu_6066_eta1_V,
        phi1_V => grp_dr2_int_cap_14_s_fu_6066_phi1_V,
        eta2_V => grp_dr2_int_cap_14_s_fu_6066_eta2_V,
        phi2_V => grp_dr2_int_cap_14_s_fu_6066_phi2_V,
        ap_return => grp_dr2_int_cap_14_s_fu_6066_ap_return);

    calo_track_drval_7_27_dr2_int_cap_14_s_fu_6078 : component dr2_int_cap_14_s
    port map (
        ap_ready => calo_track_drval_7_27_dr2_int_cap_14_s_fu_6078_ap_ready,
        eta1_V => track_7_hwEta_V_read,
        phi1_V => track_7_hwPhi_V_read,
        eta2_V => calo_7_hwEta_V_read,
        phi2_V => calo_7_hwPhi_V_read,
        ap_return => calo_track_drval_7_27_dr2_int_cap_14_s_fu_6078_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_calo_track_drval_cut_100_reg_2128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_10_fu_7457_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_100_reg_2128 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_10_reg_14172 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_100_reg_2128 <= grp_dr2_plus_dpt_int_cap_fu_4502_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_100_reg_2128 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_100_reg_2128;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_101_reg_2139_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_11_fu_7463_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_101_reg_2139 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_11_reg_14176 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_101_reg_2139 <= grp_dr2_plus_dpt_int_cap_fu_4512_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_101_reg_2139 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_101_reg_2139;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_102_reg_2150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_12_fu_7469_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_102_reg_2150 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_12_reg_14180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_102_reg_2150 <= grp_dr2_plus_dpt_int_cap_fu_4522_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_102_reg_2150 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_102_reg_2150;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_103_reg_2161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_13_fu_7475_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_103_reg_2161 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_13_reg_14184 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_103_reg_2161 <= grp_dr2_plus_dpt_int_cap_fu_4532_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_103_reg_2161 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_103_reg_2161;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_104_reg_2172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_fu_7547_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_104_reg_2172 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_reg_14207 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_104_reg_2172 <= grp_dr2_plus_dpt_int_cap_fu_4542_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_104_reg_2172 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_104_reg_2172;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_105_reg_2183_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_1_fu_7553_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_105_reg_2183 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_1_reg_14211 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_105_reg_2183 <= grp_dr2_plus_dpt_int_cap_fu_4552_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_105_reg_2183 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_105_reg_2183;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_106_reg_2194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_2_fu_7559_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_106_reg_2194 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_2_reg_14215 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_106_reg_2194 <= grp_dr2_plus_dpt_int_cap_fu_4562_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_106_reg_2194 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_106_reg_2194;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_107_reg_2205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_3_fu_7565_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_107_reg_2205 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_3_reg_14219 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_107_reg_2205 <= grp_dr2_plus_dpt_int_cap_fu_4572_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_107_reg_2205 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_107_reg_2205;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_108_reg_2216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_4_fu_7571_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_108_reg_2216 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_4_reg_14223 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_108_reg_2216 <= grp_dr2_plus_dpt_int_cap_fu_4582_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_108_reg_2216 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_108_reg_2216;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_109_reg_2227_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_5_fu_7577_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_109_reg_2227 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_5_reg_14227 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_109_reg_2227 <= grp_dr2_plus_dpt_int_cap_fu_4592_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_109_reg_2227 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_109_reg_2227;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_10_reg_1138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_10_fu_6479_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_10_reg_1138 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_10_reg_13812 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_10_reg_1138 <= grp_dr2_plus_dpt_int_cap_fu_3602_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_10_reg_1138 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_10_reg_1138;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_110_reg_2238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_6_fu_7583_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_110_reg_2238 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_6_reg_14231 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_110_reg_2238 <= grp_dr2_plus_dpt_int_cap_fu_4602_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_110_reg_2238 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_110_reg_2238;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_111_reg_2249_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_7_fu_7589_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_111_reg_2249 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_7_reg_14235 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_111_reg_2249 <= grp_dr2_plus_dpt_int_cap_fu_4612_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_111_reg_2249 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_111_reg_2249;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_112_reg_2260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_7_8_fu_7595_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_112_reg_2260 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_112_reg_2260 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_112_reg_2260;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_113_reg_2271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_7_9_fu_7601_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_113_reg_2271 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_113_reg_2271 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_113_reg_2271;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_114_reg_2282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_7_s_fu_7607_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_114_reg_2282 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_114_reg_2282 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_114_reg_2282;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_115_reg_2293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_7_10_fu_7613_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_115_reg_2293 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_115_reg_2293 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_115_reg_2293;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_116_reg_2304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_7_11_fu_7619_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_116_reg_2304 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_116_reg_2304 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_116_reg_2304;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_117_reg_2315_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_7_12_fu_7625_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_117_reg_2315 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_117_reg_2315 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_117_reg_2315;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_118_reg_2326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_7_13_fu_7631_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_118_reg_2326 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_118_reg_2326 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_118_reg_2326;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_119_reg_2337_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_fu_7694_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_119_reg_2337 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_119_reg_2337 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_119_reg_2337;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_11_reg_1149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_11_fu_6485_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_11_reg_1149 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_11_reg_13816 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_11_reg_1149 <= grp_dr2_plus_dpt_int_cap_fu_3612_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_11_reg_1149 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_11_reg_1149;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_120_reg_2348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_1_fu_7700_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_120_reg_2348 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_120_reg_2348 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_120_reg_2348;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_121_reg_2359_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_2_fu_7706_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_121_reg_2359 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_121_reg_2359 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_121_reg_2359;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_122_reg_2370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_3_fu_7712_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_122_reg_2370 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_122_reg_2370 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_122_reg_2370;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_123_reg_2381_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_4_fu_7718_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_123_reg_2381 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_123_reg_2381 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_123_reg_2381;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_124_reg_2392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_5_fu_7724_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_124_reg_2392 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_124_reg_2392 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_124_reg_2392;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_125_reg_2403_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_6_fu_7730_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_125_reg_2403 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_125_reg_2403 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_125_reg_2403;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_126_reg_2414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_7_fu_7736_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_126_reg_2414 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_126_reg_2414 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_126_reg_2414;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_127_reg_2425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_8_fu_7742_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_127_reg_2425 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_127_reg_2425 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_127_reg_2425;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_128_reg_2436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_9_fu_7748_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_128_reg_2436 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_128_reg_2436 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_128_reg_2436;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_129_reg_2447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_s_fu_7754_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_129_reg_2447 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_129_reg_2447 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_129_reg_2447;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_12_reg_1160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_12_fu_6491_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_12_reg_1160 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_12_reg_13820 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_12_reg_1160 <= grp_dr2_plus_dpt_int_cap_fu_3622_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_12_reg_1160 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_12_reg_1160;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_130_reg_2458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_10_fu_7760_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_130_reg_2458 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_130_reg_2458 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_130_reg_2458;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_131_reg_2469_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_11_fu_7766_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_131_reg_2469 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_131_reg_2469 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_131_reg_2469;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_132_reg_2480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_12_fu_7772_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_132_reg_2480 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_132_reg_2480 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_132_reg_2480;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_133_reg_2491_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_8_13_fu_7778_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_133_reg_2491 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_133_reg_2491 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_133_reg_2491;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_134_reg_2502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_fu_7841_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_134_reg_2502 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_134_reg_2502 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_134_reg_2502;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_135_reg_2513_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_1_fu_7847_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_135_reg_2513 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_135_reg_2513 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_135_reg_2513;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_136_reg_2524_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_2_fu_7853_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_136_reg_2524 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_136_reg_2524 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_136_reg_2524;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_137_reg_2535_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_3_fu_7859_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_137_reg_2535 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_137_reg_2535 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_137_reg_2535;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_138_reg_2546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_4_fu_7865_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_138_reg_2546 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_138_reg_2546 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_138_reg_2546;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_139_reg_2557_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_5_fu_7871_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_139_reg_2557 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_139_reg_2557 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_139_reg_2557;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_13_reg_1171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_13_fu_6497_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_13_reg_1171 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_13_reg_13824 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_13_reg_1171 <= grp_dr2_plus_dpt_int_cap_fu_3632_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_13_reg_1171 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_13_reg_1171;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_140_reg_2568_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_6_fu_7877_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_140_reg_2568 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_140_reg_2568 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_140_reg_2568;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_141_reg_2579_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_7_fu_7883_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_141_reg_2579 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_141_reg_2579 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_141_reg_2579;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_142_reg_2590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_8_fu_7889_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_142_reg_2590 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_142_reg_2590 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_142_reg_2590;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_143_reg_2601_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_9_fu_7895_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_143_reg_2601 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_143_reg_2601 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_143_reg_2601;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_144_reg_2612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_s_fu_7901_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_144_reg_2612 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_144_reg_2612 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_144_reg_2612;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_145_reg_2623_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_10_fu_7907_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_145_reg_2623 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_145_reg_2623 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_145_reg_2623;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_146_reg_2634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_11_fu_7913_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_146_reg_2634 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_146_reg_2634 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_146_reg_2634;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_147_reg_2645_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_12_fu_7919_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_147_reg_2645 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_147_reg_2645 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_147_reg_2645;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_148_reg_2656_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_9_13_fu_7925_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_148_reg_2656 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_148_reg_2656 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_148_reg_2656;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_149_reg_2667_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_s_fu_7988_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_149_reg_2667 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_149_reg_2667 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_149_reg_2667;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_14_reg_1182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_fu_6576_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_14_reg_1182 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_reg_13828 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_14_reg_1182 <= grp_dr2_plus_dpt_int_cap_fu_3642_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_14_reg_1182 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_14_reg_1182;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_150_reg_2678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_1_fu_7994_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_150_reg_2678 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_150_reg_2678 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_150_reg_2678;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_151_reg_2689_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_2_fu_8000_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_151_reg_2689 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_151_reg_2689 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_151_reg_2689;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_152_reg_2700_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_3_fu_8006_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_152_reg_2700 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_152_reg_2700 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_152_reg_2700;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_153_reg_2711_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_4_fu_8012_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_153_reg_2711 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_153_reg_2711 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_153_reg_2711;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_154_reg_2722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_5_fu_8018_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_154_reg_2722 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_154_reg_2722 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_154_reg_2722;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_155_reg_2733_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_6_fu_8024_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_155_reg_2733 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_155_reg_2733 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_155_reg_2733;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_156_reg_2744_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_7_fu_8030_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_156_reg_2744 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_156_reg_2744 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_156_reg_2744;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_157_reg_2755_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_8_fu_8036_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_157_reg_2755 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_157_reg_2755 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_157_reg_2755;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_158_reg_2766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_9_fu_8042_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_158_reg_2766 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_158_reg_2766 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_158_reg_2766;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_159_reg_2777_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_s_fu_8048_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_159_reg_2777 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_159_reg_2777 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_159_reg_2777;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_15_reg_1193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_1_fu_6582_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_15_reg_1193 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_1_reg_13832 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_15_reg_1193 <= grp_dr2_plus_dpt_int_cap_fu_3652_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_15_reg_1193 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_15_reg_1193;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_160_reg_2788_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_10_fu_8054_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_160_reg_2788 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_160_reg_2788 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_160_reg_2788;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_161_reg_2799_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_11_fu_8060_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_161_reg_2799 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_161_reg_2799 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_161_reg_2799;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_162_reg_2810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_12_fu_8066_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_162_reg_2810 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_162_reg_2810 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_162_reg_2810;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_163_reg_2821_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_13_fu_8072_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_163_reg_2821 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_163_reg_2821 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_163_reg_2821;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_164_reg_2832_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_10_fu_8135_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_164_reg_2832 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_164_reg_2832 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_164_reg_2832;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_165_reg_2843_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_1_fu_8141_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_165_reg_2843 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_165_reg_2843 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_165_reg_2843;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_166_reg_2854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_2_fu_8147_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_166_reg_2854 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_166_reg_2854 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_166_reg_2854;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_167_reg_2865_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_3_fu_8153_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_167_reg_2865 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_167_reg_2865 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_167_reg_2865;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_168_reg_2876_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_4_fu_8159_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_168_reg_2876 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_168_reg_2876 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_168_reg_2876;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_169_reg_2887_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_5_fu_8165_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_169_reg_2887 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_169_reg_2887 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_169_reg_2887;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_16_reg_1204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_2_fu_6588_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_16_reg_1204 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_2_reg_13836 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_16_reg_1204 <= grp_dr2_plus_dpt_int_cap_fu_3662_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_16_reg_1204 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_16_reg_1204;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_170_reg_2898_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_6_fu_8171_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_170_reg_2898 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_170_reg_2898 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_170_reg_2898;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_171_reg_2909_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_7_fu_8177_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_171_reg_2909 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_171_reg_2909 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_171_reg_2909;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_172_reg_2920_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_8_fu_8183_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_172_reg_2920 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_172_reg_2920 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_172_reg_2920;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_173_reg_2931_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_9_fu_8189_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_173_reg_2931 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_173_reg_2931 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_173_reg_2931;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_174_reg_2942_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_s_fu_8195_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_174_reg_2942 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_174_reg_2942 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_174_reg_2942;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_175_reg_2953_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_10_fu_8201_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_175_reg_2953 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_175_reg_2953 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_175_reg_2953;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_176_reg_2964_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_11_fu_8207_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_176_reg_2964 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_176_reg_2964 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_176_reg_2964;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_177_reg_2975_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_12_fu_8213_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_177_reg_2975 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_177_reg_2975 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_177_reg_2975;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_178_reg_2986_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_13_fu_8219_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_178_reg_2986 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_178_reg_2986 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_178_reg_2986;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_179_reg_2997_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_11_fu_8282_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_179_reg_2997 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_179_reg_2997 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_179_reg_2997;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_17_reg_1215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_3_fu_6594_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_17_reg_1215 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_3_reg_13840 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_17_reg_1215 <= grp_dr2_plus_dpt_int_cap_fu_3672_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_17_reg_1215 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_17_reg_1215;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_180_reg_3008_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_1_fu_8288_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_180_reg_3008 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_180_reg_3008 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_180_reg_3008;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_181_reg_3019_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_2_fu_8294_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_181_reg_3019 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_181_reg_3019 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_181_reg_3019;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_182_reg_3030_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_3_fu_8300_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_182_reg_3030 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_182_reg_3030 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_182_reg_3030;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_183_reg_3041_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_4_fu_8306_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_183_reg_3041 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_183_reg_3041 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_183_reg_3041;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_184_reg_3052_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_5_fu_8312_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_184_reg_3052 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_184_reg_3052 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_184_reg_3052;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_185_reg_3063_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_6_fu_8318_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_185_reg_3063 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_185_reg_3063 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_185_reg_3063;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_186_reg_3074_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_7_fu_8324_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_186_reg_3074 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_186_reg_3074 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_186_reg_3074;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_187_reg_3085_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_8_fu_8330_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_187_reg_3085 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_187_reg_3085 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_187_reg_3085;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_188_reg_3096_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_9_fu_8336_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_188_reg_3096 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_188_reg_3096 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_188_reg_3096;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_189_reg_3107_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_s_fu_8342_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_189_reg_3107 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_189_reg_3107 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_189_reg_3107;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_18_reg_1226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_4_fu_6600_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_18_reg_1226 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_4_reg_13844 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_18_reg_1226 <= grp_dr2_plus_dpt_int_cap_fu_3682_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_18_reg_1226 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_18_reg_1226;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_190_reg_3118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_10_fu_8348_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_190_reg_3118 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_190_reg_3118 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_190_reg_3118;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_191_reg_3129_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_11_fu_8354_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_191_reg_3129 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_191_reg_3129 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_191_reg_3129;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_192_reg_3140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_12_fu_8360_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_192_reg_3140 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_192_reg_3140 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_192_reg_3140;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_193_reg_3151_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_13_fu_8366_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_193_reg_3151 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_193_reg_3151 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_193_reg_3151;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_194_reg_3162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_12_fu_8429_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_194_reg_3162 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_194_reg_3162 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_194_reg_3162;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_195_reg_3173_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_1_fu_8435_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_195_reg_3173 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_195_reg_3173 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_195_reg_3173;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_196_reg_3184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_2_fu_8441_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_196_reg_3184 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_196_reg_3184 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_196_reg_3184;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_197_reg_3195_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_3_fu_8447_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_197_reg_3195 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_197_reg_3195 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_197_reg_3195;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_198_reg_3206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_4_fu_8453_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_198_reg_3206 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_198_reg_3206 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_198_reg_3206;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_199_reg_3217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_5_fu_8459_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_199_reg_3217 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_199_reg_3217 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_199_reg_3217;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_19_reg_1237_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_5_fu_6606_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_19_reg_1237 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_5_reg_13848 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_19_reg_1237 <= grp_dr2_plus_dpt_int_cap_fu_3692_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_19_reg_1237 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_19_reg_1237;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_1_reg_1028_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_1_fu_6419_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_1_reg_1028 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_1_reg_13772 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_1_reg_1028 <= grp_dr2_plus_dpt_int_cap_fu_3502_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_1_reg_1028 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_1_reg_1028;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_200_reg_3228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_6_fu_8465_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_200_reg_3228 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_200_reg_3228 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_200_reg_3228;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_201_reg_3239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_7_fu_8471_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_201_reg_3239 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_201_reg_3239 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_201_reg_3239;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_202_reg_3250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_8_fu_8477_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_202_reg_3250 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_202_reg_3250 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_202_reg_3250;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_203_reg_3261_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_9_fu_8483_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_203_reg_3261 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_203_reg_3261 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_203_reg_3261;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_204_reg_3272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_s_fu_8489_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_204_reg_3272 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_204_reg_3272 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_204_reg_3272;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_205_reg_3283_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_10_fu_8495_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_205_reg_3283 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_205_reg_3283 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_205_reg_3283;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_206_reg_3294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_11_fu_8501_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_206_reg_3294 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_206_reg_3294 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_206_reg_3294;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_207_reg_3305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_12_fu_8507_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_207_reg_3305 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_207_reg_3305 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_207_reg_3305;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_208_reg_3316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_13_fu_8513_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_208_reg_3316 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_208_reg_3316 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_208_reg_3316;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_209_reg_3327_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_13_fu_8576_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_209_reg_3327 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_209_reg_3327 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_209_reg_3327;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_20_reg_1248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_6_fu_6612_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_20_reg_1248 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_6_reg_13852 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_20_reg_1248 <= grp_dr2_plus_dpt_int_cap_fu_3702_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_20_reg_1248 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_20_reg_1248;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_210_reg_3338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_1_fu_8582_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_210_reg_3338 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_210_reg_3338 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_210_reg_3338;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_211_reg_3349_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_2_fu_8588_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_211_reg_3349 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_211_reg_3349 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_211_reg_3349;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_212_reg_3360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_3_fu_8594_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_212_reg_3360 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_212_reg_3360 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_212_reg_3360;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_213_reg_3371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_4_fu_8600_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_213_reg_3371 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_213_reg_3371 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_213_reg_3371;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_214_reg_3382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_5_fu_8606_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_214_reg_3382 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_214_reg_3382 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_214_reg_3382;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_215_reg_3393_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_6_fu_8612_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_215_reg_3393 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_215_reg_3393 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_215_reg_3393;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_216_reg_3404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_7_fu_8618_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_216_reg_3404 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_216_reg_3404 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_216_reg_3404;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_217_reg_3415_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_8_fu_8624_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_217_reg_3415 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_217_reg_3415 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_217_reg_3415;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_218_reg_3426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_9_fu_8630_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_218_reg_3426 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_218_reg_3426 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_218_reg_3426;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_219_reg_3437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_s_fu_8636_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_219_reg_3437 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_219_reg_3437 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_219_reg_3437;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_21_reg_1259_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_7_fu_6618_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_21_reg_1259 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_7_reg_13856 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_21_reg_1259 <= grp_dr2_plus_dpt_int_cap_fu_3712_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_21_reg_1259 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_21_reg_1259;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_220_reg_3448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_10_fu_8642_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_220_reg_3448 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_220_reg_3448 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_220_reg_3448;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_221_reg_3459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_11_fu_8648_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_221_reg_3459 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_221_reg_3459 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_221_reg_3459;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_222_reg_3470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_12_fu_8654_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_222_reg_3470 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_222_reg_3470 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_222_reg_3470;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_223_reg_3481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_49)) then
                if ((tmp_29_14_13_fu_8660_p2 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_223_reg_3481 <= ap_const_lv12_75D;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_calo_track_drval_cut_223_reg_3481 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_223_reg_3481;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_224_reg_1127_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_s_fu_6473_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_224_reg_1127 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_s_reg_13808 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_224_reg_1127 <= grp_dr2_plus_dpt_int_cap_fu_3592_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_224_reg_1127 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_224_reg_1127;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_22_reg_1270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_8_fu_6624_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_22_reg_1270 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_8_reg_13860 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_22_reg_1270 <= grp_dr2_plus_dpt_int_cap_fu_3722_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_22_reg_1270 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_22_reg_1270;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_23_reg_1281_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_9_fu_6630_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_23_reg_1281 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_9_reg_13864 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_23_reg_1281 <= grp_dr2_plus_dpt_int_cap_fu_3732_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_23_reg_1281 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_23_reg_1281;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_24_reg_1292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_s_fu_6636_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_24_reg_1292 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_s_reg_13868 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_24_reg_1292 <= grp_dr2_plus_dpt_int_cap_fu_3742_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_24_reg_1292 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_24_reg_1292;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_25_reg_1303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_10_fu_6642_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_25_reg_1303 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_10_reg_13872 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_25_reg_1303 <= grp_dr2_plus_dpt_int_cap_fu_3752_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_25_reg_1303 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_25_reg_1303;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_26_reg_1314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_11_fu_6648_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_26_reg_1314 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_11_reg_13876 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_26_reg_1314 <= grp_dr2_plus_dpt_int_cap_fu_3762_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_26_reg_1314 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_26_reg_1314;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_27_reg_1325_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_12_fu_6654_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_27_reg_1325 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_12_reg_13880 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_27_reg_1325 <= grp_dr2_plus_dpt_int_cap_fu_3772_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_27_reg_1325 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_27_reg_1325;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_28_reg_1336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_13_fu_6660_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_28_reg_1336 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_1_13_reg_13884 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_28_reg_1336 <= grp_dr2_plus_dpt_int_cap_fu_3782_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_28_reg_1336 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_28_reg_1336;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_29_reg_1347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_fu_6739_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_29_reg_1347 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_reg_13888 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_29_reg_1347 <= grp_dr2_plus_dpt_int_cap_fu_3792_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_29_reg_1347 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_29_reg_1347;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_2_reg_1039_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_2_fu_6425_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_2_reg_1039 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_2_reg_13776 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_2_reg_1039 <= grp_dr2_plus_dpt_int_cap_fu_3512_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_2_reg_1039 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_2_reg_1039;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_30_reg_1358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_1_fu_6745_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_30_reg_1358 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_1_reg_13892 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_30_reg_1358 <= grp_dr2_plus_dpt_int_cap_fu_3802_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_30_reg_1358 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_30_reg_1358;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_31_reg_1369_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_2_fu_6751_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_31_reg_1369 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_2_reg_13896 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_31_reg_1369 <= grp_dr2_plus_dpt_int_cap_fu_3812_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_31_reg_1369 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_31_reg_1369;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_32_reg_1380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_3_fu_6757_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_32_reg_1380 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_3_reg_13900 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_32_reg_1380 <= grp_dr2_plus_dpt_int_cap_fu_3822_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_32_reg_1380 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_32_reg_1380;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_33_reg_1391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_4_fu_6763_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_33_reg_1391 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_4_reg_13904 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_33_reg_1391 <= grp_dr2_plus_dpt_int_cap_fu_3832_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_33_reg_1391 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_33_reg_1391;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_34_reg_1402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_5_fu_6769_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_34_reg_1402 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_5_reg_13908 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_34_reg_1402 <= grp_dr2_plus_dpt_int_cap_fu_3842_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_34_reg_1402 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_34_reg_1402;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_35_reg_1413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_6_fu_6775_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_35_reg_1413 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_6_reg_13912 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_35_reg_1413 <= grp_dr2_plus_dpt_int_cap_fu_3852_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_35_reg_1413 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_35_reg_1413;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_36_reg_1424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_7_fu_6781_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_36_reg_1424 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_7_reg_13916 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_36_reg_1424 <= grp_dr2_plus_dpt_int_cap_fu_3862_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_36_reg_1424 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_36_reg_1424;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_37_reg_1435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_8_fu_6787_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_37_reg_1435 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_8_reg_13920 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_37_reg_1435 <= grp_dr2_plus_dpt_int_cap_fu_3872_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_37_reg_1435 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_37_reg_1435;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_38_reg_1446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_9_fu_6793_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_38_reg_1446 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_9_reg_13924 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_38_reg_1446 <= grp_dr2_plus_dpt_int_cap_fu_3882_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_38_reg_1446 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_38_reg_1446;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_39_reg_1457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_s_fu_6799_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_39_reg_1457 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_s_reg_13928 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_39_reg_1457 <= grp_dr2_plus_dpt_int_cap_fu_3892_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_39_reg_1457 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_39_reg_1457;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_3_reg_1050_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_3_fu_6431_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_3_reg_1050 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_3_reg_13780 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_3_reg_1050 <= grp_dr2_plus_dpt_int_cap_fu_3522_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_3_reg_1050 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_3_reg_1050;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_40_reg_1468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_10_fu_6805_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_40_reg_1468 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_10_reg_13932 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_40_reg_1468 <= grp_dr2_plus_dpt_int_cap_fu_3902_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_40_reg_1468 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_40_reg_1468;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_41_reg_1479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_11_fu_6811_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_41_reg_1479 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_11_reg_13936 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_41_reg_1479 <= grp_dr2_plus_dpt_int_cap_fu_3912_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_41_reg_1479 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_41_reg_1479;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_42_reg_1490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_12_fu_6817_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_42_reg_1490 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_12_reg_13940 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_42_reg_1490 <= grp_dr2_plus_dpt_int_cap_fu_3922_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_42_reg_1490 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_42_reg_1490;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_43_reg_1501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_13_fu_6823_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_43_reg_1501 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_2_13_reg_13944 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_43_reg_1501 <= grp_dr2_plus_dpt_int_cap_fu_3932_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_43_reg_1501 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_43_reg_1501;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_44_reg_1512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_fu_6902_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_44_reg_1512 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_reg_13948 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_44_reg_1512 <= grp_dr2_plus_dpt_int_cap_fu_3942_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_44_reg_1512 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_44_reg_1512;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_45_reg_1523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_1_fu_6908_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_45_reg_1523 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_1_reg_13952 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_45_reg_1523 <= grp_dr2_plus_dpt_int_cap_fu_3952_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_45_reg_1523 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_45_reg_1523;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_46_reg_1534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_2_fu_6914_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_46_reg_1534 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_2_reg_13956 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_46_reg_1534 <= grp_dr2_plus_dpt_int_cap_fu_3962_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_46_reg_1534 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_46_reg_1534;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_47_reg_1545_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_3_fu_6920_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_47_reg_1545 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_3_reg_13960 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_47_reg_1545 <= grp_dr2_plus_dpt_int_cap_fu_3972_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_47_reg_1545 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_47_reg_1545;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_48_reg_1556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_4_fu_6926_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_48_reg_1556 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_4_reg_13964 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_48_reg_1556 <= grp_dr2_plus_dpt_int_cap_fu_3982_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_48_reg_1556 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_48_reg_1556;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_49_reg_1567_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_5_fu_6932_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_49_reg_1567 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_5_reg_13968 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_49_reg_1567 <= grp_dr2_plus_dpt_int_cap_fu_3992_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_49_reg_1567 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_49_reg_1567;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_4_reg_1061_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_4_fu_6437_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_4_reg_1061 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_4_reg_13784 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_4_reg_1061 <= grp_dr2_plus_dpt_int_cap_fu_3532_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_4_reg_1061 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_4_reg_1061;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_50_reg_1578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_6_fu_6938_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_50_reg_1578 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_6_reg_13972 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_50_reg_1578 <= grp_dr2_plus_dpt_int_cap_fu_4002_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_50_reg_1578 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_50_reg_1578;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_51_reg_1589_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_7_fu_6944_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_51_reg_1589 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_7_reg_13976 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_51_reg_1589 <= grp_dr2_plus_dpt_int_cap_fu_4012_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_51_reg_1589 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_51_reg_1589;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_52_reg_1600_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_8_fu_6950_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_52_reg_1600 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_8_reg_13980 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_52_reg_1600 <= grp_dr2_plus_dpt_int_cap_fu_4022_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_52_reg_1600 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_52_reg_1600;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_53_reg_1611_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_9_fu_6956_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_53_reg_1611 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_9_reg_13984 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_53_reg_1611 <= grp_dr2_plus_dpt_int_cap_fu_4032_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_53_reg_1611 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_53_reg_1611;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_54_reg_1622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_s_fu_6962_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_54_reg_1622 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_s_reg_13988 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_54_reg_1622 <= grp_dr2_plus_dpt_int_cap_fu_4042_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_54_reg_1622 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_54_reg_1622;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_55_reg_1633_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_10_fu_6968_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_55_reg_1633 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_10_reg_13992 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_55_reg_1633 <= grp_dr2_plus_dpt_int_cap_fu_4052_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_55_reg_1633 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_55_reg_1633;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_56_reg_1644_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_11_fu_6974_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_56_reg_1644 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_11_reg_13996 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_56_reg_1644 <= grp_dr2_plus_dpt_int_cap_fu_4062_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_56_reg_1644 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_56_reg_1644;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_57_reg_1655_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_12_fu_6980_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_57_reg_1655 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_12_reg_14000 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_57_reg_1655 <= grp_dr2_plus_dpt_int_cap_fu_4072_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_57_reg_1655 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_57_reg_1655;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_58_reg_1666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_13_fu_6986_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_58_reg_1666 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_3_13_reg_14004 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_58_reg_1666 <= grp_dr2_plus_dpt_int_cap_fu_4082_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_58_reg_1666 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_58_reg_1666;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_59_reg_1677_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_fu_7065_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_59_reg_1677 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_reg_14008 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_59_reg_1677 <= grp_dr2_plus_dpt_int_cap_fu_4092_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_59_reg_1677 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_59_reg_1677;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_5_reg_1072_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_5_fu_6443_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_5_reg_1072 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_5_reg_13788 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_5_reg_1072 <= grp_dr2_plus_dpt_int_cap_fu_3542_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_5_reg_1072 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_5_reg_1072;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_60_reg_1688_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_1_fu_7071_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_60_reg_1688 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_1_reg_14012 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_60_reg_1688 <= grp_dr2_plus_dpt_int_cap_fu_4102_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_60_reg_1688 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_60_reg_1688;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_61_reg_1699_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_2_fu_7077_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_61_reg_1699 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_2_reg_14016 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_61_reg_1699 <= grp_dr2_plus_dpt_int_cap_fu_4112_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_61_reg_1699 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_61_reg_1699;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_62_reg_1710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_3_fu_7083_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_62_reg_1710 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_3_reg_14020 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_62_reg_1710 <= grp_dr2_plus_dpt_int_cap_fu_4122_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_62_reg_1710 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_62_reg_1710;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_63_reg_1721_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_4_fu_7089_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_63_reg_1721 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_4_reg_14024 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_63_reg_1721 <= grp_dr2_plus_dpt_int_cap_fu_4132_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_63_reg_1721 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_63_reg_1721;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_64_reg_1732_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_5_fu_7095_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_64_reg_1732 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_5_reg_14028 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_64_reg_1732 <= grp_dr2_plus_dpt_int_cap_fu_4142_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_64_reg_1732 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_64_reg_1732;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_65_reg_1743_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_6_fu_7101_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_65_reg_1743 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_6_reg_14032 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_65_reg_1743 <= grp_dr2_plus_dpt_int_cap_fu_4152_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_65_reg_1743 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_65_reg_1743;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_66_reg_1754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_7_fu_7107_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_66_reg_1754 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_7_reg_14036 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_66_reg_1754 <= grp_dr2_plus_dpt_int_cap_fu_4162_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_66_reg_1754 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_66_reg_1754;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_67_reg_1765_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_8_fu_7113_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_67_reg_1765 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_8_reg_14040 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_67_reg_1765 <= grp_dr2_plus_dpt_int_cap_fu_4172_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_67_reg_1765 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_67_reg_1765;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_68_reg_1776_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_9_fu_7119_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_68_reg_1776 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_9_reg_14044 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_68_reg_1776 <= grp_dr2_plus_dpt_int_cap_fu_4182_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_68_reg_1776 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_68_reg_1776;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_69_reg_1787_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_s_fu_7125_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_69_reg_1787 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_s_reg_14048 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_69_reg_1787 <= grp_dr2_plus_dpt_int_cap_fu_4192_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_69_reg_1787 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_69_reg_1787;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_6_reg_1083_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_6_fu_6449_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_6_reg_1083 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_6_reg_13792 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_6_reg_1083 <= grp_dr2_plus_dpt_int_cap_fu_3552_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_6_reg_1083 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_6_reg_1083;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_70_reg_1798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_10_fu_7131_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_70_reg_1798 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_10_reg_14052 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_70_reg_1798 <= grp_dr2_plus_dpt_int_cap_fu_4202_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_70_reg_1798 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_70_reg_1798;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_71_reg_1809_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_11_fu_7137_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_71_reg_1809 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_11_reg_14056 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_71_reg_1809 <= grp_dr2_plus_dpt_int_cap_fu_4212_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_71_reg_1809 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_71_reg_1809;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_72_reg_1820_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_12_fu_7143_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_72_reg_1820 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_12_reg_14060 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_72_reg_1820 <= grp_dr2_plus_dpt_int_cap_fu_4222_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_72_reg_1820 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_72_reg_1820;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_73_reg_1831_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_13_fu_7149_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_73_reg_1831 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_4_13_reg_14064 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_73_reg_1831 <= grp_dr2_plus_dpt_int_cap_fu_4232_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_73_reg_1831 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_73_reg_1831;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_74_reg_1842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_fu_7228_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_74_reg_1842 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_reg_14068 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_74_reg_1842 <= grp_dr2_plus_dpt_int_cap_fu_4242_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_74_reg_1842 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_74_reg_1842;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_75_reg_1853_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_1_fu_7234_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_75_reg_1853 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_1_reg_14072 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_75_reg_1853 <= grp_dr2_plus_dpt_int_cap_fu_4252_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_75_reg_1853 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_75_reg_1853;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_76_reg_1864_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_2_fu_7240_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_76_reg_1864 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_2_reg_14076 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_76_reg_1864 <= grp_dr2_plus_dpt_int_cap_fu_4262_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_76_reg_1864 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_76_reg_1864;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_77_reg_1875_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_3_fu_7246_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_77_reg_1875 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_3_reg_14080 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_77_reg_1875 <= grp_dr2_plus_dpt_int_cap_fu_4272_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_77_reg_1875 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_77_reg_1875;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_78_reg_1886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_4_fu_7252_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_78_reg_1886 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_4_reg_14084 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_78_reg_1886 <= grp_dr2_plus_dpt_int_cap_fu_4282_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_78_reg_1886 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_78_reg_1886;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_79_reg_1897_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_5_fu_7258_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_79_reg_1897 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_5_reg_14088 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_79_reg_1897 <= grp_dr2_plus_dpt_int_cap_fu_4292_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_79_reg_1897 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_79_reg_1897;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_7_reg_1094_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_7_fu_6455_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_7_reg_1094 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_7_reg_13796 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_7_reg_1094 <= grp_dr2_plus_dpt_int_cap_fu_3562_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_7_reg_1094 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_7_reg_1094;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_80_reg_1908_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_6_fu_7264_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_80_reg_1908 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_6_reg_14092 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_80_reg_1908 <= grp_dr2_plus_dpt_int_cap_fu_4302_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_80_reg_1908 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_80_reg_1908;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_81_reg_1919_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_7_fu_7270_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_81_reg_1919 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_7_reg_14096 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_81_reg_1919 <= grp_dr2_plus_dpt_int_cap_fu_4312_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_81_reg_1919 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_81_reg_1919;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_82_reg_1930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_8_fu_7276_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_82_reg_1930 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_8_reg_14100 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_82_reg_1930 <= grp_dr2_plus_dpt_int_cap_fu_4322_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_82_reg_1930 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_82_reg_1930;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_83_reg_1941_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_9_fu_7282_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_83_reg_1941 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_9_reg_14104 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_83_reg_1941 <= grp_dr2_plus_dpt_int_cap_fu_4332_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_83_reg_1941 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_83_reg_1941;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_84_reg_1952_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_s_fu_7288_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_84_reg_1952 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_s_reg_14108 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_84_reg_1952 <= grp_dr2_plus_dpt_int_cap_fu_4342_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_84_reg_1952 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_84_reg_1952;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_85_reg_1963_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_10_fu_7294_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_85_reg_1963 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_10_reg_14112 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_85_reg_1963 <= grp_dr2_plus_dpt_int_cap_fu_4352_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_85_reg_1963 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_85_reg_1963;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_86_reg_1974_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_11_fu_7300_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_86_reg_1974 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_11_reg_14116 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_86_reg_1974 <= grp_dr2_plus_dpt_int_cap_fu_4362_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_86_reg_1974 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_86_reg_1974;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_87_reg_1985_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_12_fu_7306_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_87_reg_1985 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_12_reg_14120 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_87_reg_1985 <= grp_dr2_plus_dpt_int_cap_fu_4372_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_87_reg_1985 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_87_reg_1985;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_88_reg_1996_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_13_fu_7312_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_88_reg_1996 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_5_13_reg_14124 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_88_reg_1996 <= grp_dr2_plus_dpt_int_cap_fu_4382_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_88_reg_1996 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_88_reg_1996;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_89_reg_2007_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_fu_7391_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_89_reg_2007 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_reg_14128 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_89_reg_2007 <= grp_dr2_plus_dpt_int_cap_fu_4392_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_89_reg_2007 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_89_reg_2007;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_8_reg_1105_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_8_fu_6461_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_8_reg_1105 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_8_reg_13800 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_8_reg_1105 <= grp_dr2_plus_dpt_int_cap_fu_3572_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_8_reg_1105 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_8_reg_1105;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_90_reg_2018_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_1_fu_7397_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_90_reg_2018 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_1_reg_14132 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_90_reg_2018 <= grp_dr2_plus_dpt_int_cap_fu_4402_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_90_reg_2018 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_90_reg_2018;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_91_reg_2029_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_2_fu_7403_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_91_reg_2029 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_2_reg_14136 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_91_reg_2029 <= grp_dr2_plus_dpt_int_cap_fu_4412_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_91_reg_2029 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_91_reg_2029;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_92_reg_2040_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_3_fu_7409_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_92_reg_2040 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_3_reg_14140 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_92_reg_2040 <= grp_dr2_plus_dpt_int_cap_fu_4422_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_92_reg_2040 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_92_reg_2040;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_93_reg_2051_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_4_fu_7415_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_93_reg_2051 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_4_reg_14144 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_93_reg_2051 <= grp_dr2_plus_dpt_int_cap_fu_4432_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_93_reg_2051 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_93_reg_2051;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_94_reg_2062_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_5_fu_7421_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_94_reg_2062 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_5_reg_14148 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_94_reg_2062 <= grp_dr2_plus_dpt_int_cap_fu_4442_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_94_reg_2062 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_94_reg_2062;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_95_reg_2073_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_6_fu_7427_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_95_reg_2073 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_6_reg_14152 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_95_reg_2073 <= grp_dr2_plus_dpt_int_cap_fu_4452_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_95_reg_2073 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_95_reg_2073;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_96_reg_2084_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_7_fu_7433_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_96_reg_2084 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_7_reg_14156 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_96_reg_2084 <= grp_dr2_plus_dpt_int_cap_fu_4462_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_96_reg_2084 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_96_reg_2084;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_97_reg_2095_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_8_fu_7439_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_97_reg_2095 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_8_reg_14160 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_97_reg_2095 <= grp_dr2_plus_dpt_int_cap_fu_4472_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_97_reg_2095 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_97_reg_2095;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_98_reg_2106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_9_fu_7445_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_98_reg_2106 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_9_reg_14164 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_98_reg_2106 <= grp_dr2_plus_dpt_int_cap_fu_4482_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_98_reg_2106 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_98_reg_2106;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_99_reg_2117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_s_fu_7451_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_99_reg_2117 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_6_s_reg_14168 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_99_reg_2117 <= grp_dr2_plus_dpt_int_cap_fu_4492_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_99_reg_2117 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_99_reg_2117;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_9_reg_1116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_9_fu_6467_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_9_reg_1116 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_0_9_reg_13804 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_9_reg_1116 <= grp_dr2_plus_dpt_int_cap_fu_3582_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_9_reg_1116 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_9_reg_1116;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_calo_track_drval_cut_reg_1017_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_s_fu_6413_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_reg_1017 <= ap_const_lv12_75D;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_s_reg_13768 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_reg_1017 <= grp_dr2_plus_dpt_int_cap_fu_3492_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_calo_track_drval_cut_reg_1017 <= ap_phi_reg_pp0_iter0_calo_track_drval_cut_reg_1017;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_port_reg_calo_0_hwPt_V_read <= calo_0_hwPt_V_read;
                ap_port_reg_calo_10_hwPt_V_read <= calo_10_hwPt_V_read;
                ap_port_reg_calo_11_hwPt_V_read <= calo_11_hwPt_V_read;
                ap_port_reg_calo_12_hwPt_V_read <= calo_12_hwPt_V_read;
                ap_port_reg_calo_13_hwPt_V_read <= calo_13_hwPt_V_read;
                ap_port_reg_calo_14_hwPt_V_read <= calo_14_hwPt_V_read;
                ap_port_reg_calo_1_hwPt_V_read <= calo_1_hwPt_V_read;
                ap_port_reg_calo_2_hwPt_V_read <= calo_2_hwPt_V_read;
                ap_port_reg_calo_3_hwPt_V_read <= calo_3_hwPt_V_read;
                ap_port_reg_calo_4_hwPt_V_read <= calo_4_hwPt_V_read;
                ap_port_reg_calo_5_hwPt_V_read <= calo_5_hwPt_V_read;
                ap_port_reg_calo_6_hwPt_V_read <= calo_6_hwPt_V_read;
                ap_port_reg_calo_7_hwPt_V_read <= calo_7_hwPt_V_read;
                ap_port_reg_calo_8_hwPt_V_read <= calo_8_hwPt_V_read;
                ap_port_reg_calo_9_hwPt_V_read <= calo_9_hwPt_V_read;
                ap_port_reg_track_0_hwPt_V_read <= track_0_hwPt_V_read;
                ap_port_reg_track_10_hwEta_V_read <= track_10_hwEta_V_read;
                ap_port_reg_track_10_hwPhi_V_read <= track_10_hwPhi_V_read;
                ap_port_reg_track_10_hwPtErr_V_read <= track_10_hwPtErr_V_read;
                ap_port_reg_track_10_hwPt_V_read <= track_10_hwPt_V_read;
                ap_port_reg_track_11_hwEta_V_read <= track_11_hwEta_V_read;
                ap_port_reg_track_11_hwPhi_V_read <= track_11_hwPhi_V_read;
                ap_port_reg_track_11_hwPtErr_V_read <= track_11_hwPtErr_V_read;
                ap_port_reg_track_11_hwPt_V_read <= track_11_hwPt_V_read;
                ap_port_reg_track_12_hwEta_V_read <= track_12_hwEta_V_read;
                ap_port_reg_track_12_hwPhi_V_read <= track_12_hwPhi_V_read;
                ap_port_reg_track_12_hwPtErr_V_read <= track_12_hwPtErr_V_read;
                ap_port_reg_track_12_hwPt_V_read <= track_12_hwPt_V_read;
                ap_port_reg_track_13_hwEta_V_read <= track_13_hwEta_V_read;
                ap_port_reg_track_13_hwPhi_V_read <= track_13_hwPhi_V_read;
                ap_port_reg_track_13_hwPtErr_V_read <= track_13_hwPtErr_V_read;
                ap_port_reg_track_13_hwPt_V_read <= track_13_hwPt_V_read;
                ap_port_reg_track_14_hwEta_V_read <= track_14_hwEta_V_read;
                ap_port_reg_track_14_hwPhi_V_read <= track_14_hwPhi_V_read;
                ap_port_reg_track_14_hwPtErr_V_read <= track_14_hwPtErr_V_read;
                ap_port_reg_track_14_hwPt_V_read <= track_14_hwPt_V_read;
                ap_port_reg_track_1_hwPt_V_read <= track_1_hwPt_V_read;
                ap_port_reg_track_2_hwPt_V_read <= track_2_hwPt_V_read;
                ap_port_reg_track_3_hwPt_V_read <= track_3_hwPt_V_read;
                ap_port_reg_track_4_hwPt_V_read <= track_4_hwPt_V_read;
                ap_port_reg_track_5_hwPt_V_read <= track_5_hwPt_V_read;
                ap_port_reg_track_6_hwPt_V_read <= track_6_hwPt_V_read;
                ap_port_reg_track_7_hwPt_V_read <= track_7_hwPt_V_read;
                ap_port_reg_track_8_hwEta_V_read <= track_8_hwEta_V_read;
                ap_port_reg_track_8_hwPhi_V_read <= track_8_hwPhi_V_read;
                ap_port_reg_track_8_hwPtErr_V_read <= track_8_hwPtErr_V_read;
                ap_port_reg_track_8_hwPt_V_read <= track_8_hwPt_V_read;
                ap_port_reg_track_9_hwEta_V_read <= track_9_hwEta_V_read;
                ap_port_reg_track_9_hwPhi_V_read <= track_9_hwPhi_V_read;
                ap_port_reg_track_9_hwPtErr_V_read <= track_9_hwPtErr_V_read;
                ap_port_reg_track_9_hwPt_V_read <= track_9_hwPt_V_read;
                calo_track_drval_0_15_reg_12624 <= grp_dr2_int_cap_14_s_fu_4746_ap_return;
                calo_track_drval_0_17_reg_12630 <= grp_dr2_int_cap_14_s_fu_4758_ap_return;
                calo_track_drval_0_19_reg_12636 <= grp_dr2_int_cap_14_s_fu_4770_ap_return;
                calo_track_drval_0_21_reg_12642 <= grp_dr2_int_cap_14_s_fu_4782_ap_return;
                calo_track_drval_0_23_reg_12648 <= grp_dr2_int_cap_14_s_fu_4794_ap_return;
                calo_track_drval_0_25_reg_12654 <= grp_dr2_int_cap_14_s_fu_4806_ap_return;
                calo_track_drval_0_27_reg_12660 <= grp_dr2_int_cap_14_s_fu_4818_ap_return;
                calo_track_drval_0_29_reg_12666 <= grp_dr2_int_cap_14_s_fu_4830_ap_return;
                calo_track_drval_0_31_reg_12672 <= grp_dr2_int_cap_14_s_fu_4842_ap_return;
                calo_track_drval_0_33_reg_12678 <= grp_dr2_int_cap_14_s_fu_4854_ap_return;
                calo_track_drval_0_35_reg_12684 <= grp_dr2_int_cap_14_s_fu_4866_ap_return;
                calo_track_drval_0_37_reg_12690 <= grp_dr2_int_cap_14_s_fu_4878_ap_return;
                calo_track_drval_0_39_reg_12696 <= grp_dr2_int_cap_14_s_fu_4890_ap_return;
                calo_track_drval_0_41_reg_12702 <= grp_dr2_int_cap_14_s_fu_4902_ap_return;
                calo_track_drval_0_s_reg_12618 <= grp_dr2_int_cap_14_s_fu_4734_ap_return;
                calo_track_drval_1_15_reg_12719 <= grp_dr2_int_cap_14_s_fu_4926_ap_return;
                calo_track_drval_1_17_reg_12725 <= grp_dr2_int_cap_14_s_fu_4938_ap_return;
                calo_track_drval_1_19_reg_12731 <= grp_dr2_int_cap_14_s_fu_4950_ap_return;
                calo_track_drval_1_21_reg_12737 <= grp_dr2_int_cap_14_s_fu_4962_ap_return;
                calo_track_drval_1_23_reg_12743 <= grp_dr2_int_cap_14_s_fu_4974_ap_return;
                calo_track_drval_1_25_reg_12749 <= grp_dr2_int_cap_14_s_fu_4986_ap_return;
                calo_track_drval_1_27_reg_12755 <= grp_dr2_int_cap_14_s_fu_4998_ap_return;
                calo_track_drval_1_29_reg_12761 <= grp_dr2_int_cap_14_s_fu_5010_ap_return;
                calo_track_drval_1_31_reg_12767 <= grp_dr2_int_cap_14_s_fu_5022_ap_return;
                calo_track_drval_1_33_reg_12773 <= grp_dr2_int_cap_14_s_fu_5034_ap_return;
                calo_track_drval_1_35_reg_12779 <= grp_dr2_int_cap_14_s_fu_5046_ap_return;
                calo_track_drval_1_37_reg_12785 <= grp_dr2_int_cap_14_s_fu_5058_ap_return;
                calo_track_drval_1_39_reg_12791 <= grp_dr2_int_cap_14_s_fu_5070_ap_return;
                calo_track_drval_1_41_reg_12797 <= grp_dr2_int_cap_14_s_fu_5082_ap_return;
                calo_track_drval_1_s_reg_12713 <= grp_dr2_int_cap_14_s_fu_4914_ap_return;
                calo_track_drval_2_15_reg_12814 <= grp_dr2_int_cap_14_s_fu_5106_ap_return;
                calo_track_drval_2_17_reg_12820 <= grp_dr2_int_cap_14_s_fu_5118_ap_return;
                calo_track_drval_2_19_reg_12826 <= grp_dr2_int_cap_14_s_fu_5130_ap_return;
                calo_track_drval_2_21_reg_12832 <= grp_dr2_int_cap_14_s_fu_5142_ap_return;
                calo_track_drval_2_23_reg_12838 <= grp_dr2_int_cap_14_s_fu_5154_ap_return;
                calo_track_drval_2_25_reg_12844 <= grp_dr2_int_cap_14_s_fu_5166_ap_return;
                calo_track_drval_2_27_reg_12850 <= grp_dr2_int_cap_14_s_fu_5178_ap_return;
                calo_track_drval_2_29_reg_12856 <= grp_dr2_int_cap_14_s_fu_5190_ap_return;
                calo_track_drval_2_31_reg_12862 <= grp_dr2_int_cap_14_s_fu_5202_ap_return;
                calo_track_drval_2_33_reg_12868 <= grp_dr2_int_cap_14_s_fu_5214_ap_return;
                calo_track_drval_2_35_reg_12874 <= grp_dr2_int_cap_14_s_fu_5226_ap_return;
                calo_track_drval_2_37_reg_12880 <= grp_dr2_int_cap_14_s_fu_5238_ap_return;
                calo_track_drval_2_39_reg_12886 <= grp_dr2_int_cap_14_s_fu_5250_ap_return;
                calo_track_drval_2_41_reg_12892 <= grp_dr2_int_cap_14_s_fu_5262_ap_return;
                calo_track_drval_2_s_reg_12808 <= grp_dr2_int_cap_14_s_fu_5094_ap_return;
                calo_track_drval_3_15_reg_12909 <= grp_dr2_int_cap_14_s_fu_5286_ap_return;
                calo_track_drval_3_17_reg_12915 <= grp_dr2_int_cap_14_s_fu_5298_ap_return;
                calo_track_drval_3_19_reg_12921 <= grp_dr2_int_cap_14_s_fu_5310_ap_return;
                calo_track_drval_3_21_reg_12927 <= grp_dr2_int_cap_14_s_fu_5322_ap_return;
                calo_track_drval_3_23_reg_12933 <= grp_dr2_int_cap_14_s_fu_5334_ap_return;
                calo_track_drval_3_25_reg_12939 <= grp_dr2_int_cap_14_s_fu_5346_ap_return;
                calo_track_drval_3_27_reg_12945 <= grp_dr2_int_cap_14_s_fu_5358_ap_return;
                calo_track_drval_3_29_reg_12951 <= grp_dr2_int_cap_14_s_fu_5370_ap_return;
                calo_track_drval_3_31_reg_12957 <= grp_dr2_int_cap_14_s_fu_5382_ap_return;
                calo_track_drval_3_33_reg_12963 <= grp_dr2_int_cap_14_s_fu_5394_ap_return;
                calo_track_drval_3_35_reg_12969 <= grp_dr2_int_cap_14_s_fu_5406_ap_return;
                calo_track_drval_3_37_reg_12975 <= grp_dr2_int_cap_14_s_fu_5418_ap_return;
                calo_track_drval_3_39_reg_12981 <= grp_dr2_int_cap_14_s_fu_5430_ap_return;
                calo_track_drval_3_41_reg_12987 <= grp_dr2_int_cap_14_s_fu_5442_ap_return;
                calo_track_drval_3_s_reg_12903 <= grp_dr2_int_cap_14_s_fu_5274_ap_return;
                calo_track_drval_4_15_reg_13004 <= grp_dr2_int_cap_14_s_fu_5466_ap_return;
                calo_track_drval_4_17_reg_13010 <= grp_dr2_int_cap_14_s_fu_5478_ap_return;
                calo_track_drval_4_19_reg_13016 <= grp_dr2_int_cap_14_s_fu_5490_ap_return;
                calo_track_drval_4_21_reg_13022 <= grp_dr2_int_cap_14_s_fu_5502_ap_return;
                calo_track_drval_4_23_reg_13028 <= grp_dr2_int_cap_14_s_fu_5514_ap_return;
                calo_track_drval_4_25_reg_13034 <= grp_dr2_int_cap_14_s_fu_5526_ap_return;
                calo_track_drval_4_27_reg_13040 <= grp_dr2_int_cap_14_s_fu_5538_ap_return;
                calo_track_drval_4_29_reg_13046 <= grp_dr2_int_cap_14_s_fu_5550_ap_return;
                calo_track_drval_4_31_reg_13052 <= grp_dr2_int_cap_14_s_fu_5562_ap_return;
                calo_track_drval_4_33_reg_13058 <= grp_dr2_int_cap_14_s_fu_5574_ap_return;
                calo_track_drval_4_35_reg_13064 <= grp_dr2_int_cap_14_s_fu_5586_ap_return;
                calo_track_drval_4_37_reg_13070 <= grp_dr2_int_cap_14_s_fu_5598_ap_return;
                calo_track_drval_4_39_reg_13076 <= grp_dr2_int_cap_14_s_fu_5610_ap_return;
                calo_track_drval_4_41_reg_13082 <= grp_dr2_int_cap_14_s_fu_5622_ap_return;
                calo_track_drval_4_s_reg_12998 <= grp_dr2_int_cap_14_s_fu_5454_ap_return;
                calo_track_drval_5_15_reg_13099 <= grp_dr2_int_cap_14_s_fu_5646_ap_return;
                calo_track_drval_5_17_reg_13105 <= grp_dr2_int_cap_14_s_fu_5658_ap_return;
                calo_track_drval_5_19_reg_13111 <= grp_dr2_int_cap_14_s_fu_5670_ap_return;
                calo_track_drval_5_21_reg_13117 <= grp_dr2_int_cap_14_s_fu_5682_ap_return;
                calo_track_drval_5_23_reg_13123 <= grp_dr2_int_cap_14_s_fu_5694_ap_return;
                calo_track_drval_5_25_reg_13129 <= grp_dr2_int_cap_14_s_fu_5706_ap_return;
                calo_track_drval_5_27_reg_13135 <= grp_dr2_int_cap_14_s_fu_5718_ap_return;
                calo_track_drval_5_29_reg_13141 <= grp_dr2_int_cap_14_s_fu_5730_ap_return;
                calo_track_drval_5_31_reg_13147 <= grp_dr2_int_cap_14_s_fu_5742_ap_return;
                calo_track_drval_5_33_reg_13153 <= grp_dr2_int_cap_14_s_fu_5754_ap_return;
                calo_track_drval_5_35_reg_13159 <= grp_dr2_int_cap_14_s_fu_5766_ap_return;
                calo_track_drval_5_37_reg_13165 <= grp_dr2_int_cap_14_s_fu_5778_ap_return;
                calo_track_drval_5_39_reg_13171 <= grp_dr2_int_cap_14_s_fu_5790_ap_return;
                calo_track_drval_5_41_reg_13177 <= grp_dr2_int_cap_14_s_fu_5802_ap_return;
                calo_track_drval_5_s_reg_13093 <= grp_dr2_int_cap_14_s_fu_5634_ap_return;
                calo_track_drval_6_15_reg_13194 <= grp_dr2_int_cap_14_s_fu_5826_ap_return;
                calo_track_drval_6_17_reg_13200 <= grp_dr2_int_cap_14_s_fu_5838_ap_return;
                calo_track_drval_6_19_reg_13206 <= grp_dr2_int_cap_14_s_fu_5850_ap_return;
                calo_track_drval_6_21_reg_13212 <= grp_dr2_int_cap_14_s_fu_5862_ap_return;
                calo_track_drval_6_23_reg_13218 <= grp_dr2_int_cap_14_s_fu_5874_ap_return;
                calo_track_drval_6_25_reg_13224 <= grp_dr2_int_cap_14_s_fu_5886_ap_return;
                calo_track_drval_6_27_reg_13230 <= grp_dr2_int_cap_14_s_fu_5898_ap_return;
                calo_track_drval_6_29_reg_13236 <= grp_dr2_int_cap_14_s_fu_5910_ap_return;
                calo_track_drval_6_31_reg_13242 <= grp_dr2_int_cap_14_s_fu_5922_ap_return;
                calo_track_drval_6_33_reg_13248 <= grp_dr2_int_cap_14_s_fu_5934_ap_return;
                calo_track_drval_6_35_reg_13254 <= grp_dr2_int_cap_14_s_fu_5946_ap_return;
                calo_track_drval_6_37_reg_13260 <= grp_dr2_int_cap_14_s_fu_5958_ap_return;
                calo_track_drval_6_39_reg_13266 <= grp_dr2_int_cap_14_s_fu_5970_ap_return;
                calo_track_drval_6_41_reg_13272 <= grp_dr2_int_cap_14_s_fu_5982_ap_return;
                calo_track_drval_6_s_reg_13188 <= grp_dr2_int_cap_14_s_fu_5814_ap_return;
                calo_track_drval_7_15_reg_13289 <= grp_dr2_int_cap_14_s_fu_6006_ap_return;
                calo_track_drval_7_17_reg_13295 <= grp_dr2_int_cap_14_s_fu_6018_ap_return;
                calo_track_drval_7_19_reg_13301 <= grp_dr2_int_cap_14_s_fu_6030_ap_return;
                calo_track_drval_7_21_reg_13307 <= grp_dr2_int_cap_14_s_fu_6042_ap_return;
                calo_track_drval_7_23_reg_13313 <= grp_dr2_int_cap_14_s_fu_6054_ap_return;
                calo_track_drval_7_25_reg_13319 <= grp_dr2_int_cap_14_s_fu_6066_ap_return;
                calo_track_drval_7_s_reg_13283 <= grp_dr2_int_cap_14_s_fu_5994_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                calo_0_hwEta_V_read_6_reg_12597 <= calo_0_hwEta_V_read;
                calo_0_hwPhi_V_read_6_reg_12425 <= calo_0_hwPhi_V_read;
                calo_10_hwEta_V_rea_reg_12484 <= calo_10_hwEta_V_read;
                calo_10_hwPhi_V_rea_reg_12312 <= calo_10_hwPhi_V_read;
                calo_11_hwEta_V_rea_reg_12472 <= calo_11_hwEta_V_read;
                calo_11_hwPhi_V_rea_reg_12300 <= calo_11_hwPhi_V_read;
                calo_12_hwEta_V_rea_reg_12460 <= calo_12_hwEta_V_read;
                calo_12_hwPhi_V_rea_reg_12288 <= calo_12_hwPhi_V_read;
                calo_13_hwEta_V_rea_reg_12448 <= calo_13_hwEta_V_read;
                calo_13_hwPhi_V_rea_reg_12276 <= calo_13_hwPhi_V_read;
                calo_14_hwEta_V_rea_reg_12436 <= calo_14_hwEta_V_read;
                calo_14_hwPhi_V_rea_reg_12264 <= calo_14_hwPhi_V_read;
                calo_1_hwEta_V_read_6_reg_12586 <= calo_1_hwEta_V_read;
                calo_1_hwPhi_V_read_6_reg_12414 <= calo_1_hwPhi_V_read;
                calo_2_hwEta_V_read_6_reg_12575 <= calo_2_hwEta_V_read;
                calo_2_hwPhi_V_read_6_reg_12403 <= calo_2_hwPhi_V_read;
                calo_3_hwEta_V_read_6_reg_12564 <= calo_3_hwEta_V_read;
                calo_3_hwPhi_V_read_6_reg_12392 <= calo_3_hwPhi_V_read;
                calo_4_hwEta_V_read_6_reg_12553 <= calo_4_hwEta_V_read;
                calo_4_hwPhi_V_read_6_reg_12381 <= calo_4_hwPhi_V_read;
                calo_5_hwEta_V_read_6_reg_12542 <= calo_5_hwEta_V_read;
                calo_5_hwPhi_V_read_6_reg_12370 <= calo_5_hwPhi_V_read;
                calo_6_hwEta_V_read_6_reg_12531 <= calo_6_hwEta_V_read;
                calo_6_hwPhi_V_read_6_reg_12359 <= calo_6_hwPhi_V_read;
                calo_7_hwEta_V_read_6_reg_12520 <= calo_7_hwEta_V_read;
                calo_7_hwPhi_V_read_6_reg_12348 <= calo_7_hwPhi_V_read;
                calo_8_hwEta_V_read_6_reg_12508 <= calo_8_hwEta_V_read;
                calo_8_hwPhi_V_read_6_reg_12336 <= calo_8_hwPhi_V_read;
                calo_9_hwEta_V_read_6_reg_12496 <= calo_9_hwEta_V_read;
                calo_9_hwPhi_V_read_6_reg_12324 <= calo_9_hwPhi_V_read;
                calo_track_drval_0_15_reg_12624_pp0_iter1_reg <= calo_track_drval_0_15_reg_12624;
                calo_track_drval_0_17_reg_12630_pp0_iter1_reg <= calo_track_drval_0_17_reg_12630;
                calo_track_drval_0_19_reg_12636_pp0_iter1_reg <= calo_track_drval_0_19_reg_12636;
                calo_track_drval_0_21_reg_12642_pp0_iter1_reg <= calo_track_drval_0_21_reg_12642;
                calo_track_drval_0_23_reg_12648_pp0_iter1_reg <= calo_track_drval_0_23_reg_12648;
                calo_track_drval_0_25_reg_12654_pp0_iter1_reg <= calo_track_drval_0_25_reg_12654;
                calo_track_drval_0_27_reg_12660_pp0_iter1_reg <= calo_track_drval_0_27_reg_12660;
                calo_track_drval_0_29_reg_12666_pp0_iter1_reg <= calo_track_drval_0_29_reg_12666;
                calo_track_drval_0_31_reg_12672_pp0_iter1_reg <= calo_track_drval_0_31_reg_12672;
                calo_track_drval_0_33_reg_12678_pp0_iter1_reg <= calo_track_drval_0_33_reg_12678;
                calo_track_drval_0_35_reg_12684_pp0_iter1_reg <= calo_track_drval_0_35_reg_12684;
                calo_track_drval_0_37_reg_12690_pp0_iter1_reg <= calo_track_drval_0_37_reg_12690;
                calo_track_drval_0_39_reg_12696_pp0_iter1_reg <= calo_track_drval_0_39_reg_12696;
                calo_track_drval_0_41_reg_12702_pp0_iter1_reg <= calo_track_drval_0_41_reg_12702;
                calo_track_drval_0_s_reg_12618_pp0_iter1_reg <= calo_track_drval_0_s_reg_12618;
                calo_track_drval_1_15_reg_12719_pp0_iter1_reg <= calo_track_drval_1_15_reg_12719;
                calo_track_drval_1_17_reg_12725_pp0_iter1_reg <= calo_track_drval_1_17_reg_12725;
                calo_track_drval_1_19_reg_12731_pp0_iter1_reg <= calo_track_drval_1_19_reg_12731;
                calo_track_drval_1_21_reg_12737_pp0_iter1_reg <= calo_track_drval_1_21_reg_12737;
                calo_track_drval_1_23_reg_12743_pp0_iter1_reg <= calo_track_drval_1_23_reg_12743;
                calo_track_drval_1_25_reg_12749_pp0_iter1_reg <= calo_track_drval_1_25_reg_12749;
                calo_track_drval_1_27_reg_12755_pp0_iter1_reg <= calo_track_drval_1_27_reg_12755;
                calo_track_drval_1_29_reg_12761_pp0_iter1_reg <= calo_track_drval_1_29_reg_12761;
                calo_track_drval_1_31_reg_12767_pp0_iter1_reg <= calo_track_drval_1_31_reg_12767;
                calo_track_drval_1_33_reg_12773_pp0_iter1_reg <= calo_track_drval_1_33_reg_12773;
                calo_track_drval_1_35_reg_12779_pp0_iter1_reg <= calo_track_drval_1_35_reg_12779;
                calo_track_drval_1_37_reg_12785_pp0_iter1_reg <= calo_track_drval_1_37_reg_12785;
                calo_track_drval_1_39_reg_12791_pp0_iter1_reg <= calo_track_drval_1_39_reg_12791;
                calo_track_drval_1_41_reg_12797_pp0_iter1_reg <= calo_track_drval_1_41_reg_12797;
                calo_track_drval_1_s_reg_12713_pp0_iter1_reg <= calo_track_drval_1_s_reg_12713;
                calo_track_drval_2_15_reg_12814_pp0_iter1_reg <= calo_track_drval_2_15_reg_12814;
                calo_track_drval_2_17_reg_12820_pp0_iter1_reg <= calo_track_drval_2_17_reg_12820;
                calo_track_drval_2_19_reg_12826_pp0_iter1_reg <= calo_track_drval_2_19_reg_12826;
                calo_track_drval_2_21_reg_12832_pp0_iter1_reg <= calo_track_drval_2_21_reg_12832;
                calo_track_drval_2_23_reg_12838_pp0_iter1_reg <= calo_track_drval_2_23_reg_12838;
                calo_track_drval_2_25_reg_12844_pp0_iter1_reg <= calo_track_drval_2_25_reg_12844;
                calo_track_drval_2_27_reg_12850_pp0_iter1_reg <= calo_track_drval_2_27_reg_12850;
                calo_track_drval_2_29_reg_12856_pp0_iter1_reg <= calo_track_drval_2_29_reg_12856;
                calo_track_drval_2_31_reg_12862_pp0_iter1_reg <= calo_track_drval_2_31_reg_12862;
                calo_track_drval_2_33_reg_12868_pp0_iter1_reg <= calo_track_drval_2_33_reg_12868;
                calo_track_drval_2_35_reg_12874_pp0_iter1_reg <= calo_track_drval_2_35_reg_12874;
                calo_track_drval_2_37_reg_12880_pp0_iter1_reg <= calo_track_drval_2_37_reg_12880;
                calo_track_drval_2_39_reg_12886_pp0_iter1_reg <= calo_track_drval_2_39_reg_12886;
                calo_track_drval_2_41_reg_12892_pp0_iter1_reg <= calo_track_drval_2_41_reg_12892;
                calo_track_drval_2_s_reg_12808_pp0_iter1_reg <= calo_track_drval_2_s_reg_12808;
                calo_track_drval_3_15_reg_12909_pp0_iter1_reg <= calo_track_drval_3_15_reg_12909;
                calo_track_drval_3_17_reg_12915_pp0_iter1_reg <= calo_track_drval_3_17_reg_12915;
                calo_track_drval_3_19_reg_12921_pp0_iter1_reg <= calo_track_drval_3_19_reg_12921;
                calo_track_drval_3_21_reg_12927_pp0_iter1_reg <= calo_track_drval_3_21_reg_12927;
                calo_track_drval_3_23_reg_12933_pp0_iter1_reg <= calo_track_drval_3_23_reg_12933;
                calo_track_drval_3_25_reg_12939_pp0_iter1_reg <= calo_track_drval_3_25_reg_12939;
                calo_track_drval_3_27_reg_12945_pp0_iter1_reg <= calo_track_drval_3_27_reg_12945;
                calo_track_drval_3_29_reg_12951_pp0_iter1_reg <= calo_track_drval_3_29_reg_12951;
                calo_track_drval_3_31_reg_12957_pp0_iter1_reg <= calo_track_drval_3_31_reg_12957;
                calo_track_drval_3_33_reg_12963_pp0_iter1_reg <= calo_track_drval_3_33_reg_12963;
                calo_track_drval_3_35_reg_12969_pp0_iter1_reg <= calo_track_drval_3_35_reg_12969;
                calo_track_drval_3_37_reg_12975_pp0_iter1_reg <= calo_track_drval_3_37_reg_12975;
                calo_track_drval_3_39_reg_12981_pp0_iter1_reg <= calo_track_drval_3_39_reg_12981;
                calo_track_drval_3_41_reg_12987_pp0_iter1_reg <= calo_track_drval_3_41_reg_12987;
                calo_track_drval_3_s_reg_12903_pp0_iter1_reg <= calo_track_drval_3_s_reg_12903;
                calo_track_drval_4_15_reg_13004_pp0_iter1_reg <= calo_track_drval_4_15_reg_13004;
                calo_track_drval_4_17_reg_13010_pp0_iter1_reg <= calo_track_drval_4_17_reg_13010;
                calo_track_drval_4_19_reg_13016_pp0_iter1_reg <= calo_track_drval_4_19_reg_13016;
                calo_track_drval_4_21_reg_13022_pp0_iter1_reg <= calo_track_drval_4_21_reg_13022;
                calo_track_drval_4_23_reg_13028_pp0_iter1_reg <= calo_track_drval_4_23_reg_13028;
                calo_track_drval_4_25_reg_13034_pp0_iter1_reg <= calo_track_drval_4_25_reg_13034;
                calo_track_drval_4_27_reg_13040_pp0_iter1_reg <= calo_track_drval_4_27_reg_13040;
                calo_track_drval_4_29_reg_13046_pp0_iter1_reg <= calo_track_drval_4_29_reg_13046;
                calo_track_drval_4_31_reg_13052_pp0_iter1_reg <= calo_track_drval_4_31_reg_13052;
                calo_track_drval_4_33_reg_13058_pp0_iter1_reg <= calo_track_drval_4_33_reg_13058;
                calo_track_drval_4_35_reg_13064_pp0_iter1_reg <= calo_track_drval_4_35_reg_13064;
                calo_track_drval_4_37_reg_13070_pp0_iter1_reg <= calo_track_drval_4_37_reg_13070;
                calo_track_drval_4_39_reg_13076_pp0_iter1_reg <= calo_track_drval_4_39_reg_13076;
                calo_track_drval_4_41_reg_13082_pp0_iter1_reg <= calo_track_drval_4_41_reg_13082;
                calo_track_drval_4_s_reg_12998_pp0_iter1_reg <= calo_track_drval_4_s_reg_12998;
                calo_track_drval_5_15_reg_13099_pp0_iter1_reg <= calo_track_drval_5_15_reg_13099;
                calo_track_drval_5_17_reg_13105_pp0_iter1_reg <= calo_track_drval_5_17_reg_13105;
                calo_track_drval_5_19_reg_13111_pp0_iter1_reg <= calo_track_drval_5_19_reg_13111;
                calo_track_drval_5_21_reg_13117_pp0_iter1_reg <= calo_track_drval_5_21_reg_13117;
                calo_track_drval_5_23_reg_13123_pp0_iter1_reg <= calo_track_drval_5_23_reg_13123;
                calo_track_drval_5_25_reg_13129_pp0_iter1_reg <= calo_track_drval_5_25_reg_13129;
                calo_track_drval_5_27_reg_13135_pp0_iter1_reg <= calo_track_drval_5_27_reg_13135;
                calo_track_drval_5_29_reg_13141_pp0_iter1_reg <= calo_track_drval_5_29_reg_13141;
                calo_track_drval_5_31_reg_13147_pp0_iter1_reg <= calo_track_drval_5_31_reg_13147;
                calo_track_drval_5_33_reg_13153_pp0_iter1_reg <= calo_track_drval_5_33_reg_13153;
                calo_track_drval_5_35_reg_13159_pp0_iter1_reg <= calo_track_drval_5_35_reg_13159;
                calo_track_drval_5_37_reg_13165_pp0_iter1_reg <= calo_track_drval_5_37_reg_13165;
                calo_track_drval_5_39_reg_13171_pp0_iter1_reg <= calo_track_drval_5_39_reg_13171;
                calo_track_drval_5_41_reg_13177_pp0_iter1_reg <= calo_track_drval_5_41_reg_13177;
                calo_track_drval_5_s_reg_13093_pp0_iter1_reg <= calo_track_drval_5_s_reg_13093;
                calo_track_drval_6_15_reg_13194_pp0_iter1_reg <= calo_track_drval_6_15_reg_13194;
                calo_track_drval_6_17_reg_13200_pp0_iter1_reg <= calo_track_drval_6_17_reg_13200;
                calo_track_drval_6_19_reg_13206_pp0_iter1_reg <= calo_track_drval_6_19_reg_13206;
                calo_track_drval_6_21_reg_13212_pp0_iter1_reg <= calo_track_drval_6_21_reg_13212;
                calo_track_drval_6_23_reg_13218_pp0_iter1_reg <= calo_track_drval_6_23_reg_13218;
                calo_track_drval_6_25_reg_13224_pp0_iter1_reg <= calo_track_drval_6_25_reg_13224;
                calo_track_drval_6_27_reg_13230_pp0_iter1_reg <= calo_track_drval_6_27_reg_13230;
                calo_track_drval_6_29_reg_13236_pp0_iter1_reg <= calo_track_drval_6_29_reg_13236;
                calo_track_drval_6_31_reg_13242_pp0_iter1_reg <= calo_track_drval_6_31_reg_13242;
                calo_track_drval_6_33_reg_13248_pp0_iter1_reg <= calo_track_drval_6_33_reg_13248;
                calo_track_drval_6_35_reg_13254_pp0_iter1_reg <= calo_track_drval_6_35_reg_13254;
                calo_track_drval_6_37_reg_13260_pp0_iter1_reg <= calo_track_drval_6_37_reg_13260;
                calo_track_drval_6_39_reg_13266_pp0_iter1_reg <= calo_track_drval_6_39_reg_13266;
                calo_track_drval_6_41_reg_13272_pp0_iter1_reg <= calo_track_drval_6_41_reg_13272;
                calo_track_drval_6_s_reg_13188_pp0_iter1_reg <= calo_track_drval_6_s_reg_13188;
                calo_track_drval_7_15_reg_13289_pp0_iter1_reg <= calo_track_drval_7_15_reg_13289;
                calo_track_drval_7_17_reg_13295_pp0_iter1_reg <= calo_track_drval_7_17_reg_13295;
                calo_track_drval_7_19_reg_13301_pp0_iter1_reg <= calo_track_drval_7_19_reg_13301;
                calo_track_drval_7_21_reg_13307_pp0_iter1_reg <= calo_track_drval_7_21_reg_13307;
                calo_track_drval_7_23_reg_13313_pp0_iter1_reg <= calo_track_drval_7_23_reg_13313;
                calo_track_drval_7_25_reg_13319_pp0_iter1_reg <= calo_track_drval_7_25_reg_13319;
                calo_track_drval_7_27_reg_13325 <= calo_track_drval_7_27_dr2_int_cap_14_s_fu_6078_ap_return;
                calo_track_drval_7_27_reg_13325_pp0_iter1_reg <= calo_track_drval_7_27_reg_13325;
                calo_track_drval_7_s_reg_13283_pp0_iter1_reg <= calo_track_drval_7_s_reg_13283;
                icmp_reg_12608 <= icmp_fu_6310_p2;
                track_0_hwPtErr_V_r_reg_12259 <= track_0_hwPtErr_V_read;
                track_1_hwPtErr_V_r_reg_12253 <= track_1_hwPtErr_V_read;
                track_2_hwPtErr_V_r_reg_12247 <= track_2_hwPtErr_V_read;
                track_3_hwPtErr_V_r_reg_12241 <= track_3_hwPtErr_V_read;
                track_4_hwPtErr_V_r_reg_12235 <= track_4_hwPtErr_V_read;
                track_5_hwPtErr_V_r_reg_12229 <= track_5_hwPtErr_V_read;
                track_6_hwPtErr_V_r_reg_12223 <= track_6_hwPtErr_V_read;
                track_7_hwEta_V_rea_reg_12206 <= track_7_hwEta_V_read;
                track_7_hwPhi_V_rea_reg_12195 <= track_7_hwPhi_V_read;
                track_7_hwPtErr_V_r_reg_12217 <= track_7_hwPtErr_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                calo_0_hwPt_V_read_3_reg_13749 <= ap_port_reg_calo_0_hwPt_V_read;
                calo_10_hwPt_V_read_3_reg_13559 <= ap_port_reg_calo_10_hwPt_V_read;
                calo_11_hwPt_V_read_3_reg_13540 <= ap_port_reg_calo_11_hwPt_V_read;
                calo_12_hwPt_V_read_3_reg_13521 <= ap_port_reg_calo_12_hwPt_V_read;
                calo_13_hwPt_V_read_3_reg_13502 <= ap_port_reg_calo_13_hwPt_V_read;
                calo_14_hwPt_V_read_3_reg_13483 <= ap_port_reg_calo_14_hwPt_V_read;
                calo_1_hwPt_V_read_3_reg_13730 <= ap_port_reg_calo_1_hwPt_V_read;
                calo_2_hwPt_V_read_3_reg_13711 <= ap_port_reg_calo_2_hwPt_V_read;
                calo_3_hwPt_V_read_3_reg_13692 <= ap_port_reg_calo_3_hwPt_V_read;
                calo_4_hwPt_V_read_3_reg_13673 <= ap_port_reg_calo_4_hwPt_V_read;
                calo_5_hwPt_V_read_3_reg_13654 <= ap_port_reg_calo_5_hwPt_V_read;
                calo_6_hwPt_V_read_3_reg_13635 <= ap_port_reg_calo_6_hwPt_V_read;
                calo_7_hwPt_V_read_3_reg_13616 <= ap_port_reg_calo_7_hwPt_V_read;
                calo_8_hwPt_V_read_3_reg_13597 <= ap_port_reg_calo_8_hwPt_V_read;
                calo_9_hwPt_V_read_3_reg_13578 <= ap_port_reg_calo_9_hwPt_V_read;
                icmp10_reg_14629 <= icmp10_fu_7957_p2;
                icmp11_reg_14789 <= icmp11_fu_8104_p2;
                icmp12_reg_14949 <= icmp12_fu_8251_p2;
                icmp13_reg_15109 <= icmp13_fu_8398_p2;
                icmp14_reg_15269 <= icmp14_fu_8545_p2;
                icmp8_reg_14309 <= icmp8_fu_7663_p2;
                icmp9_reg_14469 <= icmp9_fu_7810_p2;
                p_032_7_reg_14188 <= p_032_7_fu_7511_p3;
                tmp_29_0_10_reg_13812 <= tmp_29_0_10_fu_6479_p2;
                tmp_29_0_11_reg_13816 <= tmp_29_0_11_fu_6485_p2;
                tmp_29_0_12_reg_13820 <= tmp_29_0_12_fu_6491_p2;
                tmp_29_0_13_reg_13824 <= tmp_29_0_13_fu_6497_p2;
                tmp_29_0_1_reg_13772 <= tmp_29_0_1_fu_6419_p2;
                tmp_29_0_2_reg_13776 <= tmp_29_0_2_fu_6425_p2;
                tmp_29_0_3_reg_13780 <= tmp_29_0_3_fu_6431_p2;
                tmp_29_0_4_reg_13784 <= tmp_29_0_4_fu_6437_p2;
                tmp_29_0_5_reg_13788 <= tmp_29_0_5_fu_6443_p2;
                tmp_29_0_6_reg_13792 <= tmp_29_0_6_fu_6449_p2;
                tmp_29_0_7_reg_13796 <= tmp_29_0_7_fu_6455_p2;
                tmp_29_0_8_reg_13800 <= tmp_29_0_8_fu_6461_p2;
                tmp_29_0_9_reg_13804 <= tmp_29_0_9_fu_6467_p2;
                tmp_29_0_s_reg_13808 <= tmp_29_0_s_fu_6473_p2;
                tmp_29_10_10_reg_14755 <= tmp_29_10_10_fu_8054_p2;
                tmp_29_10_11_reg_14765 <= tmp_29_10_11_fu_8060_p2;
                tmp_29_10_12_reg_14775 <= tmp_29_10_12_fu_8066_p2;
                tmp_29_10_13_reg_14785 <= tmp_29_10_13_fu_8072_p2;
                tmp_29_10_1_reg_14655 <= tmp_29_10_1_fu_7994_p2;
                tmp_29_10_2_reg_14665 <= tmp_29_10_2_fu_8000_p2;
                tmp_29_10_3_reg_14675 <= tmp_29_10_3_fu_8006_p2;
                tmp_29_10_4_reg_14685 <= tmp_29_10_4_fu_8012_p2;
                tmp_29_10_5_reg_14695 <= tmp_29_10_5_fu_8018_p2;
                tmp_29_10_6_reg_14705 <= tmp_29_10_6_fu_8024_p2;
                tmp_29_10_7_reg_14715 <= tmp_29_10_7_fu_8030_p2;
                tmp_29_10_8_reg_14725 <= tmp_29_10_8_fu_8036_p2;
                tmp_29_10_9_reg_14735 <= tmp_29_10_9_fu_8042_p2;
                tmp_29_10_reg_14805 <= tmp_29_10_fu_8135_p2;
                tmp_29_10_s_reg_14745 <= tmp_29_10_s_fu_8048_p2;
                tmp_29_11_10_reg_14915 <= tmp_29_11_10_fu_8201_p2;
                tmp_29_11_11_reg_14925 <= tmp_29_11_11_fu_8207_p2;
                tmp_29_11_12_reg_14935 <= tmp_29_11_12_fu_8213_p2;
                tmp_29_11_13_reg_14945 <= tmp_29_11_13_fu_8219_p2;
                tmp_29_11_1_reg_14815 <= tmp_29_11_1_fu_8141_p2;
                tmp_29_11_2_reg_14825 <= tmp_29_11_2_fu_8147_p2;
                tmp_29_11_3_reg_14835 <= tmp_29_11_3_fu_8153_p2;
                tmp_29_11_4_reg_14845 <= tmp_29_11_4_fu_8159_p2;
                tmp_29_11_5_reg_14855 <= tmp_29_11_5_fu_8165_p2;
                tmp_29_11_6_reg_14865 <= tmp_29_11_6_fu_8171_p2;
                tmp_29_11_7_reg_14875 <= tmp_29_11_7_fu_8177_p2;
                tmp_29_11_8_reg_14885 <= tmp_29_11_8_fu_8183_p2;
                tmp_29_11_9_reg_14895 <= tmp_29_11_9_fu_8189_p2;
                tmp_29_11_reg_14965 <= tmp_29_11_fu_8282_p2;
                tmp_29_11_s_reg_14905 <= tmp_29_11_s_fu_8195_p2;
                tmp_29_12_10_reg_15075 <= tmp_29_12_10_fu_8348_p2;
                tmp_29_12_11_reg_15085 <= tmp_29_12_11_fu_8354_p2;
                tmp_29_12_12_reg_15095 <= tmp_29_12_12_fu_8360_p2;
                tmp_29_12_13_reg_15105 <= tmp_29_12_13_fu_8366_p2;
                tmp_29_12_1_reg_14975 <= tmp_29_12_1_fu_8288_p2;
                tmp_29_12_2_reg_14985 <= tmp_29_12_2_fu_8294_p2;
                tmp_29_12_3_reg_14995 <= tmp_29_12_3_fu_8300_p2;
                tmp_29_12_4_reg_15005 <= tmp_29_12_4_fu_8306_p2;
                tmp_29_12_5_reg_15015 <= tmp_29_12_5_fu_8312_p2;
                tmp_29_12_6_reg_15025 <= tmp_29_12_6_fu_8318_p2;
                tmp_29_12_7_reg_15035 <= tmp_29_12_7_fu_8324_p2;
                tmp_29_12_8_reg_15045 <= tmp_29_12_8_fu_8330_p2;
                tmp_29_12_9_reg_15055 <= tmp_29_12_9_fu_8336_p2;
                tmp_29_12_reg_15125 <= tmp_29_12_fu_8429_p2;
                tmp_29_12_s_reg_15065 <= tmp_29_12_s_fu_8342_p2;
                tmp_29_13_10_reg_15235 <= tmp_29_13_10_fu_8495_p2;
                tmp_29_13_11_reg_15245 <= tmp_29_13_11_fu_8501_p2;
                tmp_29_13_12_reg_15255 <= tmp_29_13_12_fu_8507_p2;
                tmp_29_13_13_reg_15265 <= tmp_29_13_13_fu_8513_p2;
                tmp_29_13_1_reg_15135 <= tmp_29_13_1_fu_8435_p2;
                tmp_29_13_2_reg_15145 <= tmp_29_13_2_fu_8441_p2;
                tmp_29_13_3_reg_15155 <= tmp_29_13_3_fu_8447_p2;
                tmp_29_13_4_reg_15165 <= tmp_29_13_4_fu_8453_p2;
                tmp_29_13_5_reg_15175 <= tmp_29_13_5_fu_8459_p2;
                tmp_29_13_6_reg_15185 <= tmp_29_13_6_fu_8465_p2;
                tmp_29_13_7_reg_15195 <= tmp_29_13_7_fu_8471_p2;
                tmp_29_13_8_reg_15205 <= tmp_29_13_8_fu_8477_p2;
                tmp_29_13_9_reg_15215 <= tmp_29_13_9_fu_8483_p2;
                tmp_29_13_reg_15285 <= tmp_29_13_fu_8576_p2;
                tmp_29_13_s_reg_15225 <= tmp_29_13_s_fu_8489_p2;
                tmp_29_14_10_reg_15395 <= tmp_29_14_10_fu_8642_p2;
                tmp_29_14_11_reg_15405 <= tmp_29_14_11_fu_8648_p2;
                tmp_29_14_12_reg_15415 <= tmp_29_14_12_fu_8654_p2;
                tmp_29_14_13_reg_15425 <= tmp_29_14_13_fu_8660_p2;
                tmp_29_14_1_reg_15295 <= tmp_29_14_1_fu_8582_p2;
                tmp_29_14_2_reg_15305 <= tmp_29_14_2_fu_8588_p2;
                tmp_29_14_3_reg_15315 <= tmp_29_14_3_fu_8594_p2;
                tmp_29_14_4_reg_15325 <= tmp_29_14_4_fu_8600_p2;
                tmp_29_14_5_reg_15335 <= tmp_29_14_5_fu_8606_p2;
                tmp_29_14_6_reg_15345 <= tmp_29_14_6_fu_8612_p2;
                tmp_29_14_7_reg_15355 <= tmp_29_14_7_fu_8618_p2;
                tmp_29_14_8_reg_15365 <= tmp_29_14_8_fu_8624_p2;
                tmp_29_14_9_reg_15375 <= tmp_29_14_9_fu_8630_p2;
                tmp_29_14_s_reg_15385 <= tmp_29_14_s_fu_8636_p2;
                tmp_29_1_10_reg_13872 <= tmp_29_1_10_fu_6642_p2;
                tmp_29_1_11_reg_13876 <= tmp_29_1_11_fu_6648_p2;
                tmp_29_1_12_reg_13880 <= tmp_29_1_12_fu_6654_p2;
                tmp_29_1_13_reg_13884 <= tmp_29_1_13_fu_6660_p2;
                tmp_29_1_1_reg_13832 <= tmp_29_1_1_fu_6582_p2;
                tmp_29_1_2_reg_13836 <= tmp_29_1_2_fu_6588_p2;
                tmp_29_1_3_reg_13840 <= tmp_29_1_3_fu_6594_p2;
                tmp_29_1_4_reg_13844 <= tmp_29_1_4_fu_6600_p2;
                tmp_29_1_5_reg_13848 <= tmp_29_1_5_fu_6606_p2;
                tmp_29_1_6_reg_13852 <= tmp_29_1_6_fu_6612_p2;
                tmp_29_1_7_reg_13856 <= tmp_29_1_7_fu_6618_p2;
                tmp_29_1_8_reg_13860 <= tmp_29_1_8_fu_6624_p2;
                tmp_29_1_9_reg_13864 <= tmp_29_1_9_fu_6630_p2;
                tmp_29_1_reg_13828 <= tmp_29_1_fu_6576_p2;
                tmp_29_1_s_reg_13868 <= tmp_29_1_s_fu_6636_p2;
                tmp_29_2_10_reg_13932 <= tmp_29_2_10_fu_6805_p2;
                tmp_29_2_11_reg_13936 <= tmp_29_2_11_fu_6811_p2;
                tmp_29_2_12_reg_13940 <= tmp_29_2_12_fu_6817_p2;
                tmp_29_2_13_reg_13944 <= tmp_29_2_13_fu_6823_p2;
                tmp_29_2_1_reg_13892 <= tmp_29_2_1_fu_6745_p2;
                tmp_29_2_2_reg_13896 <= tmp_29_2_2_fu_6751_p2;
                tmp_29_2_3_reg_13900 <= tmp_29_2_3_fu_6757_p2;
                tmp_29_2_4_reg_13904 <= tmp_29_2_4_fu_6763_p2;
                tmp_29_2_5_reg_13908 <= tmp_29_2_5_fu_6769_p2;
                tmp_29_2_6_reg_13912 <= tmp_29_2_6_fu_6775_p2;
                tmp_29_2_7_reg_13916 <= tmp_29_2_7_fu_6781_p2;
                tmp_29_2_8_reg_13920 <= tmp_29_2_8_fu_6787_p2;
                tmp_29_2_9_reg_13924 <= tmp_29_2_9_fu_6793_p2;
                tmp_29_2_reg_13888 <= tmp_29_2_fu_6739_p2;
                tmp_29_2_s_reg_13928 <= tmp_29_2_s_fu_6799_p2;
                tmp_29_3_10_reg_13992 <= tmp_29_3_10_fu_6968_p2;
                tmp_29_3_11_reg_13996 <= tmp_29_3_11_fu_6974_p2;
                tmp_29_3_12_reg_14000 <= tmp_29_3_12_fu_6980_p2;
                tmp_29_3_13_reg_14004 <= tmp_29_3_13_fu_6986_p2;
                tmp_29_3_1_reg_13952 <= tmp_29_3_1_fu_6908_p2;
                tmp_29_3_2_reg_13956 <= tmp_29_3_2_fu_6914_p2;
                tmp_29_3_3_reg_13960 <= tmp_29_3_3_fu_6920_p2;
                tmp_29_3_4_reg_13964 <= tmp_29_3_4_fu_6926_p2;
                tmp_29_3_5_reg_13968 <= tmp_29_3_5_fu_6932_p2;
                tmp_29_3_6_reg_13972 <= tmp_29_3_6_fu_6938_p2;
                tmp_29_3_7_reg_13976 <= tmp_29_3_7_fu_6944_p2;
                tmp_29_3_8_reg_13980 <= tmp_29_3_8_fu_6950_p2;
                tmp_29_3_9_reg_13984 <= tmp_29_3_9_fu_6956_p2;
                tmp_29_3_reg_13948 <= tmp_29_3_fu_6902_p2;
                tmp_29_3_s_reg_13988 <= tmp_29_3_s_fu_6962_p2;
                tmp_29_4_10_reg_14052 <= tmp_29_4_10_fu_7131_p2;
                tmp_29_4_11_reg_14056 <= tmp_29_4_11_fu_7137_p2;
                tmp_29_4_12_reg_14060 <= tmp_29_4_12_fu_7143_p2;
                tmp_29_4_13_reg_14064 <= tmp_29_4_13_fu_7149_p2;
                tmp_29_4_1_reg_14012 <= tmp_29_4_1_fu_7071_p2;
                tmp_29_4_2_reg_14016 <= tmp_29_4_2_fu_7077_p2;
                tmp_29_4_3_reg_14020 <= tmp_29_4_3_fu_7083_p2;
                tmp_29_4_4_reg_14024 <= tmp_29_4_4_fu_7089_p2;
                tmp_29_4_5_reg_14028 <= tmp_29_4_5_fu_7095_p2;
                tmp_29_4_6_reg_14032 <= tmp_29_4_6_fu_7101_p2;
                tmp_29_4_7_reg_14036 <= tmp_29_4_7_fu_7107_p2;
                tmp_29_4_8_reg_14040 <= tmp_29_4_8_fu_7113_p2;
                tmp_29_4_9_reg_14044 <= tmp_29_4_9_fu_7119_p2;
                tmp_29_4_reg_14008 <= tmp_29_4_fu_7065_p2;
                tmp_29_4_s_reg_14048 <= tmp_29_4_s_fu_7125_p2;
                tmp_29_5_10_reg_14112 <= tmp_29_5_10_fu_7294_p2;
                tmp_29_5_11_reg_14116 <= tmp_29_5_11_fu_7300_p2;
                tmp_29_5_12_reg_14120 <= tmp_29_5_12_fu_7306_p2;
                tmp_29_5_13_reg_14124 <= tmp_29_5_13_fu_7312_p2;
                tmp_29_5_1_reg_14072 <= tmp_29_5_1_fu_7234_p2;
                tmp_29_5_2_reg_14076 <= tmp_29_5_2_fu_7240_p2;
                tmp_29_5_3_reg_14080 <= tmp_29_5_3_fu_7246_p2;
                tmp_29_5_4_reg_14084 <= tmp_29_5_4_fu_7252_p2;
                tmp_29_5_5_reg_14088 <= tmp_29_5_5_fu_7258_p2;
                tmp_29_5_6_reg_14092 <= tmp_29_5_6_fu_7264_p2;
                tmp_29_5_7_reg_14096 <= tmp_29_5_7_fu_7270_p2;
                tmp_29_5_8_reg_14100 <= tmp_29_5_8_fu_7276_p2;
                tmp_29_5_9_reg_14104 <= tmp_29_5_9_fu_7282_p2;
                tmp_29_5_reg_14068 <= tmp_29_5_fu_7228_p2;
                tmp_29_5_s_reg_14108 <= tmp_29_5_s_fu_7288_p2;
                tmp_29_6_10_reg_14172 <= tmp_29_6_10_fu_7457_p2;
                tmp_29_6_11_reg_14176 <= tmp_29_6_11_fu_7463_p2;
                tmp_29_6_12_reg_14180 <= tmp_29_6_12_fu_7469_p2;
                tmp_29_6_13_reg_14184 <= tmp_29_6_13_fu_7475_p2;
                tmp_29_6_1_reg_14132 <= tmp_29_6_1_fu_7397_p2;
                tmp_29_6_2_reg_14136 <= tmp_29_6_2_fu_7403_p2;
                tmp_29_6_3_reg_14140 <= tmp_29_6_3_fu_7409_p2;
                tmp_29_6_4_reg_14144 <= tmp_29_6_4_fu_7415_p2;
                tmp_29_6_5_reg_14148 <= tmp_29_6_5_fu_7421_p2;
                tmp_29_6_6_reg_14152 <= tmp_29_6_6_fu_7427_p2;
                tmp_29_6_7_reg_14156 <= tmp_29_6_7_fu_7433_p2;
                tmp_29_6_8_reg_14160 <= tmp_29_6_8_fu_7439_p2;
                tmp_29_6_9_reg_14164 <= tmp_29_6_9_fu_7445_p2;
                tmp_29_6_reg_14128 <= tmp_29_6_fu_7391_p2;
                tmp_29_6_s_reg_14168 <= tmp_29_6_s_fu_7451_p2;
                tmp_29_7_10_reg_14275 <= tmp_29_7_10_fu_7613_p2;
                tmp_29_7_11_reg_14285 <= tmp_29_7_11_fu_7619_p2;
                tmp_29_7_12_reg_14295 <= tmp_29_7_12_fu_7625_p2;
                tmp_29_7_13_reg_14305 <= tmp_29_7_13_fu_7631_p2;
                tmp_29_7_1_reg_14211 <= tmp_29_7_1_fu_7553_p2;
                tmp_29_7_2_reg_14215 <= tmp_29_7_2_fu_7559_p2;
                tmp_29_7_3_reg_14219 <= tmp_29_7_3_fu_7565_p2;
                tmp_29_7_4_reg_14223 <= tmp_29_7_4_fu_7571_p2;
                tmp_29_7_5_reg_14227 <= tmp_29_7_5_fu_7577_p2;
                tmp_29_7_6_reg_14231 <= tmp_29_7_6_fu_7583_p2;
                tmp_29_7_7_reg_14235 <= tmp_29_7_7_fu_7589_p2;
                tmp_29_7_8_reg_14245 <= tmp_29_7_8_fu_7595_p2;
                tmp_29_7_9_reg_14255 <= tmp_29_7_9_fu_7601_p2;
                tmp_29_7_reg_14207 <= tmp_29_7_fu_7547_p2;
                tmp_29_7_s_reg_14265 <= tmp_29_7_s_fu_7607_p2;
                tmp_29_8_10_reg_14435 <= tmp_29_8_10_fu_7760_p2;
                tmp_29_8_11_reg_14445 <= tmp_29_8_11_fu_7766_p2;
                tmp_29_8_12_reg_14455 <= tmp_29_8_12_fu_7772_p2;
                tmp_29_8_13_reg_14465 <= tmp_29_8_13_fu_7778_p2;
                tmp_29_8_1_reg_14335 <= tmp_29_8_1_fu_7700_p2;
                tmp_29_8_2_reg_14345 <= tmp_29_8_2_fu_7706_p2;
                tmp_29_8_3_reg_14355 <= tmp_29_8_3_fu_7712_p2;
                tmp_29_8_4_reg_14365 <= tmp_29_8_4_fu_7718_p2;
                tmp_29_8_5_reg_14375 <= tmp_29_8_5_fu_7724_p2;
                tmp_29_8_6_reg_14385 <= tmp_29_8_6_fu_7730_p2;
                tmp_29_8_7_reg_14395 <= tmp_29_8_7_fu_7736_p2;
                tmp_29_8_8_reg_14405 <= tmp_29_8_8_fu_7742_p2;
                tmp_29_8_9_reg_14415 <= tmp_29_8_9_fu_7748_p2;
                tmp_29_8_reg_14325 <= tmp_29_8_fu_7694_p2;
                tmp_29_8_s_reg_14425 <= tmp_29_8_s_fu_7754_p2;
                tmp_29_9_10_reg_14595 <= tmp_29_9_10_fu_7907_p2;
                tmp_29_9_11_reg_14605 <= tmp_29_9_11_fu_7913_p2;
                tmp_29_9_12_reg_14615 <= tmp_29_9_12_fu_7919_p2;
                tmp_29_9_13_reg_14625 <= tmp_29_9_13_fu_7925_p2;
                tmp_29_9_1_reg_14495 <= tmp_29_9_1_fu_7847_p2;
                tmp_29_9_2_reg_14505 <= tmp_29_9_2_fu_7853_p2;
                tmp_29_9_3_reg_14515 <= tmp_29_9_3_fu_7859_p2;
                tmp_29_9_4_reg_14525 <= tmp_29_9_4_fu_7865_p2;
                tmp_29_9_5_reg_14535 <= tmp_29_9_5_fu_7871_p2;
                tmp_29_9_6_reg_14545 <= tmp_29_9_6_fu_7877_p2;
                tmp_29_9_7_reg_14555 <= tmp_29_9_7_fu_7883_p2;
                tmp_29_9_8_reg_14565 <= tmp_29_9_8_fu_7889_p2;
                tmp_29_9_9_reg_14575 <= tmp_29_9_9_fu_7895_p2;
                tmp_29_9_reg_14485 <= tmp_29_9_fu_7841_p2;
                tmp_29_9_s_reg_14585 <= tmp_29_9_s_fu_7901_p2;
                tmp_29_s_reg_14645 <= tmp_29_s_fu_7988_p2;
                tmp_s_reg_13768 <= tmp_s_fu_6413_p2;
                track_10_hwPt_V_rea_reg_13407 <= ap_port_reg_track_10_hwPt_V_read;
                track_11_hwPt_V_rea_reg_13388 <= ap_port_reg_track_11_hwPt_V_read;
                track_12_hwPt_V_rea_reg_13369 <= ap_port_reg_track_12_hwPt_V_read;
                track_13_hwPt_V_rea_reg_13350 <= ap_port_reg_track_13_hwPt_V_read;
                track_14_hwPt_V_rea_reg_13331 <= ap_port_reg_track_14_hwPt_V_read;
                track_7_hwPt_V_read_5_reg_13464 <= ap_port_reg_track_7_hwPt_V_read;
                track_8_hwPt_V_read_5_reg_13445 <= ap_port_reg_track_8_hwPt_V_read;
                track_9_hwPt_V_read_5_reg_13426 <= ap_port_reg_track_9_hwPt_V_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                calo_track_drval_10_15_reg_14649 <= grp_dr2_int_cap_14_s_fu_5190_ap_return;
                calo_track_drval_10_17_reg_14659 <= grp_dr2_int_cap_14_s_fu_5202_ap_return;
                calo_track_drval_10_19_reg_14669 <= grp_dr2_int_cap_14_s_fu_5214_ap_return;
                calo_track_drval_10_21_reg_14679 <= grp_dr2_int_cap_14_s_fu_5226_ap_return;
                calo_track_drval_10_23_reg_14689 <= grp_dr2_int_cap_14_s_fu_5238_ap_return;
                calo_track_drval_10_25_reg_14699 <= grp_dr2_int_cap_14_s_fu_5250_ap_return;
                calo_track_drval_10_27_reg_14709 <= grp_dr2_int_cap_14_s_fu_5262_ap_return;
                calo_track_drval_10_29_reg_14719 <= grp_dr2_int_cap_14_s_fu_5274_ap_return;
                calo_track_drval_10_31_reg_14729 <= grp_dr2_int_cap_14_s_fu_5286_ap_return;
                calo_track_drval_10_33_reg_14739 <= grp_dr2_int_cap_14_s_fu_5298_ap_return;
                calo_track_drval_10_35_reg_14749 <= grp_dr2_int_cap_14_s_fu_5310_ap_return;
                calo_track_drval_10_37_reg_14759 <= grp_dr2_int_cap_14_s_fu_5322_ap_return;
                calo_track_drval_10_39_reg_14769 <= grp_dr2_int_cap_14_s_fu_5334_ap_return;
                calo_track_drval_10_41_reg_14779 <= grp_dr2_int_cap_14_s_fu_5346_ap_return;
                calo_track_drval_10_reg_14639 <= grp_dr2_int_cap_14_s_fu_5178_ap_return;
                calo_track_drval_11_15_reg_14809 <= grp_dr2_int_cap_14_s_fu_5370_ap_return;
                calo_track_drval_11_17_reg_14819 <= grp_dr2_int_cap_14_s_fu_5382_ap_return;
                calo_track_drval_11_19_reg_14829 <= grp_dr2_int_cap_14_s_fu_5394_ap_return;
                calo_track_drval_11_21_reg_14839 <= grp_dr2_int_cap_14_s_fu_5406_ap_return;
                calo_track_drval_11_23_reg_14849 <= grp_dr2_int_cap_14_s_fu_5418_ap_return;
                calo_track_drval_11_25_reg_14859 <= grp_dr2_int_cap_14_s_fu_5430_ap_return;
                calo_track_drval_11_27_reg_14869 <= grp_dr2_int_cap_14_s_fu_5442_ap_return;
                calo_track_drval_11_29_reg_14879 <= grp_dr2_int_cap_14_s_fu_5454_ap_return;
                calo_track_drval_11_31_reg_14889 <= grp_dr2_int_cap_14_s_fu_5466_ap_return;
                calo_track_drval_11_33_reg_14899 <= grp_dr2_int_cap_14_s_fu_5478_ap_return;
                calo_track_drval_11_35_reg_14909 <= grp_dr2_int_cap_14_s_fu_5490_ap_return;
                calo_track_drval_11_37_reg_14919 <= grp_dr2_int_cap_14_s_fu_5502_ap_return;
                calo_track_drval_11_39_reg_14929 <= grp_dr2_int_cap_14_s_fu_5514_ap_return;
                calo_track_drval_11_41_reg_14939 <= grp_dr2_int_cap_14_s_fu_5526_ap_return;
                calo_track_drval_11_reg_14799 <= grp_dr2_int_cap_14_s_fu_5358_ap_return;
                calo_track_drval_12_15_reg_14969 <= grp_dr2_int_cap_14_s_fu_5550_ap_return;
                calo_track_drval_12_17_reg_14979 <= grp_dr2_int_cap_14_s_fu_5562_ap_return;
                calo_track_drval_12_19_reg_14989 <= grp_dr2_int_cap_14_s_fu_5574_ap_return;
                calo_track_drval_12_21_reg_14999 <= grp_dr2_int_cap_14_s_fu_5586_ap_return;
                calo_track_drval_12_23_reg_15009 <= grp_dr2_int_cap_14_s_fu_5598_ap_return;
                calo_track_drval_12_25_reg_15019 <= grp_dr2_int_cap_14_s_fu_5610_ap_return;
                calo_track_drval_12_27_reg_15029 <= grp_dr2_int_cap_14_s_fu_5622_ap_return;
                calo_track_drval_12_29_reg_15039 <= grp_dr2_int_cap_14_s_fu_5634_ap_return;
                calo_track_drval_12_31_reg_15049 <= grp_dr2_int_cap_14_s_fu_5646_ap_return;
                calo_track_drval_12_33_reg_15059 <= grp_dr2_int_cap_14_s_fu_5658_ap_return;
                calo_track_drval_12_35_reg_15069 <= grp_dr2_int_cap_14_s_fu_5670_ap_return;
                calo_track_drval_12_37_reg_15079 <= grp_dr2_int_cap_14_s_fu_5682_ap_return;
                calo_track_drval_12_39_reg_15089 <= grp_dr2_int_cap_14_s_fu_5694_ap_return;
                calo_track_drval_12_41_reg_15099 <= grp_dr2_int_cap_14_s_fu_5706_ap_return;
                calo_track_drval_12_reg_14959 <= grp_dr2_int_cap_14_s_fu_5538_ap_return;
                calo_track_drval_13_15_reg_15129 <= grp_dr2_int_cap_14_s_fu_5730_ap_return;
                calo_track_drval_13_17_reg_15139 <= grp_dr2_int_cap_14_s_fu_5742_ap_return;
                calo_track_drval_13_19_reg_15149 <= grp_dr2_int_cap_14_s_fu_5754_ap_return;
                calo_track_drval_13_21_reg_15159 <= grp_dr2_int_cap_14_s_fu_5766_ap_return;
                calo_track_drval_13_23_reg_15169 <= grp_dr2_int_cap_14_s_fu_5778_ap_return;
                calo_track_drval_13_25_reg_15179 <= grp_dr2_int_cap_14_s_fu_5790_ap_return;
                calo_track_drval_13_27_reg_15189 <= grp_dr2_int_cap_14_s_fu_5802_ap_return;
                calo_track_drval_13_29_reg_15199 <= grp_dr2_int_cap_14_s_fu_5814_ap_return;
                calo_track_drval_13_31_reg_15209 <= grp_dr2_int_cap_14_s_fu_5826_ap_return;
                calo_track_drval_13_33_reg_15219 <= grp_dr2_int_cap_14_s_fu_5838_ap_return;
                calo_track_drval_13_35_reg_15229 <= grp_dr2_int_cap_14_s_fu_5850_ap_return;
                calo_track_drval_13_37_reg_15239 <= grp_dr2_int_cap_14_s_fu_5862_ap_return;
                calo_track_drval_13_39_reg_15249 <= grp_dr2_int_cap_14_s_fu_5874_ap_return;
                calo_track_drval_13_41_reg_15259 <= grp_dr2_int_cap_14_s_fu_5886_ap_return;
                calo_track_drval_13_reg_15119 <= grp_dr2_int_cap_14_s_fu_5718_ap_return;
                calo_track_drval_14_15_reg_15289 <= grp_dr2_int_cap_14_s_fu_5910_ap_return;
                calo_track_drval_14_17_reg_15299 <= grp_dr2_int_cap_14_s_fu_5922_ap_return;
                calo_track_drval_14_19_reg_15309 <= grp_dr2_int_cap_14_s_fu_5934_ap_return;
                calo_track_drval_14_21_reg_15319 <= grp_dr2_int_cap_14_s_fu_5946_ap_return;
                calo_track_drval_14_23_reg_15329 <= grp_dr2_int_cap_14_s_fu_5958_ap_return;
                calo_track_drval_14_25_reg_15339 <= grp_dr2_int_cap_14_s_fu_5970_ap_return;
                calo_track_drval_14_27_reg_15349 <= grp_dr2_int_cap_14_s_fu_5982_ap_return;
                calo_track_drval_14_29_reg_15359 <= grp_dr2_int_cap_14_s_fu_5994_ap_return;
                calo_track_drval_14_31_reg_15369 <= grp_dr2_int_cap_14_s_fu_6006_ap_return;
                calo_track_drval_14_33_reg_15379 <= grp_dr2_int_cap_14_s_fu_6018_ap_return;
                calo_track_drval_14_35_reg_15389 <= grp_dr2_int_cap_14_s_fu_6030_ap_return;
                calo_track_drval_14_37_reg_15399 <= grp_dr2_int_cap_14_s_fu_6042_ap_return;
                calo_track_drval_14_39_reg_15409 <= grp_dr2_int_cap_14_s_fu_6054_ap_return;
                calo_track_drval_14_41_reg_15419 <= grp_dr2_int_cap_14_s_fu_6066_ap_return;
                calo_track_drval_14_reg_15279 <= grp_dr2_int_cap_14_s_fu_5898_ap_return;
                calo_track_drval_7_29_reg_14239 <= grp_dr2_int_cap_14_s_fu_4734_ap_return;
                calo_track_drval_7_31_reg_14249 <= grp_dr2_int_cap_14_s_fu_4746_ap_return;
                calo_track_drval_7_33_reg_14259 <= grp_dr2_int_cap_14_s_fu_4758_ap_return;
                calo_track_drval_7_35_reg_14269 <= grp_dr2_int_cap_14_s_fu_4770_ap_return;
                calo_track_drval_7_37_reg_14279 <= grp_dr2_int_cap_14_s_fu_4782_ap_return;
                calo_track_drval_7_39_reg_14289 <= grp_dr2_int_cap_14_s_fu_4794_ap_return;
                calo_track_drval_7_41_reg_14299 <= grp_dr2_int_cap_14_s_fu_4806_ap_return;
                calo_track_drval_8_15_reg_14329 <= grp_dr2_int_cap_14_s_fu_4830_ap_return;
                calo_track_drval_8_17_reg_14339 <= grp_dr2_int_cap_14_s_fu_4842_ap_return;
                calo_track_drval_8_19_reg_14349 <= grp_dr2_int_cap_14_s_fu_4854_ap_return;
                calo_track_drval_8_21_reg_14359 <= grp_dr2_int_cap_14_s_fu_4866_ap_return;
                calo_track_drval_8_23_reg_14369 <= grp_dr2_int_cap_14_s_fu_4878_ap_return;
                calo_track_drval_8_25_reg_14379 <= grp_dr2_int_cap_14_s_fu_4890_ap_return;
                calo_track_drval_8_27_reg_14389 <= grp_dr2_int_cap_14_s_fu_4902_ap_return;
                calo_track_drval_8_29_reg_14399 <= grp_dr2_int_cap_14_s_fu_4914_ap_return;
                calo_track_drval_8_31_reg_14409 <= grp_dr2_int_cap_14_s_fu_4926_ap_return;
                calo_track_drval_8_33_reg_14419 <= grp_dr2_int_cap_14_s_fu_4938_ap_return;
                calo_track_drval_8_35_reg_14429 <= grp_dr2_int_cap_14_s_fu_4950_ap_return;
                calo_track_drval_8_37_reg_14439 <= grp_dr2_int_cap_14_s_fu_4962_ap_return;
                calo_track_drval_8_39_reg_14449 <= grp_dr2_int_cap_14_s_fu_4974_ap_return;
                calo_track_drval_8_41_reg_14459 <= grp_dr2_int_cap_14_s_fu_4986_ap_return;
                calo_track_drval_8_s_reg_14319 <= grp_dr2_int_cap_14_s_fu_4818_ap_return;
                calo_track_drval_9_15_reg_14489 <= grp_dr2_int_cap_14_s_fu_5010_ap_return;
                calo_track_drval_9_17_reg_14499 <= grp_dr2_int_cap_14_s_fu_5022_ap_return;
                calo_track_drval_9_19_reg_14509 <= grp_dr2_int_cap_14_s_fu_5034_ap_return;
                calo_track_drval_9_21_reg_14519 <= grp_dr2_int_cap_14_s_fu_5046_ap_return;
                calo_track_drval_9_23_reg_14529 <= grp_dr2_int_cap_14_s_fu_5058_ap_return;
                calo_track_drval_9_25_reg_14539 <= grp_dr2_int_cap_14_s_fu_5070_ap_return;
                calo_track_drval_9_27_reg_14549 <= grp_dr2_int_cap_14_s_fu_5082_ap_return;
                calo_track_drval_9_29_reg_14559 <= grp_dr2_int_cap_14_s_fu_5094_ap_return;
                calo_track_drval_9_31_reg_14569 <= grp_dr2_int_cap_14_s_fu_5106_ap_return;
                calo_track_drval_9_33_reg_14579 <= grp_dr2_int_cap_14_s_fu_5118_ap_return;
                calo_track_drval_9_35_reg_14589 <= grp_dr2_int_cap_14_s_fu_5130_ap_return;
                calo_track_drval_9_37_reg_14599 <= grp_dr2_int_cap_14_s_fu_5142_ap_return;
                calo_track_drval_9_39_reg_14609 <= grp_dr2_int_cap_14_s_fu_5154_ap_return;
                calo_track_drval_9_41_reg_14619 <= grp_dr2_int_cap_14_s_fu_5166_ap_return;
                calo_track_drval_9_s_reg_14479 <= grp_dr2_int_cap_14_s_fu_4998_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((((ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_49_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_49 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_112_phi_fu_2264_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_7_8_reg_14245, grp_dr2_plus_dpt_int_cap_fu_3492_ap_return, ap_phi_reg_pp0_iter1_calo_track_drval_cut_112_reg_2260, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_8_reg_14245 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_112_phi_fu_2264_p4 <= grp_dr2_plus_dpt_int_cap_fu_3492_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_112_phi_fu_2264_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_112_reg_2260;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_113_phi_fu_2275_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_7_9_reg_14255, grp_dr2_plus_dpt_int_cap_fu_3502_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_113_reg_2271)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_9_reg_14255 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_113_phi_fu_2275_p4 <= grp_dr2_plus_dpt_int_cap_fu_3502_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_113_phi_fu_2275_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_113_reg_2271;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_114_phi_fu_2286_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_7_s_reg_14265, grp_dr2_plus_dpt_int_cap_fu_3512_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_114_reg_2282)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_s_reg_14265 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_114_phi_fu_2286_p4 <= grp_dr2_plus_dpt_int_cap_fu_3512_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_114_phi_fu_2286_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_114_reg_2282;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_115_phi_fu_2297_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_7_10_reg_14275, grp_dr2_plus_dpt_int_cap_fu_3522_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_115_reg_2293)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_10_reg_14275 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_115_phi_fu_2297_p4 <= grp_dr2_plus_dpt_int_cap_fu_3522_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_115_phi_fu_2297_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_115_reg_2293;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_116_phi_fu_2308_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_7_11_reg_14285, grp_dr2_plus_dpt_int_cap_fu_3532_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_116_reg_2304)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_11_reg_14285 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_116_phi_fu_2308_p4 <= grp_dr2_plus_dpt_int_cap_fu_3532_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_116_phi_fu_2308_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_116_reg_2304;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_117_phi_fu_2319_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_7_12_reg_14295, grp_dr2_plus_dpt_int_cap_fu_3542_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_117_reg_2315)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_12_reg_14295 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_117_phi_fu_2319_p4 <= grp_dr2_plus_dpt_int_cap_fu_3542_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_117_phi_fu_2319_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_117_reg_2315;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_118_phi_fu_2330_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_7_13_reg_14305, grp_dr2_plus_dpt_int_cap_fu_3552_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_118_reg_2326)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_7_13_reg_14305 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_118_phi_fu_2330_p4 <= grp_dr2_plus_dpt_int_cap_fu_3552_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_118_phi_fu_2330_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_118_reg_2326;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_119_phi_fu_2341_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_reg_14325, grp_dr2_plus_dpt_int_cap_fu_3562_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_119_reg_2337)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_reg_14325 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_119_phi_fu_2341_p4 <= grp_dr2_plus_dpt_int_cap_fu_3562_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_119_phi_fu_2341_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_119_reg_2337;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_120_phi_fu_2352_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_1_reg_14335, grp_dr2_plus_dpt_int_cap_fu_3572_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_120_reg_2348)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_1_reg_14335 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_120_phi_fu_2352_p4 <= grp_dr2_plus_dpt_int_cap_fu_3572_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_120_phi_fu_2352_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_120_reg_2348;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_121_phi_fu_2363_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_2_reg_14345, grp_dr2_plus_dpt_int_cap_fu_3582_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_121_reg_2359)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_2_reg_14345 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_121_phi_fu_2363_p4 <= grp_dr2_plus_dpt_int_cap_fu_3582_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_121_phi_fu_2363_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_121_reg_2359;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_122_phi_fu_2374_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_3_reg_14355, grp_dr2_plus_dpt_int_cap_fu_3592_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_122_reg_2370)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_3_reg_14355 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_122_phi_fu_2374_p4 <= grp_dr2_plus_dpt_int_cap_fu_3592_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_122_phi_fu_2374_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_122_reg_2370;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_123_phi_fu_2385_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_4_reg_14365, grp_dr2_plus_dpt_int_cap_fu_3602_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_123_reg_2381)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_4_reg_14365 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_123_phi_fu_2385_p4 <= grp_dr2_plus_dpt_int_cap_fu_3602_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_123_phi_fu_2385_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_123_reg_2381;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_124_phi_fu_2396_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_5_reg_14375, grp_dr2_plus_dpt_int_cap_fu_3612_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_124_reg_2392)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_5_reg_14375 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_124_phi_fu_2396_p4 <= grp_dr2_plus_dpt_int_cap_fu_3612_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_124_phi_fu_2396_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_124_reg_2392;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_125_phi_fu_2407_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_6_reg_14385, grp_dr2_plus_dpt_int_cap_fu_3622_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_125_reg_2403)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_6_reg_14385 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_125_phi_fu_2407_p4 <= grp_dr2_plus_dpt_int_cap_fu_3622_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_125_phi_fu_2407_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_125_reg_2403;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_126_phi_fu_2418_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_7_reg_14395, grp_dr2_plus_dpt_int_cap_fu_3632_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_126_reg_2414)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_7_reg_14395 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_126_phi_fu_2418_p4 <= grp_dr2_plus_dpt_int_cap_fu_3632_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_126_phi_fu_2418_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_126_reg_2414;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_127_phi_fu_2429_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_8_reg_14405, grp_dr2_plus_dpt_int_cap_fu_3642_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_127_reg_2425)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_8_reg_14405 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_127_phi_fu_2429_p4 <= grp_dr2_plus_dpt_int_cap_fu_3642_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_127_phi_fu_2429_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_127_reg_2425;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_128_phi_fu_2440_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_9_reg_14415, grp_dr2_plus_dpt_int_cap_fu_3652_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_128_reg_2436)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_9_reg_14415 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_128_phi_fu_2440_p4 <= grp_dr2_plus_dpt_int_cap_fu_3652_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_128_phi_fu_2440_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_128_reg_2436;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_129_phi_fu_2451_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_s_reg_14425, grp_dr2_plus_dpt_int_cap_fu_3662_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_129_reg_2447)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_s_reg_14425 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_129_phi_fu_2451_p4 <= grp_dr2_plus_dpt_int_cap_fu_3662_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_129_phi_fu_2451_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_129_reg_2447;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_130_phi_fu_2462_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_10_reg_14435, grp_dr2_plus_dpt_int_cap_fu_3672_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_130_reg_2458)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_10_reg_14435 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_130_phi_fu_2462_p4 <= grp_dr2_plus_dpt_int_cap_fu_3672_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_130_phi_fu_2462_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_130_reg_2458;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_131_phi_fu_2473_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_11_reg_14445, grp_dr2_plus_dpt_int_cap_fu_3682_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_131_reg_2469)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_11_reg_14445 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_131_phi_fu_2473_p4 <= grp_dr2_plus_dpt_int_cap_fu_3682_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_131_phi_fu_2473_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_131_reg_2469;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_132_phi_fu_2484_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_12_reg_14455, grp_dr2_plus_dpt_int_cap_fu_3692_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_132_reg_2480)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_12_reg_14455 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_132_phi_fu_2484_p4 <= grp_dr2_plus_dpt_int_cap_fu_3692_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_132_phi_fu_2484_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_132_reg_2480;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_133_phi_fu_2495_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_8_13_reg_14465, grp_dr2_plus_dpt_int_cap_fu_3702_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_133_reg_2491)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (tmp_29_8_13_reg_14465 = ap_const_lv1_1))) then 
            ap_phi_mux_calo_track_drval_cut_133_phi_fu_2495_p4 <= grp_dr2_plus_dpt_int_cap_fu_3702_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_133_phi_fu_2495_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_133_reg_2491;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_134_phi_fu_2506_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_reg_14485, grp_dr2_plus_dpt_int_cap_fu_3712_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_134_reg_2502)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_reg_14485 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_134_phi_fu_2506_p4 <= grp_dr2_plus_dpt_int_cap_fu_3712_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_134_phi_fu_2506_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_134_reg_2502;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_135_phi_fu_2517_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_1_reg_14495, grp_dr2_plus_dpt_int_cap_fu_3722_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_135_reg_2513)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_1_reg_14495 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_135_phi_fu_2517_p4 <= grp_dr2_plus_dpt_int_cap_fu_3722_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_135_phi_fu_2517_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_135_reg_2513;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_136_phi_fu_2528_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_2_reg_14505, grp_dr2_plus_dpt_int_cap_fu_3732_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_136_reg_2524)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_2_reg_14505 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_136_phi_fu_2528_p4 <= grp_dr2_plus_dpt_int_cap_fu_3732_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_136_phi_fu_2528_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_136_reg_2524;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_137_phi_fu_2539_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_3_reg_14515, grp_dr2_plus_dpt_int_cap_fu_3742_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_137_reg_2535)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_3_reg_14515 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_137_phi_fu_2539_p4 <= grp_dr2_plus_dpt_int_cap_fu_3742_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_137_phi_fu_2539_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_137_reg_2535;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_138_phi_fu_2550_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_4_reg_14525, grp_dr2_plus_dpt_int_cap_fu_3752_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_138_reg_2546)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_4_reg_14525 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_138_phi_fu_2550_p4 <= grp_dr2_plus_dpt_int_cap_fu_3752_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_138_phi_fu_2550_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_138_reg_2546;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_139_phi_fu_2561_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_5_reg_14535, grp_dr2_plus_dpt_int_cap_fu_3762_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_139_reg_2557)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_5_reg_14535 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_139_phi_fu_2561_p4 <= grp_dr2_plus_dpt_int_cap_fu_3762_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_139_phi_fu_2561_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_139_reg_2557;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_140_phi_fu_2572_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_6_reg_14545, grp_dr2_plus_dpt_int_cap_fu_3772_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_140_reg_2568)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_6_reg_14545 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_140_phi_fu_2572_p4 <= grp_dr2_plus_dpt_int_cap_fu_3772_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_140_phi_fu_2572_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_140_reg_2568;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_141_phi_fu_2583_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_7_reg_14555, grp_dr2_plus_dpt_int_cap_fu_3782_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_141_reg_2579)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_7_reg_14555 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_141_phi_fu_2583_p4 <= grp_dr2_plus_dpt_int_cap_fu_3782_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_141_phi_fu_2583_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_141_reg_2579;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_142_phi_fu_2594_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_8_reg_14565, grp_dr2_plus_dpt_int_cap_fu_3792_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_142_reg_2590)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_8_reg_14565 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_142_phi_fu_2594_p4 <= grp_dr2_plus_dpt_int_cap_fu_3792_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_142_phi_fu_2594_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_142_reg_2590;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_143_phi_fu_2605_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_9_reg_14575, grp_dr2_plus_dpt_int_cap_fu_3802_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_143_reg_2601)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_9_reg_14575 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_143_phi_fu_2605_p4 <= grp_dr2_plus_dpt_int_cap_fu_3802_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_143_phi_fu_2605_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_143_reg_2601;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_144_phi_fu_2616_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_s_reg_14585, grp_dr2_plus_dpt_int_cap_fu_3812_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_144_reg_2612)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_s_reg_14585 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_144_phi_fu_2616_p4 <= grp_dr2_plus_dpt_int_cap_fu_3812_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_144_phi_fu_2616_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_144_reg_2612;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_145_phi_fu_2627_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_10_reg_14595, grp_dr2_plus_dpt_int_cap_fu_3822_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_145_reg_2623)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_10_reg_14595 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_145_phi_fu_2627_p4 <= grp_dr2_plus_dpt_int_cap_fu_3822_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_145_phi_fu_2627_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_145_reg_2623;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_146_phi_fu_2638_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_11_reg_14605, grp_dr2_plus_dpt_int_cap_fu_3832_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_146_reg_2634)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_11_reg_14605 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_146_phi_fu_2638_p4 <= grp_dr2_plus_dpt_int_cap_fu_3832_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_146_phi_fu_2638_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_146_reg_2634;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_147_phi_fu_2649_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_12_reg_14615, grp_dr2_plus_dpt_int_cap_fu_3842_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_147_reg_2645)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_12_reg_14615 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_147_phi_fu_2649_p4 <= grp_dr2_plus_dpt_int_cap_fu_3842_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_147_phi_fu_2649_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_147_reg_2645;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_148_phi_fu_2660_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_9_13_reg_14625, grp_dr2_plus_dpt_int_cap_fu_3852_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_148_reg_2656)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_9_13_reg_14625 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_148_phi_fu_2660_p4 <= grp_dr2_plus_dpt_int_cap_fu_3852_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_148_phi_fu_2660_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_148_reg_2656;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_149_phi_fu_2671_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_s_reg_14645, grp_dr2_plus_dpt_int_cap_fu_3862_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_149_reg_2667)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_s_reg_14645 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_149_phi_fu_2671_p4 <= grp_dr2_plus_dpt_int_cap_fu_3862_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_149_phi_fu_2671_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_149_reg_2667;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_150_phi_fu_2682_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_1_reg_14655, grp_dr2_plus_dpt_int_cap_fu_3872_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_150_reg_2678)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_1_reg_14655 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_150_phi_fu_2682_p4 <= grp_dr2_plus_dpt_int_cap_fu_3872_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_150_phi_fu_2682_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_150_reg_2678;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_151_phi_fu_2693_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_2_reg_14665, grp_dr2_plus_dpt_int_cap_fu_3882_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_151_reg_2689)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_2_reg_14665 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_151_phi_fu_2693_p4 <= grp_dr2_plus_dpt_int_cap_fu_3882_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_151_phi_fu_2693_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_151_reg_2689;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_152_phi_fu_2704_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_3_reg_14675, grp_dr2_plus_dpt_int_cap_fu_3892_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_152_reg_2700)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_3_reg_14675 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_152_phi_fu_2704_p4 <= grp_dr2_plus_dpt_int_cap_fu_3892_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_152_phi_fu_2704_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_152_reg_2700;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_153_phi_fu_2715_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_4_reg_14685, grp_dr2_plus_dpt_int_cap_fu_3902_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_153_reg_2711)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_4_reg_14685 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_153_phi_fu_2715_p4 <= grp_dr2_plus_dpt_int_cap_fu_3902_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_153_phi_fu_2715_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_153_reg_2711;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_154_phi_fu_2726_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_5_reg_14695, grp_dr2_plus_dpt_int_cap_fu_3912_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_154_reg_2722)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_5_reg_14695 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_154_phi_fu_2726_p4 <= grp_dr2_plus_dpt_int_cap_fu_3912_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_154_phi_fu_2726_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_154_reg_2722;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_155_phi_fu_2737_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_6_reg_14705, grp_dr2_plus_dpt_int_cap_fu_3922_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_155_reg_2733)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_6_reg_14705 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_155_phi_fu_2737_p4 <= grp_dr2_plus_dpt_int_cap_fu_3922_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_155_phi_fu_2737_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_155_reg_2733;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_156_phi_fu_2748_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_7_reg_14715, grp_dr2_plus_dpt_int_cap_fu_3932_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_156_reg_2744)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_7_reg_14715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_156_phi_fu_2748_p4 <= grp_dr2_plus_dpt_int_cap_fu_3932_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_156_phi_fu_2748_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_156_reg_2744;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_157_phi_fu_2759_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_8_reg_14725, grp_dr2_plus_dpt_int_cap_fu_3942_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_157_reg_2755)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_8_reg_14725 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_157_phi_fu_2759_p4 <= grp_dr2_plus_dpt_int_cap_fu_3942_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_157_phi_fu_2759_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_157_reg_2755;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_158_phi_fu_2770_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_9_reg_14735, grp_dr2_plus_dpt_int_cap_fu_3952_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_158_reg_2766)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_9_reg_14735 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_158_phi_fu_2770_p4 <= grp_dr2_plus_dpt_int_cap_fu_3952_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_158_phi_fu_2770_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_158_reg_2766;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_159_phi_fu_2781_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_s_reg_14745, grp_dr2_plus_dpt_int_cap_fu_3962_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_159_reg_2777)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_s_reg_14745 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_159_phi_fu_2781_p4 <= grp_dr2_plus_dpt_int_cap_fu_3962_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_159_phi_fu_2781_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_159_reg_2777;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_160_phi_fu_2792_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_10_reg_14755, grp_dr2_plus_dpt_int_cap_fu_3972_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_160_reg_2788)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_10_reg_14755 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_160_phi_fu_2792_p4 <= grp_dr2_plus_dpt_int_cap_fu_3972_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_160_phi_fu_2792_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_160_reg_2788;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_161_phi_fu_2803_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_11_reg_14765, grp_dr2_plus_dpt_int_cap_fu_3982_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_161_reg_2799)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_11_reg_14765 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_161_phi_fu_2803_p4 <= grp_dr2_plus_dpt_int_cap_fu_3982_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_161_phi_fu_2803_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_161_reg_2799;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_162_phi_fu_2814_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_12_reg_14775, grp_dr2_plus_dpt_int_cap_fu_3992_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_162_reg_2810)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_12_reg_14775 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_162_phi_fu_2814_p4 <= grp_dr2_plus_dpt_int_cap_fu_3992_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_162_phi_fu_2814_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_162_reg_2810;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_163_phi_fu_2825_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_13_reg_14785, grp_dr2_plus_dpt_int_cap_fu_4002_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_163_reg_2821)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_13_reg_14785 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_163_phi_fu_2825_p4 <= grp_dr2_plus_dpt_int_cap_fu_4002_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_163_phi_fu_2825_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_163_reg_2821;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_164_phi_fu_2836_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_10_reg_14805, grp_dr2_plus_dpt_int_cap_fu_4012_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_164_reg_2832)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_10_reg_14805 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_164_phi_fu_2836_p4 <= grp_dr2_plus_dpt_int_cap_fu_4012_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_164_phi_fu_2836_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_164_reg_2832;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_165_phi_fu_2847_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_1_reg_14815, grp_dr2_plus_dpt_int_cap_fu_4022_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_165_reg_2843)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_1_reg_14815 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_165_phi_fu_2847_p4 <= grp_dr2_plus_dpt_int_cap_fu_4022_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_165_phi_fu_2847_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_165_reg_2843;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_166_phi_fu_2858_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_2_reg_14825, grp_dr2_plus_dpt_int_cap_fu_4032_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_166_reg_2854)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_2_reg_14825 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_166_phi_fu_2858_p4 <= grp_dr2_plus_dpt_int_cap_fu_4032_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_166_phi_fu_2858_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_166_reg_2854;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_167_phi_fu_2869_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_3_reg_14835, grp_dr2_plus_dpt_int_cap_fu_4042_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_167_reg_2865)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_3_reg_14835 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_167_phi_fu_2869_p4 <= grp_dr2_plus_dpt_int_cap_fu_4042_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_167_phi_fu_2869_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_167_reg_2865;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_168_phi_fu_2880_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_4_reg_14845, grp_dr2_plus_dpt_int_cap_fu_4052_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_168_reg_2876)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_4_reg_14845 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_168_phi_fu_2880_p4 <= grp_dr2_plus_dpt_int_cap_fu_4052_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_168_phi_fu_2880_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_168_reg_2876;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_169_phi_fu_2891_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_5_reg_14855, grp_dr2_plus_dpt_int_cap_fu_4062_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_169_reg_2887)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_5_reg_14855 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_169_phi_fu_2891_p4 <= grp_dr2_plus_dpt_int_cap_fu_4062_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_169_phi_fu_2891_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_169_reg_2887;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_170_phi_fu_2902_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_6_reg_14865, grp_dr2_plus_dpt_int_cap_fu_4072_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_170_reg_2898)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_6_reg_14865 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_170_phi_fu_2902_p4 <= grp_dr2_plus_dpt_int_cap_fu_4072_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_170_phi_fu_2902_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_170_reg_2898;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_171_phi_fu_2913_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_7_reg_14875, grp_dr2_plus_dpt_int_cap_fu_4082_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_171_reg_2909)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_7_reg_14875 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_171_phi_fu_2913_p4 <= grp_dr2_plus_dpt_int_cap_fu_4082_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_171_phi_fu_2913_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_171_reg_2909;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_172_phi_fu_2924_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_8_reg_14885, grp_dr2_plus_dpt_int_cap_fu_4092_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_172_reg_2920)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_8_reg_14885 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_172_phi_fu_2924_p4 <= grp_dr2_plus_dpt_int_cap_fu_4092_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_172_phi_fu_2924_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_172_reg_2920;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_173_phi_fu_2935_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_9_reg_14895, grp_dr2_plus_dpt_int_cap_fu_4102_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_173_reg_2931)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_9_reg_14895 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_173_phi_fu_2935_p4 <= grp_dr2_plus_dpt_int_cap_fu_4102_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_173_phi_fu_2935_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_173_reg_2931;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_174_phi_fu_2946_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_s_reg_14905, grp_dr2_plus_dpt_int_cap_fu_4112_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_174_reg_2942)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_s_reg_14905 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_174_phi_fu_2946_p4 <= grp_dr2_plus_dpt_int_cap_fu_4112_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_174_phi_fu_2946_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_174_reg_2942;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_175_phi_fu_2957_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_10_reg_14915, grp_dr2_plus_dpt_int_cap_fu_4122_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_175_reg_2953)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_10_reg_14915 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_175_phi_fu_2957_p4 <= grp_dr2_plus_dpt_int_cap_fu_4122_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_175_phi_fu_2957_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_175_reg_2953;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_176_phi_fu_2968_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_11_reg_14925, grp_dr2_plus_dpt_int_cap_fu_4132_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_176_reg_2964)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_11_reg_14925 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_176_phi_fu_2968_p4 <= grp_dr2_plus_dpt_int_cap_fu_4132_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_176_phi_fu_2968_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_176_reg_2964;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_177_phi_fu_2979_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_12_reg_14935, grp_dr2_plus_dpt_int_cap_fu_4142_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_177_reg_2975)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_12_reg_14935 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_177_phi_fu_2979_p4 <= grp_dr2_plus_dpt_int_cap_fu_4142_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_177_phi_fu_2979_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_177_reg_2975;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_178_phi_fu_2990_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_13_reg_14945, grp_dr2_plus_dpt_int_cap_fu_4152_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_178_reg_2986)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_13_reg_14945 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_178_phi_fu_2990_p4 <= grp_dr2_plus_dpt_int_cap_fu_4152_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_178_phi_fu_2990_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_178_reg_2986;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_179_phi_fu_3001_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_11_reg_14965, grp_dr2_plus_dpt_int_cap_fu_4162_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_179_reg_2997)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_11_reg_14965 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_179_phi_fu_3001_p4 <= grp_dr2_plus_dpt_int_cap_fu_4162_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_179_phi_fu_3001_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_179_reg_2997;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_180_phi_fu_3012_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_1_reg_14975, grp_dr2_plus_dpt_int_cap_fu_4172_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_180_reg_3008)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_1_reg_14975 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_180_phi_fu_3012_p4 <= grp_dr2_plus_dpt_int_cap_fu_4172_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_180_phi_fu_3012_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_180_reg_3008;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_181_phi_fu_3023_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_2_reg_14985, grp_dr2_plus_dpt_int_cap_fu_4182_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_181_reg_3019)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_2_reg_14985 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_181_phi_fu_3023_p4 <= grp_dr2_plus_dpt_int_cap_fu_4182_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_181_phi_fu_3023_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_181_reg_3019;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_182_phi_fu_3034_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_3_reg_14995, grp_dr2_plus_dpt_int_cap_fu_4192_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_182_reg_3030)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_3_reg_14995 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_182_phi_fu_3034_p4 <= grp_dr2_plus_dpt_int_cap_fu_4192_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_182_phi_fu_3034_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_182_reg_3030;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_183_phi_fu_3045_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_4_reg_15005, grp_dr2_plus_dpt_int_cap_fu_4202_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_183_reg_3041)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_4_reg_15005 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_183_phi_fu_3045_p4 <= grp_dr2_plus_dpt_int_cap_fu_4202_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_183_phi_fu_3045_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_183_reg_3041;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_184_phi_fu_3056_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_5_reg_15015, grp_dr2_plus_dpt_int_cap_fu_4212_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_184_reg_3052)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_5_reg_15015 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_184_phi_fu_3056_p4 <= grp_dr2_plus_dpt_int_cap_fu_4212_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_184_phi_fu_3056_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_184_reg_3052;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_185_phi_fu_3067_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_6_reg_15025, grp_dr2_plus_dpt_int_cap_fu_4222_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_185_reg_3063)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_6_reg_15025 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_185_phi_fu_3067_p4 <= grp_dr2_plus_dpt_int_cap_fu_4222_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_185_phi_fu_3067_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_185_reg_3063;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_186_phi_fu_3078_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_7_reg_15035, grp_dr2_plus_dpt_int_cap_fu_4232_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_186_reg_3074)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_7_reg_15035 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_186_phi_fu_3078_p4 <= grp_dr2_plus_dpt_int_cap_fu_4232_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_186_phi_fu_3078_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_186_reg_3074;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_187_phi_fu_3089_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_8_reg_15045, grp_dr2_plus_dpt_int_cap_fu_4242_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_187_reg_3085)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_8_reg_15045 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_187_phi_fu_3089_p4 <= grp_dr2_plus_dpt_int_cap_fu_4242_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_187_phi_fu_3089_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_187_reg_3085;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_188_phi_fu_3100_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_9_reg_15055, grp_dr2_plus_dpt_int_cap_fu_4252_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_188_reg_3096)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_9_reg_15055 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_188_phi_fu_3100_p4 <= grp_dr2_plus_dpt_int_cap_fu_4252_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_188_phi_fu_3100_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_188_reg_3096;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_189_phi_fu_3111_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_s_reg_15065, grp_dr2_plus_dpt_int_cap_fu_4262_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_189_reg_3107)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_s_reg_15065 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_189_phi_fu_3111_p4 <= grp_dr2_plus_dpt_int_cap_fu_4262_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_189_phi_fu_3111_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_189_reg_3107;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_190_phi_fu_3122_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_10_reg_15075, grp_dr2_plus_dpt_int_cap_fu_4272_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_190_reg_3118)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_10_reg_15075 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_190_phi_fu_3122_p4 <= grp_dr2_plus_dpt_int_cap_fu_4272_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_190_phi_fu_3122_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_190_reg_3118;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_191_phi_fu_3133_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_11_reg_15085, grp_dr2_plus_dpt_int_cap_fu_4282_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_191_reg_3129)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_11_reg_15085 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_191_phi_fu_3133_p4 <= grp_dr2_plus_dpt_int_cap_fu_4282_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_191_phi_fu_3133_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_191_reg_3129;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_192_phi_fu_3144_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_12_reg_15095, grp_dr2_plus_dpt_int_cap_fu_4292_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_192_reg_3140)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_12_reg_15095 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_192_phi_fu_3144_p4 <= grp_dr2_plus_dpt_int_cap_fu_4292_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_192_phi_fu_3144_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_192_reg_3140;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_193_phi_fu_3155_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_13_reg_15105, grp_dr2_plus_dpt_int_cap_fu_4302_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_193_reg_3151)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_13_reg_15105 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_193_phi_fu_3155_p4 <= grp_dr2_plus_dpt_int_cap_fu_4302_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_193_phi_fu_3155_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_193_reg_3151;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_194_phi_fu_3166_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_12_reg_15125, grp_dr2_plus_dpt_int_cap_fu_4312_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_194_reg_3162)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_12_reg_15125 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_194_phi_fu_3166_p4 <= grp_dr2_plus_dpt_int_cap_fu_4312_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_194_phi_fu_3166_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_194_reg_3162;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_195_phi_fu_3177_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_1_reg_15135, grp_dr2_plus_dpt_int_cap_fu_4322_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_195_reg_3173)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_1_reg_15135 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_195_phi_fu_3177_p4 <= grp_dr2_plus_dpt_int_cap_fu_4322_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_195_phi_fu_3177_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_195_reg_3173;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_196_phi_fu_3188_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_2_reg_15145, grp_dr2_plus_dpt_int_cap_fu_4332_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_196_reg_3184)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_2_reg_15145 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_196_phi_fu_3188_p4 <= grp_dr2_plus_dpt_int_cap_fu_4332_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_196_phi_fu_3188_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_196_reg_3184;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_197_phi_fu_3199_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_3_reg_15155, grp_dr2_plus_dpt_int_cap_fu_4342_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_197_reg_3195)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_3_reg_15155 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_197_phi_fu_3199_p4 <= grp_dr2_plus_dpt_int_cap_fu_4342_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_197_phi_fu_3199_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_197_reg_3195;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_198_phi_fu_3210_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_4_reg_15165, grp_dr2_plus_dpt_int_cap_fu_4352_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_198_reg_3206)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_4_reg_15165 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_198_phi_fu_3210_p4 <= grp_dr2_plus_dpt_int_cap_fu_4352_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_198_phi_fu_3210_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_198_reg_3206;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_199_phi_fu_3221_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_5_reg_15175, grp_dr2_plus_dpt_int_cap_fu_4362_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_199_reg_3217)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_5_reg_15175 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_199_phi_fu_3221_p4 <= grp_dr2_plus_dpt_int_cap_fu_4362_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_199_phi_fu_3221_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_199_reg_3217;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_200_phi_fu_3232_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_6_reg_15185, grp_dr2_plus_dpt_int_cap_fu_4372_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_200_reg_3228)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_6_reg_15185 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_200_phi_fu_3232_p4 <= grp_dr2_plus_dpt_int_cap_fu_4372_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_200_phi_fu_3232_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_200_reg_3228;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_201_phi_fu_3243_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_7_reg_15195, grp_dr2_plus_dpt_int_cap_fu_4382_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_201_reg_3239)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_7_reg_15195 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_201_phi_fu_3243_p4 <= grp_dr2_plus_dpt_int_cap_fu_4382_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_201_phi_fu_3243_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_201_reg_3239;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_202_phi_fu_3254_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_8_reg_15205, grp_dr2_plus_dpt_int_cap_fu_4392_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_202_reg_3250)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_8_reg_15205 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_202_phi_fu_3254_p4 <= grp_dr2_plus_dpt_int_cap_fu_4392_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_202_phi_fu_3254_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_202_reg_3250;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_203_phi_fu_3265_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_9_reg_15215, grp_dr2_plus_dpt_int_cap_fu_4402_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_203_reg_3261)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_9_reg_15215 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_203_phi_fu_3265_p4 <= grp_dr2_plus_dpt_int_cap_fu_4402_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_203_phi_fu_3265_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_203_reg_3261;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_204_phi_fu_3276_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_s_reg_15225, grp_dr2_plus_dpt_int_cap_fu_4412_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_204_reg_3272)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_s_reg_15225 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_204_phi_fu_3276_p4 <= grp_dr2_plus_dpt_int_cap_fu_4412_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_204_phi_fu_3276_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_204_reg_3272;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_205_phi_fu_3287_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_10_reg_15235, grp_dr2_plus_dpt_int_cap_fu_4422_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_205_reg_3283)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_10_reg_15235 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_205_phi_fu_3287_p4 <= grp_dr2_plus_dpt_int_cap_fu_4422_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_205_phi_fu_3287_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_205_reg_3283;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_206_phi_fu_3298_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_11_reg_15245, grp_dr2_plus_dpt_int_cap_fu_4432_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_206_reg_3294)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_11_reg_15245 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_206_phi_fu_3298_p4 <= grp_dr2_plus_dpt_int_cap_fu_4432_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_206_phi_fu_3298_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_206_reg_3294;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_207_phi_fu_3309_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_12_reg_15255, grp_dr2_plus_dpt_int_cap_fu_4442_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_207_reg_3305)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_12_reg_15255 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_207_phi_fu_3309_p4 <= grp_dr2_plus_dpt_int_cap_fu_4442_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_207_phi_fu_3309_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_207_reg_3305;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_208_phi_fu_3320_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_13_reg_15265, grp_dr2_plus_dpt_int_cap_fu_4452_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_208_reg_3316)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_13_reg_15265 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_208_phi_fu_3320_p4 <= grp_dr2_plus_dpt_int_cap_fu_4452_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_208_phi_fu_3320_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_208_reg_3316;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_209_phi_fu_3331_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_13_reg_15285, grp_dr2_plus_dpt_int_cap_fu_4462_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_209_reg_3327)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_13_reg_15285 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_209_phi_fu_3331_p4 <= grp_dr2_plus_dpt_int_cap_fu_4462_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_209_phi_fu_3331_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_209_reg_3327;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_210_phi_fu_3342_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_1_reg_15295, grp_dr2_plus_dpt_int_cap_fu_4472_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_210_reg_3338)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_1_reg_15295 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_210_phi_fu_3342_p4 <= grp_dr2_plus_dpt_int_cap_fu_4472_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_210_phi_fu_3342_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_210_reg_3338;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_211_phi_fu_3353_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_2_reg_15305, grp_dr2_plus_dpt_int_cap_fu_4482_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_211_reg_3349)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_2_reg_15305 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_211_phi_fu_3353_p4 <= grp_dr2_plus_dpt_int_cap_fu_4482_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_211_phi_fu_3353_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_211_reg_3349;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_212_phi_fu_3364_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_3_reg_15315, grp_dr2_plus_dpt_int_cap_fu_4492_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_212_reg_3360)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_3_reg_15315 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_212_phi_fu_3364_p4 <= grp_dr2_plus_dpt_int_cap_fu_4492_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_212_phi_fu_3364_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_212_reg_3360;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_213_phi_fu_3375_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_4_reg_15325, grp_dr2_plus_dpt_int_cap_fu_4502_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_213_reg_3371)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_4_reg_15325 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_213_phi_fu_3375_p4 <= grp_dr2_plus_dpt_int_cap_fu_4502_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_213_phi_fu_3375_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_213_reg_3371;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_214_phi_fu_3386_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_5_reg_15335, grp_dr2_plus_dpt_int_cap_fu_4512_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_214_reg_3382)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_5_reg_15335 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_214_phi_fu_3386_p4 <= grp_dr2_plus_dpt_int_cap_fu_4512_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_214_phi_fu_3386_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_214_reg_3382;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_215_phi_fu_3397_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_6_reg_15345, grp_dr2_plus_dpt_int_cap_fu_4522_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_215_reg_3393)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_6_reg_15345 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_215_phi_fu_3397_p4 <= grp_dr2_plus_dpt_int_cap_fu_4522_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_215_phi_fu_3397_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_215_reg_3393;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_216_phi_fu_3408_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_7_reg_15355, grp_dr2_plus_dpt_int_cap_fu_4532_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_216_reg_3404)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_7_reg_15355 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_216_phi_fu_3408_p4 <= grp_dr2_plus_dpt_int_cap_fu_4532_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_216_phi_fu_3408_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_216_reg_3404;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_217_phi_fu_3419_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_8_reg_15365, grp_dr2_plus_dpt_int_cap_fu_4542_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_217_reg_3415)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_8_reg_15365 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_217_phi_fu_3419_p4 <= grp_dr2_plus_dpt_int_cap_fu_4542_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_217_phi_fu_3419_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_217_reg_3415;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_218_phi_fu_3430_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_9_reg_15375, grp_dr2_plus_dpt_int_cap_fu_4552_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_218_reg_3426)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_9_reg_15375 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_218_phi_fu_3430_p4 <= grp_dr2_plus_dpt_int_cap_fu_4552_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_218_phi_fu_3430_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_218_reg_3426;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_219_phi_fu_3441_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_s_reg_15385, grp_dr2_plus_dpt_int_cap_fu_4562_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_219_reg_3437)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_s_reg_15385 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_219_phi_fu_3441_p4 <= grp_dr2_plus_dpt_int_cap_fu_4562_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_219_phi_fu_3441_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_219_reg_3437;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_220_phi_fu_3452_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_10_reg_15395, grp_dr2_plus_dpt_int_cap_fu_4572_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_220_reg_3448)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_10_reg_15395 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_220_phi_fu_3452_p4 <= grp_dr2_plus_dpt_int_cap_fu_4572_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_220_phi_fu_3452_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_220_reg_3448;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_221_phi_fu_3463_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_11_reg_15405, grp_dr2_plus_dpt_int_cap_fu_4582_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_221_reg_3459)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_11_reg_15405 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_221_phi_fu_3463_p4 <= grp_dr2_plus_dpt_int_cap_fu_4582_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_221_phi_fu_3463_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_221_reg_3459;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_222_phi_fu_3474_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_12_reg_15415, grp_dr2_plus_dpt_int_cap_fu_4592_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_222_reg_3470)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_12_reg_15415 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_222_phi_fu_3474_p4 <= grp_dr2_plus_dpt_int_cap_fu_4592_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_222_phi_fu_3474_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_222_reg_3470;
        end if; 
    end process;


    ap_phi_mux_calo_track_drval_cut_223_phi_fu_3485_p4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_14_13_reg_15425, grp_dr2_plus_dpt_int_cap_fu_4602_ap_return, ap_block_pp0_stage1, ap_phi_reg_pp0_iter1_calo_track_drval_cut_223_reg_3481)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (tmp_29_14_13_reg_15425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_calo_track_drval_cut_223_phi_fu_3485_p4 <= grp_dr2_plus_dpt_int_cap_fu_4602_ap_return;
        else 
            ap_phi_mux_calo_track_drval_cut_223_phi_fu_3485_p4 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_223_reg_3481;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_calo_track_drval_cut_100_reg_2128 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_101_reg_2139 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_102_reg_2150 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_103_reg_2161 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_104_reg_2172 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_105_reg_2183 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_106_reg_2194 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_107_reg_2205 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_108_reg_2216 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_109_reg_2227 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_10_reg_1138 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_110_reg_2238 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_111_reg_2249 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_112_reg_2260 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_113_reg_2271 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_114_reg_2282 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_115_reg_2293 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_116_reg_2304 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_117_reg_2315 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_118_reg_2326 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_119_reg_2337 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_11_reg_1149 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_120_reg_2348 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_121_reg_2359 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_122_reg_2370 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_123_reg_2381 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_124_reg_2392 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_125_reg_2403 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_126_reg_2414 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_127_reg_2425 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_128_reg_2436 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_129_reg_2447 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_12_reg_1160 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_130_reg_2458 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_131_reg_2469 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_132_reg_2480 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_133_reg_2491 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_134_reg_2502 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_135_reg_2513 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_136_reg_2524 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_137_reg_2535 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_138_reg_2546 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_139_reg_2557 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_13_reg_1171 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_140_reg_2568 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_141_reg_2579 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_142_reg_2590 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_143_reg_2601 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_144_reg_2612 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_145_reg_2623 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_146_reg_2634 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_147_reg_2645 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_148_reg_2656 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_149_reg_2667 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_14_reg_1182 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_150_reg_2678 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_151_reg_2689 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_152_reg_2700 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_153_reg_2711 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_154_reg_2722 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_155_reg_2733 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_156_reg_2744 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_157_reg_2755 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_158_reg_2766 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_159_reg_2777 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_15_reg_1193 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_160_reg_2788 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_161_reg_2799 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_162_reg_2810 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_163_reg_2821 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_164_reg_2832 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_165_reg_2843 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_166_reg_2854 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_167_reg_2865 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_168_reg_2876 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_169_reg_2887 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_16_reg_1204 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_170_reg_2898 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_171_reg_2909 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_172_reg_2920 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_173_reg_2931 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_174_reg_2942 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_175_reg_2953 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_176_reg_2964 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_177_reg_2975 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_178_reg_2986 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_179_reg_2997 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_17_reg_1215 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_180_reg_3008 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_181_reg_3019 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_182_reg_3030 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_183_reg_3041 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_184_reg_3052 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_185_reg_3063 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_186_reg_3074 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_187_reg_3085 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_188_reg_3096 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_189_reg_3107 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_18_reg_1226 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_190_reg_3118 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_191_reg_3129 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_192_reg_3140 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_193_reg_3151 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_194_reg_3162 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_195_reg_3173 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_196_reg_3184 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_197_reg_3195 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_198_reg_3206 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_199_reg_3217 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_19_reg_1237 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_1_reg_1028 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_200_reg_3228 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_201_reg_3239 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_202_reg_3250 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_203_reg_3261 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_204_reg_3272 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_205_reg_3283 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_206_reg_3294 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_207_reg_3305 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_208_reg_3316 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_209_reg_3327 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_20_reg_1248 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_210_reg_3338 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_211_reg_3349 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_212_reg_3360 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_213_reg_3371 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_214_reg_3382 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_215_reg_3393 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_216_reg_3404 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_217_reg_3415 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_218_reg_3426 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_219_reg_3437 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_21_reg_1259 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_220_reg_3448 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_221_reg_3459 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_222_reg_3470 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_223_reg_3481 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_224_reg_1127 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_22_reg_1270 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_23_reg_1281 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_24_reg_1292 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_25_reg_1303 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_26_reg_1314 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_27_reg_1325 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_28_reg_1336 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_29_reg_1347 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_2_reg_1039 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_30_reg_1358 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_31_reg_1369 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_32_reg_1380 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_33_reg_1391 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_34_reg_1402 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_35_reg_1413 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_36_reg_1424 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_37_reg_1435 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_38_reg_1446 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_39_reg_1457 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_3_reg_1050 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_40_reg_1468 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_41_reg_1479 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_42_reg_1490 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_43_reg_1501 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_44_reg_1512 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_45_reg_1523 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_46_reg_1534 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_47_reg_1545 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_48_reg_1556 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_49_reg_1567 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_4_reg_1061 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_50_reg_1578 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_51_reg_1589 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_52_reg_1600 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_53_reg_1611 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_54_reg_1622 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_55_reg_1633 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_56_reg_1644 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_57_reg_1655 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_58_reg_1666 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_59_reg_1677 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_5_reg_1072 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_60_reg_1688 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_61_reg_1699 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_62_reg_1710 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_63_reg_1721 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_64_reg_1732 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_65_reg_1743 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_66_reg_1754 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_67_reg_1765 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_68_reg_1776 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_69_reg_1787 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_6_reg_1083 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_70_reg_1798 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_71_reg_1809 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_72_reg_1820 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_73_reg_1831 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_74_reg_1842 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_75_reg_1853 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_76_reg_1864 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_77_reg_1875 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_78_reg_1886 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_79_reg_1897 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_7_reg_1094 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_80_reg_1908 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_81_reg_1919 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_82_reg_1930 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_83_reg_1941 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_84_reg_1952 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_85_reg_1963 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_86_reg_1974 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_87_reg_1985 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_88_reg_1996 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_89_reg_2007 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_8_reg_1105 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_90_reg_2018 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_91_reg_2029 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_92_reg_2040 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_93_reg_2051 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_94_reg_2062 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_95_reg_2073 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_96_reg_2084 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_97_reg_2095 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_98_reg_2106 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_99_reg_2117 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_9_reg_1116 <= "XXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_calo_track_drval_cut_reg_1017 <= "XXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= calo_track_drval_0_43_fu_8820_p1;
    ap_return_1 <= calo_track_drval_0_16_fu_8823_p1;
    ap_return_10 <= calo_track_drval_0_34_fu_8850_p1;
    ap_return_100 <= calo_track_drval_6_34_fu_9120_p1;
    ap_return_101 <= calo_track_drval_6_36_fu_9123_p1;
    ap_return_102 <= calo_track_drval_6_38_fu_9126_p1;
    ap_return_103 <= calo_track_drval_6_40_fu_9129_p1;
    ap_return_104 <= calo_track_drval_6_42_fu_9132_p1;
    ap_return_105 <= calo_track_drval_7_43_fu_9135_p1;
    ap_return_106 <= calo_track_drval_7_16_fu_9138_p1;
    ap_return_107 <= calo_track_drval_7_18_fu_9141_p1;
    ap_return_108 <= calo_track_drval_7_20_fu_9144_p1;
    ap_return_109 <= calo_track_drval_7_22_fu_9147_p1;
    ap_return_11 <= calo_track_drval_0_36_fu_8853_p1;
    ap_return_110 <= calo_track_drval_7_24_fu_9150_p1;
    ap_return_111 <= calo_track_drval_7_26_fu_9153_p1;
    ap_return_112 <= calo_track_drval_7_28_fu_9156_p1;
    ap_return_113 <= calo_track_drval_7_30_fu_9159_p1;
    ap_return_114 <= calo_track_drval_7_32_fu_9162_p1;
    ap_return_115 <= calo_track_drval_7_34_fu_9165_p1;
    ap_return_116 <= calo_track_drval_7_36_fu_9168_p1;
    ap_return_117 <= calo_track_drval_7_38_fu_9171_p1;
    ap_return_118 <= calo_track_drval_7_40_fu_9174_p1;
    ap_return_119 <= calo_track_drval_7_42_fu_9177_p1;
    ap_return_12 <= calo_track_drval_0_38_fu_8856_p1;
    ap_return_120 <= calo_track_drval_8_43_fu_9180_p1;
    ap_return_121 <= calo_track_drval_8_16_fu_9183_p1;
    ap_return_122 <= calo_track_drval_8_18_fu_9186_p1;
    ap_return_123 <= calo_track_drval_8_20_fu_9189_p1;
    ap_return_124 <= calo_track_drval_8_22_fu_9192_p1;
    ap_return_125 <= calo_track_drval_8_24_fu_9195_p1;
    ap_return_126 <= calo_track_drval_8_26_fu_9198_p1;
    ap_return_127 <= calo_track_drval_8_28_fu_9201_p1;
    ap_return_128 <= calo_track_drval_8_30_fu_9204_p1;
    ap_return_129 <= calo_track_drval_8_32_fu_9207_p1;
    ap_return_13 <= calo_track_drval_0_40_fu_8859_p1;
    ap_return_130 <= calo_track_drval_8_34_fu_9210_p1;
    ap_return_131 <= calo_track_drval_8_36_fu_9213_p1;
    ap_return_132 <= calo_track_drval_8_38_fu_9216_p1;
    ap_return_133 <= calo_track_drval_8_40_fu_9219_p1;
    ap_return_134 <= calo_track_drval_8_42_fu_9222_p1;
    ap_return_135 <= calo_track_drval_9_43_fu_9225_p1;
    ap_return_136 <= calo_track_drval_9_16_fu_9228_p1;
    ap_return_137 <= calo_track_drval_9_18_fu_9231_p1;
    ap_return_138 <= calo_track_drval_9_20_fu_9234_p1;
    ap_return_139 <= calo_track_drval_9_22_fu_9237_p1;
    ap_return_14 <= calo_track_drval_0_42_fu_8862_p1;
    ap_return_140 <= calo_track_drval_9_24_fu_9240_p1;
    ap_return_141 <= calo_track_drval_9_26_fu_9243_p1;
    ap_return_142 <= calo_track_drval_9_28_fu_9246_p1;
    ap_return_143 <= calo_track_drval_9_30_fu_9249_p1;
    ap_return_144 <= calo_track_drval_9_32_fu_9252_p1;
    ap_return_145 <= calo_track_drval_9_34_fu_9255_p1;
    ap_return_146 <= calo_track_drval_9_36_fu_9258_p1;
    ap_return_147 <= calo_track_drval_9_38_fu_9261_p1;
    ap_return_148 <= calo_track_drval_9_40_fu_9264_p1;
    ap_return_149 <= calo_track_drval_9_42_fu_9267_p1;
    ap_return_15 <= calo_track_drval_1_43_fu_8865_p1;
    ap_return_150 <= calo_track_drval_10_43_fu_9270_p1;
    ap_return_151 <= calo_track_drval_10_16_fu_9273_p1;
    ap_return_152 <= calo_track_drval_10_18_fu_9276_p1;
    ap_return_153 <= calo_track_drval_10_20_fu_9279_p1;
    ap_return_154 <= calo_track_drval_10_22_fu_9282_p1;
    ap_return_155 <= calo_track_drval_10_24_fu_9285_p1;
    ap_return_156 <= calo_track_drval_10_26_fu_9288_p1;
    ap_return_157 <= calo_track_drval_10_28_fu_9291_p1;
    ap_return_158 <= calo_track_drval_10_30_fu_9294_p1;
    ap_return_159 <= calo_track_drval_10_32_fu_9297_p1;
    ap_return_16 <= calo_track_drval_1_16_fu_8868_p1;
    ap_return_160 <= calo_track_drval_10_34_fu_9300_p1;
    ap_return_161 <= calo_track_drval_10_36_fu_9303_p1;
    ap_return_162 <= calo_track_drval_10_38_fu_9306_p1;
    ap_return_163 <= calo_track_drval_10_40_fu_9309_p1;
    ap_return_164 <= calo_track_drval_10_42_fu_9312_p1;
    ap_return_165 <= calo_track_drval_11_43_fu_9315_p1;
    ap_return_166 <= calo_track_drval_11_16_fu_9318_p1;
    ap_return_167 <= calo_track_drval_11_18_fu_9321_p1;
    ap_return_168 <= calo_track_drval_11_20_fu_9324_p1;
    ap_return_169 <= calo_track_drval_11_22_fu_9327_p1;
    ap_return_17 <= calo_track_drval_1_18_fu_8871_p1;
    ap_return_170 <= calo_track_drval_11_24_fu_9330_p1;
    ap_return_171 <= calo_track_drval_11_26_fu_9333_p1;
    ap_return_172 <= calo_track_drval_11_28_fu_9336_p1;
    ap_return_173 <= calo_track_drval_11_30_fu_9339_p1;
    ap_return_174 <= calo_track_drval_11_32_fu_9342_p1;
    ap_return_175 <= calo_track_drval_11_34_fu_9345_p1;
    ap_return_176 <= calo_track_drval_11_36_fu_9348_p1;
    ap_return_177 <= calo_track_drval_11_38_fu_9351_p1;
    ap_return_178 <= calo_track_drval_11_40_fu_9354_p1;
    ap_return_179 <= calo_track_drval_11_42_fu_9357_p1;
    ap_return_18 <= calo_track_drval_1_20_fu_8874_p1;
    ap_return_180 <= calo_track_drval_12_43_fu_9360_p1;
    ap_return_181 <= calo_track_drval_12_16_fu_9363_p1;
    ap_return_182 <= calo_track_drval_12_18_fu_9366_p1;
    ap_return_183 <= calo_track_drval_12_20_fu_9369_p1;
    ap_return_184 <= calo_track_drval_12_22_fu_9372_p1;
    ap_return_185 <= calo_track_drval_12_24_fu_9375_p1;
    ap_return_186 <= calo_track_drval_12_26_fu_9378_p1;
    ap_return_187 <= calo_track_drval_12_28_fu_9381_p1;
    ap_return_188 <= calo_track_drval_12_30_fu_9384_p1;
    ap_return_189 <= calo_track_drval_12_32_fu_9387_p1;
    ap_return_19 <= calo_track_drval_1_22_fu_8877_p1;
    ap_return_190 <= calo_track_drval_12_34_fu_9390_p1;
    ap_return_191 <= calo_track_drval_12_36_fu_9393_p1;
    ap_return_192 <= calo_track_drval_12_38_fu_9396_p1;
    ap_return_193 <= calo_track_drval_12_40_fu_9399_p1;
    ap_return_194 <= calo_track_drval_12_42_fu_9402_p1;
    ap_return_195 <= calo_track_drval_13_43_fu_9405_p1;
    ap_return_196 <= calo_track_drval_13_16_fu_9408_p1;
    ap_return_197 <= calo_track_drval_13_18_fu_9411_p1;
    ap_return_198 <= calo_track_drval_13_20_fu_9414_p1;
    ap_return_199 <= calo_track_drval_13_22_fu_9417_p1;
    ap_return_2 <= calo_track_drval_0_18_fu_8826_p1;
    ap_return_20 <= calo_track_drval_1_24_fu_8880_p1;
    ap_return_200 <= calo_track_drval_13_24_fu_9420_p1;
    ap_return_201 <= calo_track_drval_13_26_fu_9423_p1;
    ap_return_202 <= calo_track_drval_13_28_fu_9426_p1;
    ap_return_203 <= calo_track_drval_13_30_fu_9429_p1;
    ap_return_204 <= calo_track_drval_13_32_fu_9432_p1;
    ap_return_205 <= calo_track_drval_13_34_fu_9435_p1;
    ap_return_206 <= calo_track_drval_13_36_fu_9438_p1;
    ap_return_207 <= calo_track_drval_13_38_fu_9441_p1;
    ap_return_208 <= calo_track_drval_13_40_fu_9444_p1;
    ap_return_209 <= calo_track_drval_13_42_fu_9447_p1;
    ap_return_21 <= calo_track_drval_1_26_fu_8883_p1;
    ap_return_210 <= calo_track_drval_14_43_fu_9450_p1;
    ap_return_211 <= calo_track_drval_14_16_fu_9453_p1;
    ap_return_212 <= calo_track_drval_14_18_fu_9456_p1;
    ap_return_213 <= calo_track_drval_14_20_fu_9459_p1;
    ap_return_214 <= calo_track_drval_14_22_fu_9462_p1;
    ap_return_215 <= calo_track_drval_14_24_fu_9465_p1;
    ap_return_216 <= calo_track_drval_14_26_fu_9468_p1;
    ap_return_217 <= calo_track_drval_14_28_fu_9471_p1;
    ap_return_218 <= calo_track_drval_14_30_fu_9474_p1;
    ap_return_219 <= calo_track_drval_14_32_fu_9477_p1;
    ap_return_22 <= calo_track_drval_1_28_fu_8886_p1;
    ap_return_220 <= calo_track_drval_14_34_fu_9480_p1;
    ap_return_221 <= calo_track_drval_14_36_fu_9483_p1;
    ap_return_222 <= calo_track_drval_14_38_fu_9486_p1;
    ap_return_223 <= calo_track_drval_14_40_fu_9489_p1;
    ap_return_224 <= calo_track_drval_14_42_fu_9492_p1;
    ap_return_225 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_reg_1017;
    ap_return_226 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_1_reg_1028;
    ap_return_227 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_2_reg_1039;
    ap_return_228 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_3_reg_1050;
    ap_return_229 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_4_reg_1061;
    ap_return_23 <= calo_track_drval_1_30_fu_8889_p1;
    ap_return_230 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_5_reg_1072;
    ap_return_231 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_6_reg_1083;
    ap_return_232 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_7_reg_1094;
    ap_return_233 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_8_reg_1105;
    ap_return_234 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_9_reg_1116;
    ap_return_235 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_224_reg_1127;
    ap_return_236 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_10_reg_1138;
    ap_return_237 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_11_reg_1149;
    ap_return_238 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_12_reg_1160;
    ap_return_239 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_13_reg_1171;
    ap_return_24 <= calo_track_drval_1_32_fu_8892_p1;
    ap_return_240 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_14_reg_1182;
    ap_return_241 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_15_reg_1193;
    ap_return_242 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_16_reg_1204;
    ap_return_243 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_17_reg_1215;
    ap_return_244 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_18_reg_1226;
    ap_return_245 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_19_reg_1237;
    ap_return_246 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_20_reg_1248;
    ap_return_247 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_21_reg_1259;
    ap_return_248 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_22_reg_1270;
    ap_return_249 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_23_reg_1281;
    ap_return_25 <= calo_track_drval_1_34_fu_8895_p1;
    ap_return_250 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_24_reg_1292;
    ap_return_251 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_25_reg_1303;
    ap_return_252 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_26_reg_1314;
    ap_return_253 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_27_reg_1325;
    ap_return_254 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_28_reg_1336;
    ap_return_255 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_29_reg_1347;
    ap_return_256 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_30_reg_1358;
    ap_return_257 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_31_reg_1369;
    ap_return_258 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_32_reg_1380;
    ap_return_259 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_33_reg_1391;
    ap_return_26 <= calo_track_drval_1_36_fu_8898_p1;
    ap_return_260 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_34_reg_1402;
    ap_return_261 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_35_reg_1413;
    ap_return_262 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_36_reg_1424;
    ap_return_263 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_37_reg_1435;
    ap_return_264 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_38_reg_1446;
    ap_return_265 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_39_reg_1457;
    ap_return_266 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_40_reg_1468;
    ap_return_267 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_41_reg_1479;
    ap_return_268 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_42_reg_1490;
    ap_return_269 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_43_reg_1501;
    ap_return_27 <= calo_track_drval_1_38_fu_8901_p1;
    ap_return_270 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_44_reg_1512;
    ap_return_271 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_45_reg_1523;
    ap_return_272 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_46_reg_1534;
    ap_return_273 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_47_reg_1545;
    ap_return_274 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_48_reg_1556;
    ap_return_275 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_49_reg_1567;
    ap_return_276 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_50_reg_1578;
    ap_return_277 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_51_reg_1589;
    ap_return_278 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_52_reg_1600;
    ap_return_279 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_53_reg_1611;
    ap_return_28 <= calo_track_drval_1_40_fu_8904_p1;
    ap_return_280 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_54_reg_1622;
    ap_return_281 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_55_reg_1633;
    ap_return_282 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_56_reg_1644;
    ap_return_283 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_57_reg_1655;
    ap_return_284 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_58_reg_1666;
    ap_return_285 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_59_reg_1677;
    ap_return_286 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_60_reg_1688;
    ap_return_287 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_61_reg_1699;
    ap_return_288 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_62_reg_1710;
    ap_return_289 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_63_reg_1721;
    ap_return_29 <= calo_track_drval_1_42_fu_8907_p1;
    ap_return_290 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_64_reg_1732;
    ap_return_291 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_65_reg_1743;
    ap_return_292 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_66_reg_1754;
    ap_return_293 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_67_reg_1765;
    ap_return_294 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_68_reg_1776;
    ap_return_295 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_69_reg_1787;
    ap_return_296 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_70_reg_1798;
    ap_return_297 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_71_reg_1809;
    ap_return_298 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_72_reg_1820;
    ap_return_299 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_73_reg_1831;
    ap_return_3 <= calo_track_drval_0_20_fu_8829_p1;
    ap_return_30 <= calo_track_drval_2_43_fu_8910_p1;
    ap_return_300 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_74_reg_1842;
    ap_return_301 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_75_reg_1853;
    ap_return_302 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_76_reg_1864;
    ap_return_303 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_77_reg_1875;
    ap_return_304 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_78_reg_1886;
    ap_return_305 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_79_reg_1897;
    ap_return_306 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_80_reg_1908;
    ap_return_307 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_81_reg_1919;
    ap_return_308 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_82_reg_1930;
    ap_return_309 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_83_reg_1941;
    ap_return_31 <= calo_track_drval_2_16_fu_8913_p1;
    ap_return_310 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_84_reg_1952;
    ap_return_311 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_85_reg_1963;
    ap_return_312 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_86_reg_1974;
    ap_return_313 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_87_reg_1985;
    ap_return_314 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_88_reg_1996;
    ap_return_315 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_89_reg_2007;
    ap_return_316 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_90_reg_2018;
    ap_return_317 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_91_reg_2029;
    ap_return_318 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_92_reg_2040;
    ap_return_319 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_93_reg_2051;
    ap_return_32 <= calo_track_drval_2_18_fu_8916_p1;
    ap_return_320 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_94_reg_2062;
    ap_return_321 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_95_reg_2073;
    ap_return_322 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_96_reg_2084;
    ap_return_323 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_97_reg_2095;
    ap_return_324 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_98_reg_2106;
    ap_return_325 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_99_reg_2117;
    ap_return_326 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_100_reg_2128;
    ap_return_327 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_101_reg_2139;
    ap_return_328 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_102_reg_2150;
    ap_return_329 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_103_reg_2161;
    ap_return_33 <= calo_track_drval_2_20_fu_8919_p1;
    ap_return_330 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_104_reg_2172;
    ap_return_331 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_105_reg_2183;
    ap_return_332 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_106_reg_2194;
    ap_return_333 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_107_reg_2205;
    ap_return_334 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_108_reg_2216;
    ap_return_335 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_109_reg_2227;
    ap_return_336 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_110_reg_2238;
    ap_return_337 <= ap_phi_reg_pp0_iter1_calo_track_drval_cut_111_reg_2249;
    ap_return_338 <= ap_phi_mux_calo_track_drval_cut_112_phi_fu_2264_p4;
    ap_return_339 <= ap_phi_mux_calo_track_drval_cut_113_phi_fu_2275_p4;
    ap_return_34 <= calo_track_drval_2_22_fu_8922_p1;
    ap_return_340 <= ap_phi_mux_calo_track_drval_cut_114_phi_fu_2286_p4;
    ap_return_341 <= ap_phi_mux_calo_track_drval_cut_115_phi_fu_2297_p4;
    ap_return_342 <= ap_phi_mux_calo_track_drval_cut_116_phi_fu_2308_p4;
    ap_return_343 <= ap_phi_mux_calo_track_drval_cut_117_phi_fu_2319_p4;
    ap_return_344 <= ap_phi_mux_calo_track_drval_cut_118_phi_fu_2330_p4;
    ap_return_345 <= ap_phi_mux_calo_track_drval_cut_119_phi_fu_2341_p4;
    ap_return_346 <= ap_phi_mux_calo_track_drval_cut_120_phi_fu_2352_p4;
    ap_return_347 <= ap_phi_mux_calo_track_drval_cut_121_phi_fu_2363_p4;
    ap_return_348 <= ap_phi_mux_calo_track_drval_cut_122_phi_fu_2374_p4;
    ap_return_349 <= ap_phi_mux_calo_track_drval_cut_123_phi_fu_2385_p4;
    ap_return_35 <= calo_track_drval_2_24_fu_8925_p1;
    ap_return_350 <= ap_phi_mux_calo_track_drval_cut_124_phi_fu_2396_p4;
    ap_return_351 <= ap_phi_mux_calo_track_drval_cut_125_phi_fu_2407_p4;
    ap_return_352 <= ap_phi_mux_calo_track_drval_cut_126_phi_fu_2418_p4;
    ap_return_353 <= ap_phi_mux_calo_track_drval_cut_127_phi_fu_2429_p4;
    ap_return_354 <= ap_phi_mux_calo_track_drval_cut_128_phi_fu_2440_p4;
    ap_return_355 <= ap_phi_mux_calo_track_drval_cut_129_phi_fu_2451_p4;
    ap_return_356 <= ap_phi_mux_calo_track_drval_cut_130_phi_fu_2462_p4;
    ap_return_357 <= ap_phi_mux_calo_track_drval_cut_131_phi_fu_2473_p4;
    ap_return_358 <= ap_phi_mux_calo_track_drval_cut_132_phi_fu_2484_p4;
    ap_return_359 <= ap_phi_mux_calo_track_drval_cut_133_phi_fu_2495_p4;
    ap_return_36 <= calo_track_drval_2_26_fu_8928_p1;
    ap_return_360 <= ap_phi_mux_calo_track_drval_cut_134_phi_fu_2506_p4;
    ap_return_361 <= ap_phi_mux_calo_track_drval_cut_135_phi_fu_2517_p4;
    ap_return_362 <= ap_phi_mux_calo_track_drval_cut_136_phi_fu_2528_p4;
    ap_return_363 <= ap_phi_mux_calo_track_drval_cut_137_phi_fu_2539_p4;
    ap_return_364 <= ap_phi_mux_calo_track_drval_cut_138_phi_fu_2550_p4;
    ap_return_365 <= ap_phi_mux_calo_track_drval_cut_139_phi_fu_2561_p4;
    ap_return_366 <= ap_phi_mux_calo_track_drval_cut_140_phi_fu_2572_p4;
    ap_return_367 <= ap_phi_mux_calo_track_drval_cut_141_phi_fu_2583_p4;
    ap_return_368 <= ap_phi_mux_calo_track_drval_cut_142_phi_fu_2594_p4;
    ap_return_369 <= ap_phi_mux_calo_track_drval_cut_143_phi_fu_2605_p4;
    ap_return_37 <= calo_track_drval_2_28_fu_8931_p1;
    ap_return_370 <= ap_phi_mux_calo_track_drval_cut_144_phi_fu_2616_p4;
    ap_return_371 <= ap_phi_mux_calo_track_drval_cut_145_phi_fu_2627_p4;
    ap_return_372 <= ap_phi_mux_calo_track_drval_cut_146_phi_fu_2638_p4;
    ap_return_373 <= ap_phi_mux_calo_track_drval_cut_147_phi_fu_2649_p4;
    ap_return_374 <= ap_phi_mux_calo_track_drval_cut_148_phi_fu_2660_p4;
    ap_return_375 <= ap_phi_mux_calo_track_drval_cut_149_phi_fu_2671_p4;
    ap_return_376 <= ap_phi_mux_calo_track_drval_cut_150_phi_fu_2682_p4;
    ap_return_377 <= ap_phi_mux_calo_track_drval_cut_151_phi_fu_2693_p4;
    ap_return_378 <= ap_phi_mux_calo_track_drval_cut_152_phi_fu_2704_p4;
    ap_return_379 <= ap_phi_mux_calo_track_drval_cut_153_phi_fu_2715_p4;
    ap_return_38 <= calo_track_drval_2_30_fu_8934_p1;
    ap_return_380 <= ap_phi_mux_calo_track_drval_cut_154_phi_fu_2726_p4;
    ap_return_381 <= ap_phi_mux_calo_track_drval_cut_155_phi_fu_2737_p4;
    ap_return_382 <= ap_phi_mux_calo_track_drval_cut_156_phi_fu_2748_p4;
    ap_return_383 <= ap_phi_mux_calo_track_drval_cut_157_phi_fu_2759_p4;
    ap_return_384 <= ap_phi_mux_calo_track_drval_cut_158_phi_fu_2770_p4;
    ap_return_385 <= ap_phi_mux_calo_track_drval_cut_159_phi_fu_2781_p4;
    ap_return_386 <= ap_phi_mux_calo_track_drval_cut_160_phi_fu_2792_p4;
    ap_return_387 <= ap_phi_mux_calo_track_drval_cut_161_phi_fu_2803_p4;
    ap_return_388 <= ap_phi_mux_calo_track_drval_cut_162_phi_fu_2814_p4;
    ap_return_389 <= ap_phi_mux_calo_track_drval_cut_163_phi_fu_2825_p4;
    ap_return_39 <= calo_track_drval_2_32_fu_8937_p1;
    ap_return_390 <= ap_phi_mux_calo_track_drval_cut_164_phi_fu_2836_p4;
    ap_return_391 <= ap_phi_mux_calo_track_drval_cut_165_phi_fu_2847_p4;
    ap_return_392 <= ap_phi_mux_calo_track_drval_cut_166_phi_fu_2858_p4;
    ap_return_393 <= ap_phi_mux_calo_track_drval_cut_167_phi_fu_2869_p4;
    ap_return_394 <= ap_phi_mux_calo_track_drval_cut_168_phi_fu_2880_p4;
    ap_return_395 <= ap_phi_mux_calo_track_drval_cut_169_phi_fu_2891_p4;
    ap_return_396 <= ap_phi_mux_calo_track_drval_cut_170_phi_fu_2902_p4;
    ap_return_397 <= ap_phi_mux_calo_track_drval_cut_171_phi_fu_2913_p4;
    ap_return_398 <= ap_phi_mux_calo_track_drval_cut_172_phi_fu_2924_p4;
    ap_return_399 <= ap_phi_mux_calo_track_drval_cut_173_phi_fu_2935_p4;
    ap_return_4 <= calo_track_drval_0_22_fu_8832_p1;
    ap_return_40 <= calo_track_drval_2_34_fu_8940_p1;
    ap_return_400 <= ap_phi_mux_calo_track_drval_cut_174_phi_fu_2946_p4;
    ap_return_401 <= ap_phi_mux_calo_track_drval_cut_175_phi_fu_2957_p4;
    ap_return_402 <= ap_phi_mux_calo_track_drval_cut_176_phi_fu_2968_p4;
    ap_return_403 <= ap_phi_mux_calo_track_drval_cut_177_phi_fu_2979_p4;
    ap_return_404 <= ap_phi_mux_calo_track_drval_cut_178_phi_fu_2990_p4;
    ap_return_405 <= ap_phi_mux_calo_track_drval_cut_179_phi_fu_3001_p4;
    ap_return_406 <= ap_phi_mux_calo_track_drval_cut_180_phi_fu_3012_p4;
    ap_return_407 <= ap_phi_mux_calo_track_drval_cut_181_phi_fu_3023_p4;
    ap_return_408 <= ap_phi_mux_calo_track_drval_cut_182_phi_fu_3034_p4;
    ap_return_409 <= ap_phi_mux_calo_track_drval_cut_183_phi_fu_3045_p4;
    ap_return_41 <= calo_track_drval_2_36_fu_8943_p1;
    ap_return_410 <= ap_phi_mux_calo_track_drval_cut_184_phi_fu_3056_p4;
    ap_return_411 <= ap_phi_mux_calo_track_drval_cut_185_phi_fu_3067_p4;
    ap_return_412 <= ap_phi_mux_calo_track_drval_cut_186_phi_fu_3078_p4;
    ap_return_413 <= ap_phi_mux_calo_track_drval_cut_187_phi_fu_3089_p4;
    ap_return_414 <= ap_phi_mux_calo_track_drval_cut_188_phi_fu_3100_p4;
    ap_return_415 <= ap_phi_mux_calo_track_drval_cut_189_phi_fu_3111_p4;
    ap_return_416 <= ap_phi_mux_calo_track_drval_cut_190_phi_fu_3122_p4;
    ap_return_417 <= ap_phi_mux_calo_track_drval_cut_191_phi_fu_3133_p4;
    ap_return_418 <= ap_phi_mux_calo_track_drval_cut_192_phi_fu_3144_p4;
    ap_return_419 <= ap_phi_mux_calo_track_drval_cut_193_phi_fu_3155_p4;
    ap_return_42 <= calo_track_drval_2_38_fu_8946_p1;
    ap_return_420 <= ap_phi_mux_calo_track_drval_cut_194_phi_fu_3166_p4;
    ap_return_421 <= ap_phi_mux_calo_track_drval_cut_195_phi_fu_3177_p4;
    ap_return_422 <= ap_phi_mux_calo_track_drval_cut_196_phi_fu_3188_p4;
    ap_return_423 <= ap_phi_mux_calo_track_drval_cut_197_phi_fu_3199_p4;
    ap_return_424 <= ap_phi_mux_calo_track_drval_cut_198_phi_fu_3210_p4;
    ap_return_425 <= ap_phi_mux_calo_track_drval_cut_199_phi_fu_3221_p4;
    ap_return_426 <= ap_phi_mux_calo_track_drval_cut_200_phi_fu_3232_p4;
    ap_return_427 <= ap_phi_mux_calo_track_drval_cut_201_phi_fu_3243_p4;
    ap_return_428 <= ap_phi_mux_calo_track_drval_cut_202_phi_fu_3254_p4;
    ap_return_429 <= ap_phi_mux_calo_track_drval_cut_203_phi_fu_3265_p4;
    ap_return_43 <= calo_track_drval_2_40_fu_8949_p1;
    ap_return_430 <= ap_phi_mux_calo_track_drval_cut_204_phi_fu_3276_p4;
    ap_return_431 <= ap_phi_mux_calo_track_drval_cut_205_phi_fu_3287_p4;
    ap_return_432 <= ap_phi_mux_calo_track_drval_cut_206_phi_fu_3298_p4;
    ap_return_433 <= ap_phi_mux_calo_track_drval_cut_207_phi_fu_3309_p4;
    ap_return_434 <= ap_phi_mux_calo_track_drval_cut_208_phi_fu_3320_p4;
    ap_return_435 <= ap_phi_mux_calo_track_drval_cut_209_phi_fu_3331_p4;
    ap_return_436 <= ap_phi_mux_calo_track_drval_cut_210_phi_fu_3342_p4;
    ap_return_437 <= ap_phi_mux_calo_track_drval_cut_211_phi_fu_3353_p4;
    ap_return_438 <= ap_phi_mux_calo_track_drval_cut_212_phi_fu_3364_p4;
    ap_return_439 <= ap_phi_mux_calo_track_drval_cut_213_phi_fu_3375_p4;
    ap_return_44 <= calo_track_drval_2_42_fu_8952_p1;
    ap_return_440 <= ap_phi_mux_calo_track_drval_cut_214_phi_fu_3386_p4;
    ap_return_441 <= ap_phi_mux_calo_track_drval_cut_215_phi_fu_3397_p4;
    ap_return_442 <= ap_phi_mux_calo_track_drval_cut_216_phi_fu_3408_p4;
    ap_return_443 <= ap_phi_mux_calo_track_drval_cut_217_phi_fu_3419_p4;
    ap_return_444 <= ap_phi_mux_calo_track_drval_cut_218_phi_fu_3430_p4;
    ap_return_445 <= ap_phi_mux_calo_track_drval_cut_219_phi_fu_3441_p4;
    ap_return_446 <= ap_phi_mux_calo_track_drval_cut_220_phi_fu_3452_p4;
    ap_return_447 <= ap_phi_mux_calo_track_drval_cut_221_phi_fu_3463_p4;
    ap_return_448 <= ap_phi_mux_calo_track_drval_cut_222_phi_fu_3474_p4;
    ap_return_449 <= ap_phi_mux_calo_track_drval_cut_223_phi_fu_3485_p4;
    ap_return_45 <= calo_track_drval_3_43_fu_8955_p1;
    ap_return_46 <= calo_track_drval_3_16_fu_8958_p1;
    ap_return_47 <= calo_track_drval_3_18_fu_8961_p1;
    ap_return_48 <= calo_track_drval_3_20_fu_8964_p1;
    ap_return_49 <= calo_track_drval_3_22_fu_8967_p1;
    ap_return_5 <= calo_track_drval_0_24_fu_8835_p1;
    ap_return_50 <= calo_track_drval_3_24_fu_8970_p1;
    ap_return_51 <= calo_track_drval_3_26_fu_8973_p1;
    ap_return_52 <= calo_track_drval_3_28_fu_8976_p1;
    ap_return_53 <= calo_track_drval_3_30_fu_8979_p1;
    ap_return_54 <= calo_track_drval_3_32_fu_8982_p1;
    ap_return_55 <= calo_track_drval_3_34_fu_8985_p1;
    ap_return_56 <= calo_track_drval_3_36_fu_8988_p1;
    ap_return_57 <= calo_track_drval_3_38_fu_8991_p1;
    ap_return_58 <= calo_track_drval_3_40_fu_8994_p1;
    ap_return_59 <= calo_track_drval_3_42_fu_8997_p1;
    ap_return_6 <= calo_track_drval_0_26_fu_8838_p1;
    ap_return_60 <= calo_track_drval_4_43_fu_9000_p1;
    ap_return_61 <= calo_track_drval_4_16_fu_9003_p1;
    ap_return_62 <= calo_track_drval_4_18_fu_9006_p1;
    ap_return_63 <= calo_track_drval_4_20_fu_9009_p1;
    ap_return_64 <= calo_track_drval_4_22_fu_9012_p1;
    ap_return_65 <= calo_track_drval_4_24_fu_9015_p1;
    ap_return_66 <= calo_track_drval_4_26_fu_9018_p1;
    ap_return_67 <= calo_track_drval_4_28_fu_9021_p1;
    ap_return_68 <= calo_track_drval_4_30_fu_9024_p1;
    ap_return_69 <= calo_track_drval_4_32_fu_9027_p1;
    ap_return_7 <= calo_track_drval_0_28_fu_8841_p1;
    ap_return_70 <= calo_track_drval_4_34_fu_9030_p1;
    ap_return_71 <= calo_track_drval_4_36_fu_9033_p1;
    ap_return_72 <= calo_track_drval_4_38_fu_9036_p1;
    ap_return_73 <= calo_track_drval_4_40_fu_9039_p1;
    ap_return_74 <= calo_track_drval_4_42_fu_9042_p1;
    ap_return_75 <= calo_track_drval_5_43_fu_9045_p1;
    ap_return_76 <= calo_track_drval_5_16_fu_9048_p1;
    ap_return_77 <= calo_track_drval_5_18_fu_9051_p1;
    ap_return_78 <= calo_track_drval_5_20_fu_9054_p1;
    ap_return_79 <= calo_track_drval_5_22_fu_9057_p1;
    ap_return_8 <= calo_track_drval_0_30_fu_8844_p1;
    ap_return_80 <= calo_track_drval_5_24_fu_9060_p1;
    ap_return_81 <= calo_track_drval_5_26_fu_9063_p1;
    ap_return_82 <= calo_track_drval_5_28_fu_9066_p1;
    ap_return_83 <= calo_track_drval_5_30_fu_9069_p1;
    ap_return_84 <= calo_track_drval_5_32_fu_9072_p1;
    ap_return_85 <= calo_track_drval_5_34_fu_9075_p1;
    ap_return_86 <= calo_track_drval_5_36_fu_9078_p1;
    ap_return_87 <= calo_track_drval_5_38_fu_9081_p1;
    ap_return_88 <= calo_track_drval_5_40_fu_9084_p1;
    ap_return_89 <= calo_track_drval_5_42_fu_9087_p1;
    ap_return_9 <= calo_track_drval_0_32_fu_8847_p1;
    ap_return_90 <= calo_track_drval_6_43_fu_9090_p1;
    ap_return_91 <= calo_track_drval_6_16_fu_9093_p1;
    ap_return_92 <= calo_track_drval_6_18_fu_9096_p1;
    ap_return_93 <= calo_track_drval_6_20_fu_9099_p1;
    ap_return_94 <= calo_track_drval_6_22_fu_9102_p1;
    ap_return_95 <= calo_track_drval_6_24_fu_9105_p1;
    ap_return_96 <= calo_track_drval_6_26_fu_9108_p1;
    ap_return_97 <= calo_track_drval_6_28_fu_9111_p1;
    ap_return_98 <= calo_track_drval_6_30_fu_9114_p1;
    ap_return_99 <= calo_track_drval_6_32_fu_9117_p1;
    caloPtMin_V_10_fu_8084_p2 <= std_logic_vector(unsigned(ap_port_reg_track_11_hwPt_V_read) - unsigned(tmp_761_fu_8078_p2));
    caloPtMin_V_11_fu_8231_p2 <= std_logic_vector(unsigned(ap_port_reg_track_12_hwPt_V_read) - unsigned(tmp_765_fu_8225_p2));
    caloPtMin_V_12_fu_8378_p2 <= std_logic_vector(unsigned(ap_port_reg_track_13_hwPt_V_read) - unsigned(tmp_769_fu_8372_p2));
    caloPtMin_V_13_fu_8525_p2 <= std_logic_vector(unsigned(ap_port_reg_track_14_hwPt_V_read) - unsigned(tmp_773_fu_8519_p2));
    caloPtMin_V_1_fu_6508_p2 <= std_logic_vector(unsigned(ap_port_reg_track_1_hwPt_V_read) - unsigned(tmp_721_fu_6503_p2));
    caloPtMin_V_2_fu_6671_p2 <= std_logic_vector(unsigned(ap_port_reg_track_2_hwPt_V_read) - unsigned(tmp_725_fu_6666_p2));
    caloPtMin_V_3_fu_6834_p2 <= std_logic_vector(unsigned(ap_port_reg_track_3_hwPt_V_read) - unsigned(tmp_729_fu_6829_p2));
    caloPtMin_V_4_fu_6997_p2 <= std_logic_vector(unsigned(ap_port_reg_track_4_hwPt_V_read) - unsigned(tmp_733_fu_6992_p2));
    caloPtMin_V_5_fu_7160_p2 <= std_logic_vector(unsigned(ap_port_reg_track_5_hwPt_V_read) - unsigned(tmp_737_fu_7155_p2));
    caloPtMin_V_6_fu_7323_p2 <= std_logic_vector(unsigned(ap_port_reg_track_6_hwPt_V_read) - unsigned(tmp_741_fu_7318_p2));
    caloPtMin_V_7_fu_7486_p2 <= std_logic_vector(unsigned(ap_port_reg_track_7_hwPt_V_read) - unsigned(tmp_745_fu_7481_p2));
    caloPtMin_V_8_fu_7643_p2 <= std_logic_vector(unsigned(ap_port_reg_track_8_hwPt_V_read) - unsigned(tmp_749_fu_7637_p2));
    caloPtMin_V_9_fu_7790_p2 <= std_logic_vector(unsigned(ap_port_reg_track_9_hwPt_V_read) - unsigned(tmp_753_fu_7784_p2));
    caloPtMin_V_fu_6361_p2 <= std_logic_vector(unsigned(ap_port_reg_track_0_hwPt_V_read) - unsigned(tmp_fu_6356_p2));
    caloPtMin_V_s_fu_7937_p2 <= std_logic_vector(unsigned(ap_port_reg_track_10_hwPt_V_read) - unsigned(tmp_757_fu_7931_p2));
    calo_track_drval_0_16_fu_8823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_15_reg_12624_pp0_iter1_reg),14));
    calo_track_drval_0_18_fu_8826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_17_reg_12630_pp0_iter1_reg),14));
    calo_track_drval_0_20_fu_8829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_19_reg_12636_pp0_iter1_reg),14));
    calo_track_drval_0_22_fu_8832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_21_reg_12642_pp0_iter1_reg),14));
    calo_track_drval_0_24_fu_8835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_23_reg_12648_pp0_iter1_reg),14));
    calo_track_drval_0_26_fu_8838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_25_reg_12654_pp0_iter1_reg),14));
    calo_track_drval_0_28_fu_8841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_27_reg_12660_pp0_iter1_reg),14));
    calo_track_drval_0_30_fu_8844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_29_reg_12666_pp0_iter1_reg),14));
    calo_track_drval_0_32_fu_8847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_31_reg_12672_pp0_iter1_reg),14));
    calo_track_drval_0_34_fu_8850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_33_reg_12678_pp0_iter1_reg),14));
    calo_track_drval_0_36_fu_8853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_35_reg_12684_pp0_iter1_reg),14));
    calo_track_drval_0_38_fu_8856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_37_reg_12690_pp0_iter1_reg),14));
    calo_track_drval_0_40_fu_8859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_39_reg_12696_pp0_iter1_reg),14));
    calo_track_drval_0_42_fu_8862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_41_reg_12702_pp0_iter1_reg),14));
    calo_track_drval_0_43_fu_8820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_0_s_reg_12618_pp0_iter1_reg),14));
    calo_track_drval_10_16_fu_9273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_15_reg_14649),14));
    calo_track_drval_10_18_fu_9276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_17_reg_14659),14));
    calo_track_drval_10_20_fu_9279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_19_reg_14669),14));
    calo_track_drval_10_22_fu_9282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_21_reg_14679),14));
    calo_track_drval_10_24_fu_9285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_23_reg_14689),14));
    calo_track_drval_10_26_fu_9288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_25_reg_14699),14));
    calo_track_drval_10_28_fu_9291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_27_reg_14709),14));
    calo_track_drval_10_30_fu_9294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_29_reg_14719),14));
    calo_track_drval_10_32_fu_9297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_31_reg_14729),14));
    calo_track_drval_10_34_fu_9300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_33_reg_14739),14));
    calo_track_drval_10_36_fu_9303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_35_reg_14749),14));
    calo_track_drval_10_38_fu_9306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_37_reg_14759),14));
    calo_track_drval_10_40_fu_9309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_39_reg_14769),14));
    calo_track_drval_10_42_fu_9312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_41_reg_14779),14));
    calo_track_drval_10_43_fu_9270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_10_reg_14639),14));
    calo_track_drval_11_16_fu_9318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_15_reg_14809),14));
    calo_track_drval_11_18_fu_9321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_17_reg_14819),14));
    calo_track_drval_11_20_fu_9324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_19_reg_14829),14));
    calo_track_drval_11_22_fu_9327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_21_reg_14839),14));
    calo_track_drval_11_24_fu_9330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_23_reg_14849),14));
    calo_track_drval_11_26_fu_9333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_25_reg_14859),14));
    calo_track_drval_11_28_fu_9336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_27_reg_14869),14));
    calo_track_drval_11_30_fu_9339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_29_reg_14879),14));
    calo_track_drval_11_32_fu_9342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_31_reg_14889),14));
    calo_track_drval_11_34_fu_9345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_33_reg_14899),14));
    calo_track_drval_11_36_fu_9348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_35_reg_14909),14));
    calo_track_drval_11_38_fu_9351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_37_reg_14919),14));
    calo_track_drval_11_40_fu_9354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_39_reg_14929),14));
    calo_track_drval_11_42_fu_9357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_41_reg_14939),14));
    calo_track_drval_11_43_fu_9315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_11_reg_14799),14));
    calo_track_drval_12_16_fu_9363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_15_reg_14969),14));
    calo_track_drval_12_18_fu_9366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_17_reg_14979),14));
    calo_track_drval_12_20_fu_9369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_19_reg_14989),14));
    calo_track_drval_12_22_fu_9372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_21_reg_14999),14));
    calo_track_drval_12_24_fu_9375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_23_reg_15009),14));
    calo_track_drval_12_26_fu_9378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_25_reg_15019),14));
    calo_track_drval_12_28_fu_9381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_27_reg_15029),14));
    calo_track_drval_12_30_fu_9384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_29_reg_15039),14));
    calo_track_drval_12_32_fu_9387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_31_reg_15049),14));
    calo_track_drval_12_34_fu_9390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_33_reg_15059),14));
    calo_track_drval_12_36_fu_9393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_35_reg_15069),14));
    calo_track_drval_12_38_fu_9396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_37_reg_15079),14));
    calo_track_drval_12_40_fu_9399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_39_reg_15089),14));
    calo_track_drval_12_42_fu_9402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_41_reg_15099),14));
    calo_track_drval_12_43_fu_9360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_12_reg_14959),14));
    calo_track_drval_13_16_fu_9408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_15_reg_15129),14));
    calo_track_drval_13_18_fu_9411_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_17_reg_15139),14));
    calo_track_drval_13_20_fu_9414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_19_reg_15149),14));
    calo_track_drval_13_22_fu_9417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_21_reg_15159),14));
    calo_track_drval_13_24_fu_9420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_23_reg_15169),14));
    calo_track_drval_13_26_fu_9423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_25_reg_15179),14));
    calo_track_drval_13_28_fu_9426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_27_reg_15189),14));
    calo_track_drval_13_30_fu_9429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_29_reg_15199),14));
    calo_track_drval_13_32_fu_9432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_31_reg_15209),14));
    calo_track_drval_13_34_fu_9435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_33_reg_15219),14));
    calo_track_drval_13_36_fu_9438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_35_reg_15229),14));
    calo_track_drval_13_38_fu_9441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_37_reg_15239),14));
    calo_track_drval_13_40_fu_9444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_39_reg_15249),14));
    calo_track_drval_13_42_fu_9447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_41_reg_15259),14));
    calo_track_drval_13_43_fu_9405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_13_reg_15119),14));
    calo_track_drval_14_16_fu_9453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_15_reg_15289),14));
    calo_track_drval_14_18_fu_9456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_17_reg_15299),14));
    calo_track_drval_14_20_fu_9459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_19_reg_15309),14));
    calo_track_drval_14_22_fu_9462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_21_reg_15319),14));
    calo_track_drval_14_24_fu_9465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_23_reg_15329),14));
    calo_track_drval_14_26_fu_9468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_25_reg_15339),14));
    calo_track_drval_14_28_fu_9471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_27_reg_15349),14));
    calo_track_drval_14_30_fu_9474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_29_reg_15359),14));
    calo_track_drval_14_32_fu_9477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_31_reg_15369),14));
    calo_track_drval_14_34_fu_9480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_33_reg_15379),14));
    calo_track_drval_14_36_fu_9483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_35_reg_15389),14));
    calo_track_drval_14_38_fu_9486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_37_reg_15399),14));
    calo_track_drval_14_40_fu_9489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_39_reg_15409),14));
    calo_track_drval_14_42_fu_9492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_41_reg_15419),14));
    calo_track_drval_14_43_fu_9450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_14_reg_15279),14));
    calo_track_drval_1_16_fu_8868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_15_reg_12719_pp0_iter1_reg),14));
    calo_track_drval_1_18_fu_8871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_17_reg_12725_pp0_iter1_reg),14));
    calo_track_drval_1_20_fu_8874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_19_reg_12731_pp0_iter1_reg),14));
    calo_track_drval_1_22_fu_8877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_21_reg_12737_pp0_iter1_reg),14));
    calo_track_drval_1_24_fu_8880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_23_reg_12743_pp0_iter1_reg),14));
    calo_track_drval_1_26_fu_8883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_25_reg_12749_pp0_iter1_reg),14));
    calo_track_drval_1_28_fu_8886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_27_reg_12755_pp0_iter1_reg),14));
    calo_track_drval_1_30_fu_8889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_29_reg_12761_pp0_iter1_reg),14));
    calo_track_drval_1_32_fu_8892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_31_reg_12767_pp0_iter1_reg),14));
    calo_track_drval_1_34_fu_8895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_33_reg_12773_pp0_iter1_reg),14));
    calo_track_drval_1_36_fu_8898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_35_reg_12779_pp0_iter1_reg),14));
    calo_track_drval_1_38_fu_8901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_37_reg_12785_pp0_iter1_reg),14));
    calo_track_drval_1_40_fu_8904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_39_reg_12791_pp0_iter1_reg),14));
    calo_track_drval_1_42_fu_8907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_41_reg_12797_pp0_iter1_reg),14));
    calo_track_drval_1_43_fu_8865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_1_s_reg_12713_pp0_iter1_reg),14));
    calo_track_drval_2_16_fu_8913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_15_reg_12814_pp0_iter1_reg),14));
    calo_track_drval_2_18_fu_8916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_17_reg_12820_pp0_iter1_reg),14));
    calo_track_drval_2_20_fu_8919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_19_reg_12826_pp0_iter1_reg),14));
    calo_track_drval_2_22_fu_8922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_21_reg_12832_pp0_iter1_reg),14));
    calo_track_drval_2_24_fu_8925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_23_reg_12838_pp0_iter1_reg),14));
    calo_track_drval_2_26_fu_8928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_25_reg_12844_pp0_iter1_reg),14));
    calo_track_drval_2_28_fu_8931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_27_reg_12850_pp0_iter1_reg),14));
    calo_track_drval_2_30_fu_8934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_29_reg_12856_pp0_iter1_reg),14));
    calo_track_drval_2_32_fu_8937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_31_reg_12862_pp0_iter1_reg),14));
    calo_track_drval_2_34_fu_8940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_33_reg_12868_pp0_iter1_reg),14));
    calo_track_drval_2_36_fu_8943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_35_reg_12874_pp0_iter1_reg),14));
    calo_track_drval_2_38_fu_8946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_37_reg_12880_pp0_iter1_reg),14));
    calo_track_drval_2_40_fu_8949_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_39_reg_12886_pp0_iter1_reg),14));
    calo_track_drval_2_42_fu_8952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_41_reg_12892_pp0_iter1_reg),14));
    calo_track_drval_2_43_fu_8910_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_2_s_reg_12808_pp0_iter1_reg),14));
    calo_track_drval_3_16_fu_8958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_15_reg_12909_pp0_iter1_reg),14));
    calo_track_drval_3_18_fu_8961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_17_reg_12915_pp0_iter1_reg),14));
    calo_track_drval_3_20_fu_8964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_19_reg_12921_pp0_iter1_reg),14));
    calo_track_drval_3_22_fu_8967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_21_reg_12927_pp0_iter1_reg),14));
    calo_track_drval_3_24_fu_8970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_23_reg_12933_pp0_iter1_reg),14));
    calo_track_drval_3_26_fu_8973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_25_reg_12939_pp0_iter1_reg),14));
    calo_track_drval_3_28_fu_8976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_27_reg_12945_pp0_iter1_reg),14));
    calo_track_drval_3_30_fu_8979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_29_reg_12951_pp0_iter1_reg),14));
    calo_track_drval_3_32_fu_8982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_31_reg_12957_pp0_iter1_reg),14));
    calo_track_drval_3_34_fu_8985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_33_reg_12963_pp0_iter1_reg),14));
    calo_track_drval_3_36_fu_8988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_35_reg_12969_pp0_iter1_reg),14));
    calo_track_drval_3_38_fu_8991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_37_reg_12975_pp0_iter1_reg),14));
    calo_track_drval_3_40_fu_8994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_39_reg_12981_pp0_iter1_reg),14));
    calo_track_drval_3_42_fu_8997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_41_reg_12987_pp0_iter1_reg),14));
    calo_track_drval_3_43_fu_8955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_3_s_reg_12903_pp0_iter1_reg),14));
    calo_track_drval_4_16_fu_9003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_15_reg_13004_pp0_iter1_reg),14));
    calo_track_drval_4_18_fu_9006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_17_reg_13010_pp0_iter1_reg),14));
    calo_track_drval_4_20_fu_9009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_19_reg_13016_pp0_iter1_reg),14));
    calo_track_drval_4_22_fu_9012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_21_reg_13022_pp0_iter1_reg),14));
    calo_track_drval_4_24_fu_9015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_23_reg_13028_pp0_iter1_reg),14));
    calo_track_drval_4_26_fu_9018_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_25_reg_13034_pp0_iter1_reg),14));
    calo_track_drval_4_28_fu_9021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_27_reg_13040_pp0_iter1_reg),14));
    calo_track_drval_4_30_fu_9024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_29_reg_13046_pp0_iter1_reg),14));
    calo_track_drval_4_32_fu_9027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_31_reg_13052_pp0_iter1_reg),14));
    calo_track_drval_4_34_fu_9030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_33_reg_13058_pp0_iter1_reg),14));
    calo_track_drval_4_36_fu_9033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_35_reg_13064_pp0_iter1_reg),14));
    calo_track_drval_4_38_fu_9036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_37_reg_13070_pp0_iter1_reg),14));
    calo_track_drval_4_40_fu_9039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_39_reg_13076_pp0_iter1_reg),14));
    calo_track_drval_4_42_fu_9042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_41_reg_13082_pp0_iter1_reg),14));
    calo_track_drval_4_43_fu_9000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_4_s_reg_12998_pp0_iter1_reg),14));
    calo_track_drval_5_16_fu_9048_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_15_reg_13099_pp0_iter1_reg),14));
    calo_track_drval_5_18_fu_9051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_17_reg_13105_pp0_iter1_reg),14));
    calo_track_drval_5_20_fu_9054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_19_reg_13111_pp0_iter1_reg),14));
    calo_track_drval_5_22_fu_9057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_21_reg_13117_pp0_iter1_reg),14));
    calo_track_drval_5_24_fu_9060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_23_reg_13123_pp0_iter1_reg),14));
    calo_track_drval_5_26_fu_9063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_25_reg_13129_pp0_iter1_reg),14));
    calo_track_drval_5_28_fu_9066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_27_reg_13135_pp0_iter1_reg),14));
    calo_track_drval_5_30_fu_9069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_29_reg_13141_pp0_iter1_reg),14));
    calo_track_drval_5_32_fu_9072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_31_reg_13147_pp0_iter1_reg),14));
    calo_track_drval_5_34_fu_9075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_33_reg_13153_pp0_iter1_reg),14));
    calo_track_drval_5_36_fu_9078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_35_reg_13159_pp0_iter1_reg),14));
    calo_track_drval_5_38_fu_9081_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_37_reg_13165_pp0_iter1_reg),14));
    calo_track_drval_5_40_fu_9084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_39_reg_13171_pp0_iter1_reg),14));
    calo_track_drval_5_42_fu_9087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_41_reg_13177_pp0_iter1_reg),14));
    calo_track_drval_5_43_fu_9045_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_5_s_reg_13093_pp0_iter1_reg),14));
    calo_track_drval_6_16_fu_9093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_15_reg_13194_pp0_iter1_reg),14));
    calo_track_drval_6_18_fu_9096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_17_reg_13200_pp0_iter1_reg),14));
    calo_track_drval_6_20_fu_9099_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_19_reg_13206_pp0_iter1_reg),14));
    calo_track_drval_6_22_fu_9102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_21_reg_13212_pp0_iter1_reg),14));
    calo_track_drval_6_24_fu_9105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_23_reg_13218_pp0_iter1_reg),14));
    calo_track_drval_6_26_fu_9108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_25_reg_13224_pp0_iter1_reg),14));
    calo_track_drval_6_28_fu_9111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_27_reg_13230_pp0_iter1_reg),14));
    calo_track_drval_6_30_fu_9114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_29_reg_13236_pp0_iter1_reg),14));
    calo_track_drval_6_32_fu_9117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_31_reg_13242_pp0_iter1_reg),14));
    calo_track_drval_6_34_fu_9120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_33_reg_13248_pp0_iter1_reg),14));
    calo_track_drval_6_36_fu_9123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_35_reg_13254_pp0_iter1_reg),14));
    calo_track_drval_6_38_fu_9126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_37_reg_13260_pp0_iter1_reg),14));
    calo_track_drval_6_40_fu_9129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_39_reg_13266_pp0_iter1_reg),14));
    calo_track_drval_6_42_fu_9132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_41_reg_13272_pp0_iter1_reg),14));
    calo_track_drval_6_43_fu_9090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_6_s_reg_13188_pp0_iter1_reg),14));
    calo_track_drval_7_16_fu_9138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_15_reg_13289_pp0_iter1_reg),14));
    calo_track_drval_7_18_fu_9141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_17_reg_13295_pp0_iter1_reg),14));
    calo_track_drval_7_20_fu_9144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_19_reg_13301_pp0_iter1_reg),14));
    calo_track_drval_7_22_fu_9147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_21_reg_13307_pp0_iter1_reg),14));
    calo_track_drval_7_24_fu_9150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_23_reg_13313_pp0_iter1_reg),14));
    calo_track_drval_7_26_fu_9153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_25_reg_13319_pp0_iter1_reg),14));
    calo_track_drval_7_28_fu_9156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_27_reg_13325_pp0_iter1_reg),14));
    calo_track_drval_7_30_fu_9159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_29_reg_14239),14));
    calo_track_drval_7_32_fu_9162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_31_reg_14249),14));
    calo_track_drval_7_34_fu_9165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_33_reg_14259),14));
    calo_track_drval_7_36_fu_9168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_35_reg_14269),14));
    calo_track_drval_7_38_fu_9171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_37_reg_14279),14));
    calo_track_drval_7_40_fu_9174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_39_reg_14289),14));
    calo_track_drval_7_42_fu_9177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_41_reg_14299),14));
    calo_track_drval_7_43_fu_9135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_7_s_reg_13283_pp0_iter1_reg),14));
    calo_track_drval_8_16_fu_9183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_15_reg_14329),14));
    calo_track_drval_8_18_fu_9186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_17_reg_14339),14));
    calo_track_drval_8_20_fu_9189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_19_reg_14349),14));
    calo_track_drval_8_22_fu_9192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_21_reg_14359),14));
    calo_track_drval_8_24_fu_9195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_23_reg_14369),14));
    calo_track_drval_8_26_fu_9198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_25_reg_14379),14));
    calo_track_drval_8_28_fu_9201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_27_reg_14389),14));
    calo_track_drval_8_30_fu_9204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_29_reg_14399),14));
    calo_track_drval_8_32_fu_9207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_31_reg_14409),14));
    calo_track_drval_8_34_fu_9210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_33_reg_14419),14));
    calo_track_drval_8_36_fu_9213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_35_reg_14429),14));
    calo_track_drval_8_38_fu_9216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_37_reg_14439),14));
    calo_track_drval_8_40_fu_9219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_39_reg_14449),14));
    calo_track_drval_8_42_fu_9222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_41_reg_14459),14));
    calo_track_drval_8_43_fu_9180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_8_s_reg_14319),14));
    calo_track_drval_9_16_fu_9228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_15_reg_14489),14));
    calo_track_drval_9_18_fu_9231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_17_reg_14499),14));
    calo_track_drval_9_20_fu_9234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_19_reg_14509),14));
    calo_track_drval_9_22_fu_9237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_21_reg_14519),14));
    calo_track_drval_9_24_fu_9240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_23_reg_14529),14));
    calo_track_drval_9_26_fu_9243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_25_reg_14539),14));
    calo_track_drval_9_28_fu_9246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_27_reg_14549),14));
    calo_track_drval_9_30_fu_9249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_29_reg_14559),14));
    calo_track_drval_9_32_fu_9252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_31_reg_14569),14));
    calo_track_drval_9_34_fu_9255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_33_reg_14579),14));
    calo_track_drval_9_36_fu_9258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_35_reg_14589),14));
    calo_track_drval_9_38_fu_9261_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_37_reg_14599),14));
    calo_track_drval_9_40_fu_9264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_39_reg_14609),14));
    calo_track_drval_9_42_fu_9267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_41_reg_14619),14));
    calo_track_drval_9_43_fu_9225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(calo_track_drval_9_s_reg_14479),14));

    grp_dr2_int_cap_14_s_fu_4734_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, track_7_hwEta_V_rea_reg_12206, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4734_eta1_V <= track_7_hwEta_V_rea_reg_12206;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4734_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4734_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4734_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4734_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwEta_V_read, calo_8_hwEta_V_read_6_reg_12508, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4734_eta2_V <= calo_8_hwEta_V_read_6_reg_12508;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4734_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4734_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4734_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4734_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, track_7_hwPhi_V_rea_reg_12195, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4734_phi1_V <= track_7_hwPhi_V_rea_reg_12195;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4734_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4734_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4734_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4734_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwPhi_V_read, calo_8_hwPhi_V_read_6_reg_12336, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4734_phi2_V <= calo_8_hwPhi_V_read_6_reg_12336;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4734_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4734_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4734_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4746_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, track_7_hwEta_V_rea_reg_12206, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4746_eta1_V <= track_7_hwEta_V_rea_reg_12206;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4746_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4746_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4746_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4746_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwEta_V_read, calo_9_hwEta_V_read_6_reg_12496, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4746_eta2_V <= calo_9_hwEta_V_read_6_reg_12496;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4746_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4746_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4746_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4746_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, track_7_hwPhi_V_rea_reg_12195, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4746_phi1_V <= track_7_hwPhi_V_rea_reg_12195;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4746_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4746_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4746_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4746_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwPhi_V_read, calo_9_hwPhi_V_read_6_reg_12324, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4746_phi2_V <= calo_9_hwPhi_V_read_6_reg_12324;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4746_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4746_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4746_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4758_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, track_7_hwEta_V_rea_reg_12206, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4758_eta1_V <= track_7_hwEta_V_rea_reg_12206;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4758_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4758_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4758_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4758_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read, calo_10_hwEta_V_rea_reg_12484, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4758_eta2_V <= calo_10_hwEta_V_rea_reg_12484;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4758_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4758_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4758_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4758_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, track_7_hwPhi_V_rea_reg_12195, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4758_phi1_V <= track_7_hwPhi_V_rea_reg_12195;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4758_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4758_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4758_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4758_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read, calo_10_hwPhi_V_rea_reg_12312, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4758_phi2_V <= calo_10_hwPhi_V_rea_reg_12312;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4758_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4758_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4758_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4770_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, track_7_hwEta_V_rea_reg_12206, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4770_eta1_V <= track_7_hwEta_V_rea_reg_12206;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4770_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4770_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4770_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4770_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read, calo_11_hwEta_V_rea_reg_12472, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4770_eta2_V <= calo_11_hwEta_V_rea_reg_12472;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4770_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4770_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4770_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4770_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, track_7_hwPhi_V_rea_reg_12195, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4770_phi1_V <= track_7_hwPhi_V_rea_reg_12195;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4770_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4770_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4770_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4770_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read, calo_11_hwPhi_V_rea_reg_12300, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4770_phi2_V <= calo_11_hwPhi_V_rea_reg_12300;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4770_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4770_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4770_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4782_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, track_7_hwEta_V_rea_reg_12206, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4782_eta1_V <= track_7_hwEta_V_rea_reg_12206;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4782_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4782_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4782_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4782_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read, calo_12_hwEta_V_rea_reg_12460, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4782_eta2_V <= calo_12_hwEta_V_rea_reg_12460;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4782_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4782_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4782_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4782_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, track_7_hwPhi_V_rea_reg_12195, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4782_phi1_V <= track_7_hwPhi_V_rea_reg_12195;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4782_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4782_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4782_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4782_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read, calo_12_hwPhi_V_rea_reg_12288, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4782_phi2_V <= calo_12_hwPhi_V_rea_reg_12288;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4782_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4782_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4782_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4794_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, track_7_hwEta_V_rea_reg_12206, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4794_eta1_V <= track_7_hwEta_V_rea_reg_12206;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4794_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4794_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4794_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4794_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwEta_V_read, calo_13_hwEta_V_rea_reg_12448, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4794_eta2_V <= calo_13_hwEta_V_rea_reg_12448;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4794_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4794_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4794_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4794_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, track_7_hwPhi_V_rea_reg_12195, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4794_phi1_V <= track_7_hwPhi_V_rea_reg_12195;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4794_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4794_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4794_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4794_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwPhi_V_read, calo_13_hwPhi_V_rea_reg_12276, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4794_phi2_V <= calo_13_hwPhi_V_rea_reg_12276;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4794_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4794_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4794_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4806_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, track_7_hwEta_V_rea_reg_12206, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4806_eta1_V <= track_7_hwEta_V_rea_reg_12206;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4806_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4806_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4806_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4806_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwEta_V_read, calo_14_hwEta_V_rea_reg_12436, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4806_eta2_V <= calo_14_hwEta_V_rea_reg_12436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4806_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4806_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4806_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4806_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, track_7_hwPhi_V_rea_reg_12195, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4806_phi1_V <= track_7_hwPhi_V_rea_reg_12195;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4806_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4806_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4806_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4806_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwPhi_V_read, calo_14_hwPhi_V_rea_reg_12264, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4806_phi2_V <= calo_14_hwPhi_V_rea_reg_12264;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4806_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4806_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4806_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4818_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4818_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4818_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4818_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4818_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4818_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwEta_V_read, calo_0_hwEta_V_read_6_reg_12597, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4818_eta2_V <= calo_0_hwEta_V_read_6_reg_12597;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4818_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4818_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4818_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4818_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4818_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4818_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4818_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4818_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4818_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwPhi_V_read, calo_0_hwPhi_V_read_6_reg_12425, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4818_phi2_V <= calo_0_hwPhi_V_read_6_reg_12425;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4818_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4818_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4818_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4830_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4830_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4830_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4830_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4830_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4830_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwEta_V_read, calo_1_hwEta_V_read_6_reg_12586, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4830_eta2_V <= calo_1_hwEta_V_read_6_reg_12586;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4830_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4830_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4830_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4830_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4830_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4830_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4830_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4830_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4830_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwPhi_V_read, calo_1_hwPhi_V_read_6_reg_12414, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4830_phi2_V <= calo_1_hwPhi_V_read_6_reg_12414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4830_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4830_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4830_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4842_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4842_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4842_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4842_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4842_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4842_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwEta_V_read, calo_2_hwEta_V_read_6_reg_12575, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4842_eta2_V <= calo_2_hwEta_V_read_6_reg_12575;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4842_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4842_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4842_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4842_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4842_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4842_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4842_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4842_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4842_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwPhi_V_read, calo_2_hwPhi_V_read_6_reg_12403, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4842_phi2_V <= calo_2_hwPhi_V_read_6_reg_12403;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4842_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4842_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4842_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4854_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4854_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4854_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4854_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4854_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4854_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwEta_V_read, calo_3_hwEta_V_read_6_reg_12564, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4854_eta2_V <= calo_3_hwEta_V_read_6_reg_12564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4854_eta2_V <= calo_10_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4854_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4854_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4854_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4854_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4854_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4854_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4854_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4854_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwPhi_V_read, calo_3_hwPhi_V_read_6_reg_12392, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4854_phi2_V <= calo_3_hwPhi_V_read_6_reg_12392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4854_phi2_V <= calo_10_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4854_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4854_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4866_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4866_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4866_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4866_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4866_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4866_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwEta_V_read, calo_4_hwEta_V_read_6_reg_12553, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4866_eta2_V <= calo_4_hwEta_V_read_6_reg_12553;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4866_eta2_V <= calo_11_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4866_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4866_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4866_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4866_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4866_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4866_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4866_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4866_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwPhi_V_read, calo_4_hwPhi_V_read_6_reg_12381, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4866_phi2_V <= calo_4_hwPhi_V_read_6_reg_12381;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4866_phi2_V <= calo_11_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4866_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4866_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4878_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4878_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4878_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4878_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4878_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4878_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwEta_V_read, calo_5_hwEta_V_read_6_reg_12542, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4878_eta2_V <= calo_5_hwEta_V_read_6_reg_12542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4878_eta2_V <= calo_12_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4878_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4878_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4878_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4878_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4878_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4878_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4878_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4878_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwPhi_V_read, calo_5_hwPhi_V_read_6_reg_12370, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4878_phi2_V <= calo_5_hwPhi_V_read_6_reg_12370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4878_phi2_V <= calo_12_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4878_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4878_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4890_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4890_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4890_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4890_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4890_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4890_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwEta_V_read, calo_6_hwEta_V_read_6_reg_12531, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4890_eta2_V <= calo_6_hwEta_V_read_6_reg_12531;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4890_eta2_V <= calo_13_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4890_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4890_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4890_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4890_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4890_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4890_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4890_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4890_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwPhi_V_read, calo_6_hwPhi_V_read_6_reg_12359, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4890_phi2_V <= calo_6_hwPhi_V_read_6_reg_12359;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4890_phi2_V <= calo_13_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4890_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4890_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4902_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4902_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4902_eta1_V <= track_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4902_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4902_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4902_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwEta_V_read, calo_7_hwEta_V_read_6_reg_12520, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4902_eta2_V <= calo_7_hwEta_V_read_6_reg_12520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4902_eta2_V <= calo_14_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4902_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4902_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4902_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_0_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4902_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4902_phi1_V <= track_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4902_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4902_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4902_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwPhi_V_read, calo_7_hwPhi_V_read_6_reg_12348, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4902_phi2_V <= calo_7_hwPhi_V_read_6_reg_12348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4902_phi2_V <= calo_14_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4902_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4902_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4914_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4914_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4914_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4914_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4914_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4914_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwEta_V_read, calo_8_hwEta_V_read_6_reg_12508, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4914_eta2_V <= calo_8_hwEta_V_read_6_reg_12508;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4914_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4914_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4914_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4914_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4914_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4914_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4914_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4914_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4914_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwPhi_V_read, calo_8_hwPhi_V_read_6_reg_12336, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4914_phi2_V <= calo_8_hwPhi_V_read_6_reg_12336;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4914_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4914_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4914_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4926_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4926_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4926_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4926_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4926_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4926_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwEta_V_read, calo_9_hwEta_V_read_6_reg_12496, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4926_eta2_V <= calo_9_hwEta_V_read_6_reg_12496;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4926_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4926_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4926_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4926_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4926_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4926_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4926_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4926_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4926_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwPhi_V_read, calo_9_hwPhi_V_read_6_reg_12324, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4926_phi2_V <= calo_9_hwPhi_V_read_6_reg_12324;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4926_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4926_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4926_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4938_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4938_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4938_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4938_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4938_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4938_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read, calo_10_hwEta_V_rea_reg_12484, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4938_eta2_V <= calo_10_hwEta_V_rea_reg_12484;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4938_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4938_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4938_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4938_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4938_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4938_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4938_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4938_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4938_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read, calo_10_hwPhi_V_rea_reg_12312, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4938_phi2_V <= calo_10_hwPhi_V_rea_reg_12312;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4938_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4938_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4938_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4950_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4950_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4950_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4950_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4950_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4950_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read, calo_11_hwEta_V_rea_reg_12472, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4950_eta2_V <= calo_11_hwEta_V_rea_reg_12472;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4950_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4950_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4950_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4950_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4950_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4950_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4950_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4950_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4950_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read, calo_11_hwPhi_V_rea_reg_12300, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4950_phi2_V <= calo_11_hwPhi_V_rea_reg_12300;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4950_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4950_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4950_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4962_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4962_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4962_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4962_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4962_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4962_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read, calo_12_hwEta_V_rea_reg_12460, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4962_eta2_V <= calo_12_hwEta_V_rea_reg_12460;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4962_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4962_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4962_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4962_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4962_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4962_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4962_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4962_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4962_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read, calo_12_hwPhi_V_rea_reg_12288, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4962_phi2_V <= calo_12_hwPhi_V_rea_reg_12288;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4962_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4962_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4962_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4974_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4974_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4974_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4974_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4974_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4974_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwEta_V_read, calo_13_hwEta_V_rea_reg_12448, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4974_eta2_V <= calo_13_hwEta_V_rea_reg_12448;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4974_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4974_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4974_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4974_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4974_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4974_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4974_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4974_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4974_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwPhi_V_read, calo_13_hwPhi_V_rea_reg_12276, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4974_phi2_V <= calo_13_hwPhi_V_rea_reg_12276;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4974_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4974_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4974_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4986_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_8_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4986_eta1_V <= ap_port_reg_track_8_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4986_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4986_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4986_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4986_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwEta_V_read, calo_14_hwEta_V_rea_reg_12436, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4986_eta2_V <= calo_14_hwEta_V_rea_reg_12436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4986_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4986_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4986_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4986_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_8_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4986_phi1_V <= ap_port_reg_track_8_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4986_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4986_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4986_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4986_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwPhi_V_read, calo_14_hwPhi_V_rea_reg_12264, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4986_phi2_V <= calo_14_hwPhi_V_rea_reg_12264;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4986_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4986_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4986_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4998_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4998_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4998_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4998_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4998_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4998_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwEta_V_read, calo_0_hwEta_V_read_6_reg_12597, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4998_eta2_V <= calo_0_hwEta_V_read_6_reg_12597;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4998_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4998_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4998_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4998_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4998_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4998_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4998_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4998_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_4998_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwPhi_V_read, calo_0_hwPhi_V_read_6_reg_12425, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_4998_phi2_V <= calo_0_hwPhi_V_read_6_reg_12425;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_4998_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_4998_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_4998_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5010_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5010_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5010_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5010_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5010_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5010_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwEta_V_read, calo_1_hwEta_V_read_6_reg_12586, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5010_eta2_V <= calo_1_hwEta_V_read_6_reg_12586;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5010_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5010_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5010_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5010_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5010_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5010_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5010_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5010_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5010_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwPhi_V_read, calo_1_hwPhi_V_read_6_reg_12414, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5010_phi2_V <= calo_1_hwPhi_V_read_6_reg_12414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5010_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5010_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5010_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5022_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5022_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5022_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5022_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5022_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5022_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwEta_V_read, calo_2_hwEta_V_read_6_reg_12575, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5022_eta2_V <= calo_2_hwEta_V_read_6_reg_12575;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5022_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5022_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5022_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5022_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5022_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5022_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5022_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5022_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5022_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwPhi_V_read, calo_2_hwPhi_V_read_6_reg_12403, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5022_phi2_V <= calo_2_hwPhi_V_read_6_reg_12403;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5022_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5022_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5022_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5034_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5034_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5034_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5034_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5034_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5034_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwEta_V_read, calo_3_hwEta_V_read_6_reg_12564, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5034_eta2_V <= calo_3_hwEta_V_read_6_reg_12564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5034_eta2_V <= calo_10_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5034_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5034_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5034_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5034_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5034_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5034_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5034_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5034_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwPhi_V_read, calo_3_hwPhi_V_read_6_reg_12392, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5034_phi2_V <= calo_3_hwPhi_V_read_6_reg_12392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5034_phi2_V <= calo_10_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5034_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5034_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5046_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5046_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5046_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5046_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5046_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5046_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwEta_V_read, calo_4_hwEta_V_read_6_reg_12553, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5046_eta2_V <= calo_4_hwEta_V_read_6_reg_12553;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5046_eta2_V <= calo_11_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5046_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5046_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5046_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5046_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5046_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5046_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5046_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5046_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwPhi_V_read, calo_4_hwPhi_V_read_6_reg_12381, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5046_phi2_V <= calo_4_hwPhi_V_read_6_reg_12381;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5046_phi2_V <= calo_11_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5046_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5046_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5058_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5058_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5058_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5058_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5058_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5058_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwEta_V_read, calo_5_hwEta_V_read_6_reg_12542, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5058_eta2_V <= calo_5_hwEta_V_read_6_reg_12542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5058_eta2_V <= calo_12_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5058_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5058_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5058_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5058_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5058_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5058_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5058_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5058_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwPhi_V_read, calo_5_hwPhi_V_read_6_reg_12370, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5058_phi2_V <= calo_5_hwPhi_V_read_6_reg_12370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5058_phi2_V <= calo_12_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5058_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5058_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5070_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5070_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5070_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5070_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5070_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5070_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwEta_V_read, calo_6_hwEta_V_read_6_reg_12531, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5070_eta2_V <= calo_6_hwEta_V_read_6_reg_12531;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5070_eta2_V <= calo_13_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5070_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5070_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5070_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5070_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5070_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5070_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5070_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5070_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwPhi_V_read, calo_6_hwPhi_V_read_6_reg_12359, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5070_phi2_V <= calo_6_hwPhi_V_read_6_reg_12359;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5070_phi2_V <= calo_13_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5070_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5070_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5082_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5082_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5082_eta1_V <= track_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5082_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5082_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5082_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwEta_V_read, calo_7_hwEta_V_read_6_reg_12520, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5082_eta2_V <= calo_7_hwEta_V_read_6_reg_12520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5082_eta2_V <= calo_14_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5082_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5082_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5082_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_1_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5082_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5082_phi1_V <= track_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5082_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5082_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5082_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwPhi_V_read, calo_7_hwPhi_V_read_6_reg_12348, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5082_phi2_V <= calo_7_hwPhi_V_read_6_reg_12348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5082_phi2_V <= calo_14_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5082_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5082_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5094_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5094_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5094_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5094_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5094_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5094_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwEta_V_read, calo_8_hwEta_V_read_6_reg_12508, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5094_eta2_V <= calo_8_hwEta_V_read_6_reg_12508;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5094_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5094_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5094_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5094_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5094_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5094_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5094_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5094_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5094_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwPhi_V_read, calo_8_hwPhi_V_read_6_reg_12336, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5094_phi2_V <= calo_8_hwPhi_V_read_6_reg_12336;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5094_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5094_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5094_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5106_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5106_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5106_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5106_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5106_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5106_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwEta_V_read, calo_9_hwEta_V_read_6_reg_12496, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5106_eta2_V <= calo_9_hwEta_V_read_6_reg_12496;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5106_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5106_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5106_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5106_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5106_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5106_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5106_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5106_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5106_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwPhi_V_read, calo_9_hwPhi_V_read_6_reg_12324, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5106_phi2_V <= calo_9_hwPhi_V_read_6_reg_12324;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5106_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5106_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5106_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5118_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5118_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5118_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5118_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5118_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5118_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read, calo_10_hwEta_V_rea_reg_12484, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5118_eta2_V <= calo_10_hwEta_V_rea_reg_12484;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5118_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5118_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5118_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5118_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5118_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5118_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5118_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5118_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5118_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read, calo_10_hwPhi_V_rea_reg_12312, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5118_phi2_V <= calo_10_hwPhi_V_rea_reg_12312;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5118_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5118_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5118_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5130_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5130_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5130_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5130_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5130_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5130_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read, calo_11_hwEta_V_rea_reg_12472, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5130_eta2_V <= calo_11_hwEta_V_rea_reg_12472;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5130_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5130_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5130_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5130_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5130_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5130_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5130_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5130_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5130_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read, calo_11_hwPhi_V_rea_reg_12300, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5130_phi2_V <= calo_11_hwPhi_V_rea_reg_12300;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5130_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5130_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5130_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5142_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5142_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5142_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5142_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5142_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5142_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read, calo_12_hwEta_V_rea_reg_12460, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5142_eta2_V <= calo_12_hwEta_V_rea_reg_12460;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5142_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5142_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5142_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5142_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5142_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5142_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5142_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5142_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5142_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read, calo_12_hwPhi_V_rea_reg_12288, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5142_phi2_V <= calo_12_hwPhi_V_rea_reg_12288;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5142_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5142_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5142_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5154_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5154_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5154_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5154_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5154_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5154_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwEta_V_read, calo_13_hwEta_V_rea_reg_12448, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5154_eta2_V <= calo_13_hwEta_V_rea_reg_12448;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5154_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5154_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5154_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5154_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5154_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5154_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5154_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5154_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5154_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwPhi_V_read, calo_13_hwPhi_V_rea_reg_12276, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5154_phi2_V <= calo_13_hwPhi_V_rea_reg_12276;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5154_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5154_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5154_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5166_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_9_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5166_eta1_V <= ap_port_reg_track_9_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5166_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5166_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5166_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5166_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwEta_V_read, calo_14_hwEta_V_rea_reg_12436, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5166_eta2_V <= calo_14_hwEta_V_rea_reg_12436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5166_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5166_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5166_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5166_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_9_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5166_phi1_V <= ap_port_reg_track_9_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5166_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5166_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5166_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5166_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwPhi_V_read, calo_14_hwPhi_V_rea_reg_12264, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5166_phi2_V <= calo_14_hwPhi_V_rea_reg_12264;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5166_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5166_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5166_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5178_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5178_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5178_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5178_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5178_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5178_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwEta_V_read, calo_0_hwEta_V_read_6_reg_12597, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5178_eta2_V <= calo_0_hwEta_V_read_6_reg_12597;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5178_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5178_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5178_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5178_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5178_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5178_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5178_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5178_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5178_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwPhi_V_read, calo_0_hwPhi_V_read_6_reg_12425, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5178_phi2_V <= calo_0_hwPhi_V_read_6_reg_12425;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5178_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5178_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5178_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5190_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5190_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5190_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5190_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5190_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5190_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwEta_V_read, calo_1_hwEta_V_read_6_reg_12586, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5190_eta2_V <= calo_1_hwEta_V_read_6_reg_12586;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5190_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5190_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5190_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5190_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5190_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5190_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5190_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5190_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5190_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwPhi_V_read, calo_1_hwPhi_V_read_6_reg_12414, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5190_phi2_V <= calo_1_hwPhi_V_read_6_reg_12414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5190_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5190_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5190_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5202_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5202_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5202_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5202_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5202_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5202_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwEta_V_read, calo_2_hwEta_V_read_6_reg_12575, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5202_eta2_V <= calo_2_hwEta_V_read_6_reg_12575;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5202_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5202_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5202_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5202_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5202_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5202_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5202_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5202_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5202_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwPhi_V_read, calo_2_hwPhi_V_read_6_reg_12403, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5202_phi2_V <= calo_2_hwPhi_V_read_6_reg_12403;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5202_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5202_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5202_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5214_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5214_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5214_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5214_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5214_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5214_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwEta_V_read, calo_3_hwEta_V_read_6_reg_12564, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5214_eta2_V <= calo_3_hwEta_V_read_6_reg_12564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5214_eta2_V <= calo_10_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5214_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5214_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5214_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5214_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5214_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5214_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5214_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5214_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwPhi_V_read, calo_3_hwPhi_V_read_6_reg_12392, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5214_phi2_V <= calo_3_hwPhi_V_read_6_reg_12392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5214_phi2_V <= calo_10_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5214_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5214_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5226_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5226_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5226_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5226_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5226_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5226_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwEta_V_read, calo_4_hwEta_V_read_6_reg_12553, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5226_eta2_V <= calo_4_hwEta_V_read_6_reg_12553;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5226_eta2_V <= calo_11_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5226_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5226_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5226_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5226_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5226_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5226_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5226_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5226_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwPhi_V_read, calo_4_hwPhi_V_read_6_reg_12381, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5226_phi2_V <= calo_4_hwPhi_V_read_6_reg_12381;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5226_phi2_V <= calo_11_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5226_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5226_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5238_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5238_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5238_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5238_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5238_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5238_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwEta_V_read, calo_5_hwEta_V_read_6_reg_12542, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5238_eta2_V <= calo_5_hwEta_V_read_6_reg_12542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5238_eta2_V <= calo_12_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5238_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5238_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5238_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5238_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5238_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5238_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5238_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5238_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwPhi_V_read, calo_5_hwPhi_V_read_6_reg_12370, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5238_phi2_V <= calo_5_hwPhi_V_read_6_reg_12370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5238_phi2_V <= calo_12_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5238_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5238_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5250_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5250_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5250_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5250_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5250_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5250_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwEta_V_read, calo_6_hwEta_V_read_6_reg_12531, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5250_eta2_V <= calo_6_hwEta_V_read_6_reg_12531;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5250_eta2_V <= calo_13_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5250_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5250_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5250_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5250_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5250_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5250_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5250_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5250_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwPhi_V_read, calo_6_hwPhi_V_read_6_reg_12359, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5250_phi2_V <= calo_6_hwPhi_V_read_6_reg_12359;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5250_phi2_V <= calo_13_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5250_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5250_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5262_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5262_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5262_eta1_V <= track_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5262_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5262_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5262_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwEta_V_read, calo_7_hwEta_V_read_6_reg_12520, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5262_eta2_V <= calo_7_hwEta_V_read_6_reg_12520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5262_eta2_V <= calo_14_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5262_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5262_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5262_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_2_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5262_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5262_phi1_V <= track_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5262_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5262_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5262_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwPhi_V_read, calo_7_hwPhi_V_read_6_reg_12348, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5262_phi2_V <= calo_7_hwPhi_V_read_6_reg_12348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5262_phi2_V <= calo_14_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5262_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5262_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5274_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5274_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5274_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5274_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5274_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5274_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwEta_V_read, calo_8_hwEta_V_read_6_reg_12508, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5274_eta2_V <= calo_8_hwEta_V_read_6_reg_12508;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5274_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5274_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5274_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5274_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5274_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5274_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5274_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5274_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5274_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwPhi_V_read, calo_8_hwPhi_V_read_6_reg_12336, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5274_phi2_V <= calo_8_hwPhi_V_read_6_reg_12336;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5274_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5274_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5274_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5286_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5286_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5286_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5286_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5286_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5286_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwEta_V_read, calo_9_hwEta_V_read_6_reg_12496, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5286_eta2_V <= calo_9_hwEta_V_read_6_reg_12496;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5286_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5286_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5286_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5286_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5286_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5286_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5286_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5286_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5286_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwPhi_V_read, calo_9_hwPhi_V_read_6_reg_12324, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5286_phi2_V <= calo_9_hwPhi_V_read_6_reg_12324;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5286_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5286_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5286_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5298_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5298_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5298_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5298_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5298_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5298_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read, calo_10_hwEta_V_rea_reg_12484, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5298_eta2_V <= calo_10_hwEta_V_rea_reg_12484;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5298_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5298_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5298_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5298_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5298_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5298_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5298_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5298_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5298_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read, calo_10_hwPhi_V_rea_reg_12312, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5298_phi2_V <= calo_10_hwPhi_V_rea_reg_12312;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5298_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5298_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5298_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5310_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5310_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5310_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5310_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5310_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5310_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read, calo_11_hwEta_V_rea_reg_12472, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5310_eta2_V <= calo_11_hwEta_V_rea_reg_12472;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5310_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5310_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5310_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5310_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5310_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5310_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5310_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5310_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5310_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read, calo_11_hwPhi_V_rea_reg_12300, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5310_phi2_V <= calo_11_hwPhi_V_rea_reg_12300;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5310_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5310_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5310_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5322_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5322_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5322_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5322_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5322_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5322_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read, calo_12_hwEta_V_rea_reg_12460, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5322_eta2_V <= calo_12_hwEta_V_rea_reg_12460;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5322_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5322_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5322_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5322_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5322_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5322_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5322_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5322_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5322_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read, calo_12_hwPhi_V_rea_reg_12288, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5322_phi2_V <= calo_12_hwPhi_V_rea_reg_12288;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5322_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5322_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5322_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5334_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5334_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5334_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5334_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5334_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5334_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwEta_V_read, calo_13_hwEta_V_rea_reg_12448, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5334_eta2_V <= calo_13_hwEta_V_rea_reg_12448;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5334_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5334_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5334_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5334_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5334_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5334_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5334_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5334_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5334_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwPhi_V_read, calo_13_hwPhi_V_rea_reg_12276, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5334_phi2_V <= calo_13_hwPhi_V_rea_reg_12276;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5334_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5334_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5334_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5346_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_10_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5346_eta1_V <= ap_port_reg_track_10_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5346_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5346_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5346_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5346_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwEta_V_read, calo_14_hwEta_V_rea_reg_12436, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5346_eta2_V <= calo_14_hwEta_V_rea_reg_12436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5346_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5346_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5346_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5346_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_10_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5346_phi1_V <= ap_port_reg_track_10_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5346_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5346_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5346_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5346_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwPhi_V_read, calo_14_hwPhi_V_rea_reg_12264, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5346_phi2_V <= calo_14_hwPhi_V_rea_reg_12264;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5346_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5346_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5346_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5358_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5358_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5358_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5358_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5358_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5358_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwEta_V_read, calo_0_hwEta_V_read_6_reg_12597, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5358_eta2_V <= calo_0_hwEta_V_read_6_reg_12597;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5358_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5358_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5358_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5358_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5358_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5358_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5358_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5358_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5358_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwPhi_V_read, calo_0_hwPhi_V_read_6_reg_12425, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5358_phi2_V <= calo_0_hwPhi_V_read_6_reg_12425;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5358_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5358_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5358_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5370_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5370_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5370_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5370_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5370_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5370_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwEta_V_read, calo_1_hwEta_V_read_6_reg_12586, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5370_eta2_V <= calo_1_hwEta_V_read_6_reg_12586;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5370_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5370_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5370_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5370_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5370_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5370_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5370_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5370_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5370_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwPhi_V_read, calo_1_hwPhi_V_read_6_reg_12414, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5370_phi2_V <= calo_1_hwPhi_V_read_6_reg_12414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5370_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5370_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5370_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5382_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5382_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5382_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5382_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5382_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5382_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwEta_V_read, calo_2_hwEta_V_read_6_reg_12575, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5382_eta2_V <= calo_2_hwEta_V_read_6_reg_12575;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5382_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5382_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5382_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5382_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5382_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5382_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5382_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5382_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5382_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwPhi_V_read, calo_2_hwPhi_V_read_6_reg_12403, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5382_phi2_V <= calo_2_hwPhi_V_read_6_reg_12403;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5382_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5382_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5382_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5394_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5394_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5394_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5394_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5394_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5394_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwEta_V_read, calo_3_hwEta_V_read_6_reg_12564, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5394_eta2_V <= calo_3_hwEta_V_read_6_reg_12564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5394_eta2_V <= calo_10_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5394_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5394_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5394_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5394_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5394_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5394_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5394_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5394_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwPhi_V_read, calo_3_hwPhi_V_read_6_reg_12392, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5394_phi2_V <= calo_3_hwPhi_V_read_6_reg_12392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5394_phi2_V <= calo_10_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5394_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5394_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5406_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5406_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5406_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5406_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5406_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5406_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwEta_V_read, calo_4_hwEta_V_read_6_reg_12553, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5406_eta2_V <= calo_4_hwEta_V_read_6_reg_12553;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5406_eta2_V <= calo_11_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5406_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5406_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5406_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5406_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5406_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5406_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5406_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5406_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwPhi_V_read, calo_4_hwPhi_V_read_6_reg_12381, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5406_phi2_V <= calo_4_hwPhi_V_read_6_reg_12381;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5406_phi2_V <= calo_11_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5406_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5406_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5418_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5418_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5418_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5418_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5418_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5418_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwEta_V_read, calo_5_hwEta_V_read_6_reg_12542, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5418_eta2_V <= calo_5_hwEta_V_read_6_reg_12542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5418_eta2_V <= calo_12_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5418_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5418_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5418_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5418_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5418_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5418_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5418_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5418_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwPhi_V_read, calo_5_hwPhi_V_read_6_reg_12370, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5418_phi2_V <= calo_5_hwPhi_V_read_6_reg_12370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5418_phi2_V <= calo_12_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5418_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5418_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5430_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5430_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5430_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5430_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5430_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5430_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwEta_V_read, calo_6_hwEta_V_read_6_reg_12531, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5430_eta2_V <= calo_6_hwEta_V_read_6_reg_12531;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5430_eta2_V <= calo_13_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5430_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5430_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5430_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5430_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5430_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5430_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5430_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5430_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwPhi_V_read, calo_6_hwPhi_V_read_6_reg_12359, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5430_phi2_V <= calo_6_hwPhi_V_read_6_reg_12359;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5430_phi2_V <= calo_13_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5430_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5430_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5442_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5442_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5442_eta1_V <= track_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5442_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5442_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5442_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwEta_V_read, calo_7_hwEta_V_read_6_reg_12520, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5442_eta2_V <= calo_7_hwEta_V_read_6_reg_12520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5442_eta2_V <= calo_14_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5442_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5442_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5442_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_3_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5442_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5442_phi1_V <= track_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5442_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5442_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5442_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwPhi_V_read, calo_7_hwPhi_V_read_6_reg_12348, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5442_phi2_V <= calo_7_hwPhi_V_read_6_reg_12348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5442_phi2_V <= calo_14_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5442_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5442_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5454_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5454_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5454_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5454_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5454_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5454_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwEta_V_read, calo_8_hwEta_V_read_6_reg_12508, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5454_eta2_V <= calo_8_hwEta_V_read_6_reg_12508;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5454_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5454_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5454_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5454_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5454_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5454_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5454_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5454_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5454_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwPhi_V_read, calo_8_hwPhi_V_read_6_reg_12336, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5454_phi2_V <= calo_8_hwPhi_V_read_6_reg_12336;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5454_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5454_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5454_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5466_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5466_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5466_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5466_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5466_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5466_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwEta_V_read, calo_9_hwEta_V_read_6_reg_12496, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5466_eta2_V <= calo_9_hwEta_V_read_6_reg_12496;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5466_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5466_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5466_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5466_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5466_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5466_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5466_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5466_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5466_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwPhi_V_read, calo_9_hwPhi_V_read_6_reg_12324, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5466_phi2_V <= calo_9_hwPhi_V_read_6_reg_12324;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5466_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5466_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5466_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5478_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5478_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5478_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5478_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5478_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5478_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read, calo_10_hwEta_V_rea_reg_12484, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5478_eta2_V <= calo_10_hwEta_V_rea_reg_12484;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5478_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5478_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5478_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5478_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5478_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5478_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5478_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5478_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5478_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read, calo_10_hwPhi_V_rea_reg_12312, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5478_phi2_V <= calo_10_hwPhi_V_rea_reg_12312;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5478_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5478_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5478_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5490_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5490_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5490_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5490_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5490_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5490_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read, calo_11_hwEta_V_rea_reg_12472, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5490_eta2_V <= calo_11_hwEta_V_rea_reg_12472;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5490_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5490_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5490_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5490_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5490_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5490_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5490_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5490_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5490_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read, calo_11_hwPhi_V_rea_reg_12300, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5490_phi2_V <= calo_11_hwPhi_V_rea_reg_12300;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5490_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5490_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5490_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5502_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5502_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5502_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5502_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5502_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5502_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read, calo_12_hwEta_V_rea_reg_12460, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5502_eta2_V <= calo_12_hwEta_V_rea_reg_12460;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5502_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5502_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5502_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5502_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5502_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5502_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5502_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5502_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5502_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read, calo_12_hwPhi_V_rea_reg_12288, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5502_phi2_V <= calo_12_hwPhi_V_rea_reg_12288;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5502_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5502_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5502_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5514_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5514_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5514_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5514_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5514_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5514_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwEta_V_read, calo_13_hwEta_V_rea_reg_12448, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5514_eta2_V <= calo_13_hwEta_V_rea_reg_12448;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5514_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5514_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5514_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5514_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5514_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5514_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5514_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5514_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5514_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwPhi_V_read, calo_13_hwPhi_V_rea_reg_12276, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5514_phi2_V <= calo_13_hwPhi_V_rea_reg_12276;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5514_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5514_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5514_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5526_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_11_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5526_eta1_V <= ap_port_reg_track_11_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5526_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5526_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5526_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5526_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwEta_V_read, calo_14_hwEta_V_rea_reg_12436, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5526_eta2_V <= calo_14_hwEta_V_rea_reg_12436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5526_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5526_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5526_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5526_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_11_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5526_phi1_V <= ap_port_reg_track_11_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5526_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5526_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5526_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5526_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwPhi_V_read, calo_14_hwPhi_V_rea_reg_12264, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5526_phi2_V <= calo_14_hwPhi_V_rea_reg_12264;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5526_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5526_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5526_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5538_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5538_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5538_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5538_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5538_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5538_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwEta_V_read, calo_0_hwEta_V_read_6_reg_12597, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5538_eta2_V <= calo_0_hwEta_V_read_6_reg_12597;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5538_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5538_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5538_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5538_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5538_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5538_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5538_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5538_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5538_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwPhi_V_read, calo_0_hwPhi_V_read_6_reg_12425, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5538_phi2_V <= calo_0_hwPhi_V_read_6_reg_12425;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5538_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5538_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5538_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5550_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5550_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5550_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5550_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5550_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5550_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwEta_V_read, calo_1_hwEta_V_read_6_reg_12586, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5550_eta2_V <= calo_1_hwEta_V_read_6_reg_12586;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5550_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5550_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5550_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5550_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5550_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5550_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5550_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5550_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5550_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwPhi_V_read, calo_1_hwPhi_V_read_6_reg_12414, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5550_phi2_V <= calo_1_hwPhi_V_read_6_reg_12414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5550_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5550_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5550_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5562_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5562_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5562_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5562_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5562_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5562_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwEta_V_read, calo_2_hwEta_V_read_6_reg_12575, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5562_eta2_V <= calo_2_hwEta_V_read_6_reg_12575;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5562_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5562_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5562_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5562_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5562_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5562_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5562_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5562_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5562_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwPhi_V_read, calo_2_hwPhi_V_read_6_reg_12403, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5562_phi2_V <= calo_2_hwPhi_V_read_6_reg_12403;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5562_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5562_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5562_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5574_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5574_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5574_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5574_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5574_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5574_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwEta_V_read, calo_3_hwEta_V_read_6_reg_12564, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5574_eta2_V <= calo_3_hwEta_V_read_6_reg_12564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5574_eta2_V <= calo_10_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5574_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5574_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5574_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5574_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5574_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5574_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5574_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5574_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwPhi_V_read, calo_3_hwPhi_V_read_6_reg_12392, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5574_phi2_V <= calo_3_hwPhi_V_read_6_reg_12392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5574_phi2_V <= calo_10_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5574_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5574_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5586_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5586_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5586_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5586_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5586_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5586_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwEta_V_read, calo_4_hwEta_V_read_6_reg_12553, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5586_eta2_V <= calo_4_hwEta_V_read_6_reg_12553;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5586_eta2_V <= calo_11_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5586_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5586_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5586_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5586_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5586_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5586_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5586_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5586_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwPhi_V_read, calo_4_hwPhi_V_read_6_reg_12381, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5586_phi2_V <= calo_4_hwPhi_V_read_6_reg_12381;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5586_phi2_V <= calo_11_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5586_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5586_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5598_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5598_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5598_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5598_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5598_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5598_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwEta_V_read, calo_5_hwEta_V_read_6_reg_12542, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5598_eta2_V <= calo_5_hwEta_V_read_6_reg_12542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5598_eta2_V <= calo_12_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5598_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5598_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5598_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5598_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5598_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5598_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5598_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5598_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwPhi_V_read, calo_5_hwPhi_V_read_6_reg_12370, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5598_phi2_V <= calo_5_hwPhi_V_read_6_reg_12370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5598_phi2_V <= calo_12_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5598_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5598_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5610_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5610_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5610_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5610_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5610_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5610_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwEta_V_read, calo_6_hwEta_V_read_6_reg_12531, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5610_eta2_V <= calo_6_hwEta_V_read_6_reg_12531;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5610_eta2_V <= calo_13_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5610_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5610_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5610_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5610_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5610_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5610_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5610_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5610_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwPhi_V_read, calo_6_hwPhi_V_read_6_reg_12359, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5610_phi2_V <= calo_6_hwPhi_V_read_6_reg_12359;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5610_phi2_V <= calo_13_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5610_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5610_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5622_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5622_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5622_eta1_V <= track_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5622_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5622_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5622_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwEta_V_read, calo_7_hwEta_V_read_6_reg_12520, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5622_eta2_V <= calo_7_hwEta_V_read_6_reg_12520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5622_eta2_V <= calo_14_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5622_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5622_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5622_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_4_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5622_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5622_phi1_V <= track_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5622_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5622_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5622_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwPhi_V_read, calo_7_hwPhi_V_read_6_reg_12348, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5622_phi2_V <= calo_7_hwPhi_V_read_6_reg_12348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5622_phi2_V <= calo_14_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5622_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5622_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5634_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5634_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5634_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5634_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5634_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5634_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwEta_V_read, calo_8_hwEta_V_read_6_reg_12508, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5634_eta2_V <= calo_8_hwEta_V_read_6_reg_12508;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5634_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5634_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5634_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5634_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5634_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5634_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5634_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5634_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5634_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwPhi_V_read, calo_8_hwPhi_V_read_6_reg_12336, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5634_phi2_V <= calo_8_hwPhi_V_read_6_reg_12336;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5634_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5634_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5634_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5646_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5646_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5646_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5646_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5646_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5646_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwEta_V_read, calo_9_hwEta_V_read_6_reg_12496, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5646_eta2_V <= calo_9_hwEta_V_read_6_reg_12496;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5646_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5646_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5646_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5646_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5646_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5646_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5646_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5646_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5646_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwPhi_V_read, calo_9_hwPhi_V_read_6_reg_12324, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5646_phi2_V <= calo_9_hwPhi_V_read_6_reg_12324;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5646_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5646_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5646_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5658_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5658_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5658_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5658_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5658_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5658_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read, calo_10_hwEta_V_rea_reg_12484, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5658_eta2_V <= calo_10_hwEta_V_rea_reg_12484;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5658_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5658_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5658_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5658_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5658_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5658_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5658_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5658_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5658_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read, calo_10_hwPhi_V_rea_reg_12312, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5658_phi2_V <= calo_10_hwPhi_V_rea_reg_12312;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5658_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5658_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5658_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5670_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5670_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5670_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5670_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5670_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5670_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read, calo_11_hwEta_V_rea_reg_12472, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5670_eta2_V <= calo_11_hwEta_V_rea_reg_12472;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5670_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5670_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5670_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5670_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5670_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5670_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5670_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5670_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5670_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read, calo_11_hwPhi_V_rea_reg_12300, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5670_phi2_V <= calo_11_hwPhi_V_rea_reg_12300;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5670_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5670_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5670_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5682_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5682_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5682_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5682_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5682_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5682_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read, calo_12_hwEta_V_rea_reg_12460, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5682_eta2_V <= calo_12_hwEta_V_rea_reg_12460;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5682_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5682_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5682_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5682_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5682_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5682_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5682_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5682_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5682_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read, calo_12_hwPhi_V_rea_reg_12288, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5682_phi2_V <= calo_12_hwPhi_V_rea_reg_12288;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5682_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5682_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5682_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5694_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5694_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5694_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5694_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5694_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5694_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwEta_V_read, calo_13_hwEta_V_rea_reg_12448, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5694_eta2_V <= calo_13_hwEta_V_rea_reg_12448;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5694_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5694_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5694_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5694_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5694_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5694_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5694_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5694_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5694_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwPhi_V_read, calo_13_hwPhi_V_rea_reg_12276, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5694_phi2_V <= calo_13_hwPhi_V_rea_reg_12276;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5694_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5694_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5694_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5706_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_12_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5706_eta1_V <= ap_port_reg_track_12_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5706_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5706_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5706_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5706_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwEta_V_read, calo_14_hwEta_V_rea_reg_12436, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5706_eta2_V <= calo_14_hwEta_V_rea_reg_12436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5706_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5706_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5706_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5706_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_12_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5706_phi1_V <= ap_port_reg_track_12_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5706_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5706_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5706_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5706_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwPhi_V_read, calo_14_hwPhi_V_rea_reg_12264, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5706_phi2_V <= calo_14_hwPhi_V_rea_reg_12264;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5706_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5706_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5706_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5718_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5718_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5718_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5718_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5718_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5718_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwEta_V_read, calo_0_hwEta_V_read_6_reg_12597, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5718_eta2_V <= calo_0_hwEta_V_read_6_reg_12597;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5718_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5718_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5718_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5718_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5718_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5718_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5718_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5718_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5718_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwPhi_V_read, calo_0_hwPhi_V_read_6_reg_12425, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5718_phi2_V <= calo_0_hwPhi_V_read_6_reg_12425;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5718_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5718_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5718_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5730_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5730_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5730_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5730_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5730_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5730_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwEta_V_read, calo_1_hwEta_V_read_6_reg_12586, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5730_eta2_V <= calo_1_hwEta_V_read_6_reg_12586;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5730_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5730_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5730_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5730_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5730_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5730_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5730_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5730_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5730_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwPhi_V_read, calo_1_hwPhi_V_read_6_reg_12414, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5730_phi2_V <= calo_1_hwPhi_V_read_6_reg_12414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5730_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5730_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5730_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5742_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5742_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5742_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5742_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5742_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5742_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwEta_V_read, calo_2_hwEta_V_read_6_reg_12575, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5742_eta2_V <= calo_2_hwEta_V_read_6_reg_12575;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5742_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5742_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5742_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5742_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5742_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5742_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5742_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5742_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5742_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwPhi_V_read, calo_2_hwPhi_V_read_6_reg_12403, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5742_phi2_V <= calo_2_hwPhi_V_read_6_reg_12403;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5742_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5742_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5742_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5754_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5754_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5754_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5754_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5754_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5754_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwEta_V_read, calo_3_hwEta_V_read_6_reg_12564, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5754_eta2_V <= calo_3_hwEta_V_read_6_reg_12564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5754_eta2_V <= calo_10_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5754_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5754_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5754_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5754_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5754_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5754_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5754_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5754_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwPhi_V_read, calo_3_hwPhi_V_read_6_reg_12392, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5754_phi2_V <= calo_3_hwPhi_V_read_6_reg_12392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5754_phi2_V <= calo_10_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5754_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5754_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5766_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5766_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5766_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5766_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5766_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5766_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwEta_V_read, calo_4_hwEta_V_read_6_reg_12553, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5766_eta2_V <= calo_4_hwEta_V_read_6_reg_12553;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5766_eta2_V <= calo_11_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5766_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5766_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5766_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5766_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5766_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5766_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5766_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5766_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwPhi_V_read, calo_4_hwPhi_V_read_6_reg_12381, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5766_phi2_V <= calo_4_hwPhi_V_read_6_reg_12381;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5766_phi2_V <= calo_11_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5766_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5766_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5778_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5778_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5778_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5778_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5778_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5778_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwEta_V_read, calo_5_hwEta_V_read_6_reg_12542, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5778_eta2_V <= calo_5_hwEta_V_read_6_reg_12542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5778_eta2_V <= calo_12_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5778_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5778_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5778_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5778_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5778_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5778_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5778_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5778_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwPhi_V_read, calo_5_hwPhi_V_read_6_reg_12370, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5778_phi2_V <= calo_5_hwPhi_V_read_6_reg_12370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5778_phi2_V <= calo_12_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5778_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5778_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5790_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5790_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5790_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5790_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5790_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5790_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwEta_V_read, calo_6_hwEta_V_read_6_reg_12531, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5790_eta2_V <= calo_6_hwEta_V_read_6_reg_12531;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5790_eta2_V <= calo_13_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5790_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5790_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5790_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5790_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5790_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5790_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5790_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5790_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwPhi_V_read, calo_6_hwPhi_V_read_6_reg_12359, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5790_phi2_V <= calo_6_hwPhi_V_read_6_reg_12359;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5790_phi2_V <= calo_13_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5790_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5790_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5802_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5802_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5802_eta1_V <= track_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5802_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5802_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5802_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwEta_V_read, calo_7_hwEta_V_read_6_reg_12520, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5802_eta2_V <= calo_7_hwEta_V_read_6_reg_12520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5802_eta2_V <= calo_14_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5802_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5802_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5802_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_5_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5802_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5802_phi1_V <= track_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5802_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5802_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5802_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwPhi_V_read, calo_7_hwPhi_V_read_6_reg_12348, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5802_phi2_V <= calo_7_hwPhi_V_read_6_reg_12348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5802_phi2_V <= calo_14_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5802_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5802_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5814_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5814_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5814_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5814_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5814_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5814_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwEta_V_read, calo_8_hwEta_V_read_6_reg_12508, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5814_eta2_V <= calo_8_hwEta_V_read_6_reg_12508;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5814_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5814_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5814_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5814_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5814_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5814_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5814_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5814_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5814_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwPhi_V_read, calo_8_hwPhi_V_read_6_reg_12336, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5814_phi2_V <= calo_8_hwPhi_V_read_6_reg_12336;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5814_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5814_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5814_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5826_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5826_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5826_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5826_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5826_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5826_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwEta_V_read, calo_9_hwEta_V_read_6_reg_12496, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5826_eta2_V <= calo_9_hwEta_V_read_6_reg_12496;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5826_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5826_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5826_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5826_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5826_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5826_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5826_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5826_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5826_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwPhi_V_read, calo_9_hwPhi_V_read_6_reg_12324, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5826_phi2_V <= calo_9_hwPhi_V_read_6_reg_12324;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5826_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5826_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5826_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5838_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5838_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5838_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5838_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5838_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5838_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read, calo_10_hwEta_V_rea_reg_12484, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5838_eta2_V <= calo_10_hwEta_V_rea_reg_12484;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5838_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5838_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5838_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5838_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5838_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5838_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5838_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5838_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5838_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read, calo_10_hwPhi_V_rea_reg_12312, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5838_phi2_V <= calo_10_hwPhi_V_rea_reg_12312;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5838_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5838_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5838_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5850_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5850_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5850_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5850_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5850_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5850_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read, calo_11_hwEta_V_rea_reg_12472, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5850_eta2_V <= calo_11_hwEta_V_rea_reg_12472;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5850_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5850_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5850_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5850_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5850_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5850_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5850_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5850_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5850_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read, calo_11_hwPhi_V_rea_reg_12300, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5850_phi2_V <= calo_11_hwPhi_V_rea_reg_12300;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5850_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5850_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5850_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5862_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5862_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5862_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5862_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5862_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5862_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read, calo_12_hwEta_V_rea_reg_12460, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5862_eta2_V <= calo_12_hwEta_V_rea_reg_12460;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5862_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5862_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5862_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5862_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5862_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5862_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5862_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5862_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5862_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read, calo_12_hwPhi_V_rea_reg_12288, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5862_phi2_V <= calo_12_hwPhi_V_rea_reg_12288;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5862_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5862_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5862_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5874_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5874_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5874_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5874_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5874_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5874_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwEta_V_read, calo_13_hwEta_V_rea_reg_12448, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5874_eta2_V <= calo_13_hwEta_V_rea_reg_12448;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5874_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5874_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5874_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5874_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5874_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5874_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5874_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5874_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5874_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwPhi_V_read, calo_13_hwPhi_V_rea_reg_12276, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5874_phi2_V <= calo_13_hwPhi_V_rea_reg_12276;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5874_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5874_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5874_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5886_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_13_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5886_eta1_V <= ap_port_reg_track_13_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5886_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5886_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5886_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5886_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwEta_V_read, calo_14_hwEta_V_rea_reg_12436, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5886_eta2_V <= calo_14_hwEta_V_rea_reg_12436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5886_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5886_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5886_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5886_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_13_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5886_phi1_V <= ap_port_reg_track_13_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5886_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5886_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5886_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5886_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwPhi_V_read, calo_14_hwPhi_V_rea_reg_12264, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5886_phi2_V <= calo_14_hwPhi_V_rea_reg_12264;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5886_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5886_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5886_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5898_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5898_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5898_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5898_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5898_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5898_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwEta_V_read, calo_0_hwEta_V_read_6_reg_12597, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5898_eta2_V <= calo_0_hwEta_V_read_6_reg_12597;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5898_eta2_V <= calo_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5898_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5898_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5898_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5898_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5898_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5898_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5898_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5898_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_7_hwPhi_V_read, calo_0_hwPhi_V_read_6_reg_12425, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5898_phi2_V <= calo_0_hwPhi_V_read_6_reg_12425;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5898_phi2_V <= calo_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5898_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5898_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5910_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5910_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5910_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5910_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5910_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5910_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwEta_V_read, calo_1_hwEta_V_read_6_reg_12586, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5910_eta2_V <= calo_1_hwEta_V_read_6_reg_12586;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5910_eta2_V <= calo_8_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5910_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5910_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5910_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5910_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5910_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5910_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5910_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5910_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_8_hwPhi_V_read, calo_1_hwPhi_V_read_6_reg_12414, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5910_phi2_V <= calo_1_hwPhi_V_read_6_reg_12414;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5910_phi2_V <= calo_8_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5910_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5910_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5922_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5922_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5922_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5922_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5922_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5922_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwEta_V_read, calo_2_hwEta_V_read_6_reg_12575, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5922_eta2_V <= calo_2_hwEta_V_read_6_reg_12575;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5922_eta2_V <= calo_9_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5922_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5922_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5922_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5922_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5922_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5922_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5922_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5922_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_9_hwPhi_V_read, calo_2_hwPhi_V_read_6_reg_12403, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5922_phi2_V <= calo_2_hwPhi_V_read_6_reg_12403;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5922_phi2_V <= calo_9_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5922_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5922_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5934_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5934_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5934_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5934_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5934_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5934_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwEta_V_read, calo_3_hwEta_V_read_6_reg_12564, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5934_eta2_V <= calo_3_hwEta_V_read_6_reg_12564;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5934_eta2_V <= calo_10_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5934_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5934_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5934_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5934_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5934_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5934_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5934_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5934_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_10_hwPhi_V_read, calo_3_hwPhi_V_read_6_reg_12392, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5934_phi2_V <= calo_3_hwPhi_V_read_6_reg_12392;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5934_phi2_V <= calo_10_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5934_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5934_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5946_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5946_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5946_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5946_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5946_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5946_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwEta_V_read, calo_4_hwEta_V_read_6_reg_12553, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5946_eta2_V <= calo_4_hwEta_V_read_6_reg_12553;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5946_eta2_V <= calo_11_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5946_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5946_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5946_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5946_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5946_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5946_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5946_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5946_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_11_hwPhi_V_read, calo_4_hwPhi_V_read_6_reg_12381, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5946_phi2_V <= calo_4_hwPhi_V_read_6_reg_12381;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5946_phi2_V <= calo_11_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5946_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5946_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5958_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5958_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5958_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5958_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5958_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5958_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwEta_V_read, calo_5_hwEta_V_read_6_reg_12542, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5958_eta2_V <= calo_5_hwEta_V_read_6_reg_12542;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5958_eta2_V <= calo_12_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5958_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5958_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5958_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5958_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5958_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5958_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5958_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5958_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_12_hwPhi_V_read, calo_5_hwPhi_V_read_6_reg_12370, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5958_phi2_V <= calo_5_hwPhi_V_read_6_reg_12370;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5958_phi2_V <= calo_12_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5958_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5958_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5970_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5970_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5970_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5970_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5970_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5970_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwEta_V_read, calo_6_hwEta_V_read_6_reg_12531, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5970_eta2_V <= calo_6_hwEta_V_read_6_reg_12531;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5970_eta2_V <= calo_13_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5970_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5970_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5970_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5970_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5970_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5970_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5970_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5970_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_13_hwPhi_V_read, calo_6_hwPhi_V_read_6_reg_12359, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5970_phi2_V <= calo_6_hwPhi_V_read_6_reg_12359;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5970_phi2_V <= calo_13_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5970_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5970_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5982_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5982_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5982_eta1_V <= track_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5982_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5982_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5982_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwEta_V_read, calo_7_hwEta_V_read_6_reg_12520, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5982_eta2_V <= calo_7_hwEta_V_read_6_reg_12520;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5982_eta2_V <= calo_14_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5982_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5982_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5982_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_6_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5982_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5982_phi1_V <= track_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5982_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5982_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5982_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_14_hwPhi_V_read, calo_7_hwPhi_V_read_6_reg_12348, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5982_phi2_V <= calo_7_hwPhi_V_read_6_reg_12348;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5982_phi2_V <= calo_14_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5982_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5982_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5994_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5994_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5994_eta1_V <= track_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5994_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5994_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5994_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwEta_V_read, calo_8_hwEta_V_read_6_reg_12508, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5994_eta2_V <= calo_8_hwEta_V_read_6_reg_12508;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5994_eta2_V <= calo_0_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5994_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5994_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5994_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5994_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5994_phi1_V <= track_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5994_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5994_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_5994_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_0_hwPhi_V_read, calo_8_hwPhi_V_read_6_reg_12336, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_5994_phi2_V <= calo_8_hwPhi_V_read_6_reg_12336;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_5994_phi2_V <= calo_0_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_5994_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_5994_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6006_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6006_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6006_eta1_V <= track_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6006_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6006_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6006_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwEta_V_read, calo_9_hwEta_V_read_6_reg_12496, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6006_eta2_V <= calo_9_hwEta_V_read_6_reg_12496;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6006_eta2_V <= calo_1_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6006_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6006_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6006_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6006_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6006_phi1_V <= track_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6006_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6006_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6006_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_1_hwPhi_V_read, calo_9_hwPhi_V_read_6_reg_12324, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6006_phi2_V <= calo_9_hwPhi_V_read_6_reg_12324;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6006_phi2_V <= calo_1_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6006_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6006_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6018_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6018_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6018_eta1_V <= track_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6018_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6018_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6018_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwEta_V_read, calo_10_hwEta_V_rea_reg_12484, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6018_eta2_V <= calo_10_hwEta_V_rea_reg_12484;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6018_eta2_V <= calo_2_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6018_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6018_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6018_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6018_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6018_phi1_V <= track_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6018_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6018_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6018_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_2_hwPhi_V_read, calo_10_hwPhi_V_rea_reg_12312, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6018_phi2_V <= calo_10_hwPhi_V_rea_reg_12312;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6018_phi2_V <= calo_2_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6018_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6018_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6030_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6030_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6030_eta1_V <= track_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6030_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6030_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6030_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwEta_V_read, calo_11_hwEta_V_rea_reg_12472, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6030_eta2_V <= calo_11_hwEta_V_rea_reg_12472;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6030_eta2_V <= calo_3_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6030_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6030_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6030_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6030_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6030_phi1_V <= track_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6030_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6030_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6030_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_3_hwPhi_V_read, calo_11_hwPhi_V_rea_reg_12300, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6030_phi2_V <= calo_11_hwPhi_V_rea_reg_12300;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6030_phi2_V <= calo_3_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6030_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6030_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6042_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6042_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6042_eta1_V <= track_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6042_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6042_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6042_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwEta_V_read, calo_12_hwEta_V_rea_reg_12460, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6042_eta2_V <= calo_12_hwEta_V_rea_reg_12460;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6042_eta2_V <= calo_4_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6042_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6042_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6042_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6042_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6042_phi1_V <= track_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6042_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6042_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6042_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_4_hwPhi_V_read, calo_12_hwPhi_V_rea_reg_12288, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6042_phi2_V <= calo_12_hwPhi_V_rea_reg_12288;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6042_phi2_V <= calo_4_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6042_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6042_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6054_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6054_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6054_eta1_V <= track_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6054_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6054_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6054_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwEta_V_read, calo_13_hwEta_V_rea_reg_12448, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6054_eta2_V <= calo_13_hwEta_V_rea_reg_12448;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6054_eta2_V <= calo_5_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6054_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6054_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6054_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6054_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6054_phi1_V <= track_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6054_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6054_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6054_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_5_hwPhi_V_read, calo_13_hwPhi_V_rea_reg_12276, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6054_phi2_V <= calo_13_hwPhi_V_rea_reg_12276;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6054_phi2_V <= calo_5_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6054_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6054_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6066_eta1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwEta_V_read, ap_port_reg_track_14_hwEta_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6066_eta1_V <= ap_port_reg_track_14_hwEta_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6066_eta1_V <= track_7_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6066_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6066_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6066_eta2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwEta_V_read, calo_14_hwEta_V_rea_reg_12436, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6066_eta2_V <= calo_14_hwEta_V_rea_reg_12436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6066_eta2_V <= calo_6_hwEta_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6066_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6066_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6066_phi1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, track_7_hwPhi_V_read, ap_port_reg_track_14_hwPhi_V_read, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6066_phi1_V <= ap_port_reg_track_14_hwPhi_V_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6066_phi1_V <= track_7_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6066_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6066_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_14_s_fu_6066_phi2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, calo_6_hwPhi_V_read, calo_14_hwPhi_V_rea_reg_12264, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_dr2_int_cap_14_s_fu_6066_phi2_V <= calo_14_hwPhi_V_rea_reg_12264;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_dr2_int_cap_14_s_fu_6066_phi2_V <= calo_6_hwPhi_V_read;
            else 
                grp_dr2_int_cap_14_s_fu_6066_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_14_s_fu_6066_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3492_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3492_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3492_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3492_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_s_reg_12618, tmp_s_fu_6413_p2, calo_track_drval_7_29_reg_14239, tmp_29_7_8_reg_14245, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_8_reg_14245 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3492_dr2 <= calo_track_drval_7_29_reg_14239;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_s_fu_6413_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3492_dr2 <= calo_track_drval_0_s_reg_12618;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3492_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3492_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_7_hwPt_V_read_5_reg_13464, tmp_s_fu_6413_p2, tmp_29_7_8_reg_14245, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_8_reg_14245 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3492_pt1_V <= track_7_hwPt_V_read_5_reg_13464;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_s_fu_6413_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3492_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3492_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3492_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_8_hwPt_V_read_3_reg_13597, tmp_s_fu_6413_p2, tmp_29_7_8_reg_14245, ap_port_reg_calo_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_8_reg_14245 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3492_pt2_V <= calo_8_hwPt_V_read_3_reg_13597;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_s_fu_6413_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3492_pt2_V <= ap_port_reg_calo_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3492_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3492_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_s_fu_6413_p2, p_032_7_reg_14188, tmp_29_7_8_reg_14245, ap_block_pp0_stage1, p_1_fu_6371_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_8_reg_14245 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3492_ptscale_V <= p_032_7_reg_14188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_s_fu_6413_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3492_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3492_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3502_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3502_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3502_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3502_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_15_reg_12624, tmp_29_0_1_fu_6419_p2, calo_track_drval_7_31_reg_14249, tmp_29_7_9_reg_14255, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_9_reg_14255 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3502_dr2 <= calo_track_drval_7_31_reg_14249;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_1_fu_6419_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3502_dr2 <= calo_track_drval_0_15_reg_12624;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3502_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3502_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_7_hwPt_V_read_5_reg_13464, tmp_29_0_1_fu_6419_p2, tmp_29_7_9_reg_14255, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_9_reg_14255 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3502_pt1_V <= track_7_hwPt_V_read_5_reg_13464;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_1_fu_6419_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3502_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3502_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3502_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_9_hwPt_V_read_3_reg_13578, tmp_29_0_1_fu_6419_p2, tmp_29_7_9_reg_14255, ap_port_reg_calo_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_9_reg_14255 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3502_pt2_V <= calo_9_hwPt_V_read_3_reg_13578;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_1_fu_6419_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3502_pt2_V <= ap_port_reg_calo_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3502_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3502_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_1_fu_6419_p2, p_032_7_reg_14188, tmp_29_7_9_reg_14255, ap_block_pp0_stage1, p_1_fu_6371_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_9_reg_14255 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3502_ptscale_V <= p_032_7_reg_14188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_1_fu_6419_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3502_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3502_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3512_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3512_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3512_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3512_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_17_reg_12630, tmp_29_0_2_fu_6425_p2, calo_track_drval_7_33_reg_14259, tmp_29_7_s_reg_14265, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_s_reg_14265 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3512_dr2 <= calo_track_drval_7_33_reg_14259;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_2_fu_6425_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3512_dr2 <= calo_track_drval_0_17_reg_12630;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3512_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3512_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_7_hwPt_V_read_5_reg_13464, tmp_29_0_2_fu_6425_p2, tmp_29_7_s_reg_14265, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_s_reg_14265 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3512_pt1_V <= track_7_hwPt_V_read_5_reg_13464;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_2_fu_6425_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3512_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3512_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3512_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_10_hwPt_V_read_3_reg_13559, tmp_29_0_2_fu_6425_p2, tmp_29_7_s_reg_14265, ap_port_reg_calo_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_s_reg_14265 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3512_pt2_V <= calo_10_hwPt_V_read_3_reg_13559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_2_fu_6425_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3512_pt2_V <= ap_port_reg_calo_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3512_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3512_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_2_fu_6425_p2, p_032_7_reg_14188, tmp_29_7_s_reg_14265, ap_block_pp0_stage1, p_1_fu_6371_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_s_reg_14265 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3512_ptscale_V <= p_032_7_reg_14188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_2_fu_6425_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3512_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3512_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3522_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3522_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3522_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3522_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_19_reg_12636, tmp_29_0_3_fu_6431_p2, calo_track_drval_7_35_reg_14269, tmp_29_7_10_reg_14275, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_10_reg_14275 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3522_dr2 <= calo_track_drval_7_35_reg_14269;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_3_fu_6431_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3522_dr2 <= calo_track_drval_0_19_reg_12636;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3522_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3522_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_7_hwPt_V_read_5_reg_13464, tmp_29_0_3_fu_6431_p2, tmp_29_7_10_reg_14275, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_10_reg_14275 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3522_pt1_V <= track_7_hwPt_V_read_5_reg_13464;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_3_fu_6431_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3522_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3522_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3522_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_11_hwPt_V_read_3_reg_13540, tmp_29_0_3_fu_6431_p2, tmp_29_7_10_reg_14275, ap_port_reg_calo_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_10_reg_14275 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3522_pt2_V <= calo_11_hwPt_V_read_3_reg_13540;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_3_fu_6431_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3522_pt2_V <= ap_port_reg_calo_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3522_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3522_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_3_fu_6431_p2, p_032_7_reg_14188, tmp_29_7_10_reg_14275, ap_block_pp0_stage1, p_1_fu_6371_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_10_reg_14275 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3522_ptscale_V <= p_032_7_reg_14188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_3_fu_6431_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3522_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3522_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3532_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3532_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3532_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3532_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_21_reg_12642, tmp_29_0_4_fu_6437_p2, calo_track_drval_7_37_reg_14279, tmp_29_7_11_reg_14285, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_11_reg_14285 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3532_dr2 <= calo_track_drval_7_37_reg_14279;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_4_fu_6437_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3532_dr2 <= calo_track_drval_0_21_reg_12642;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3532_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3532_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_7_hwPt_V_read_5_reg_13464, tmp_29_0_4_fu_6437_p2, tmp_29_7_11_reg_14285, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_11_reg_14285 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3532_pt1_V <= track_7_hwPt_V_read_5_reg_13464;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_4_fu_6437_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3532_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3532_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3532_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_12_hwPt_V_read_3_reg_13521, tmp_29_0_4_fu_6437_p2, tmp_29_7_11_reg_14285, ap_port_reg_calo_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_11_reg_14285 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3532_pt2_V <= calo_12_hwPt_V_read_3_reg_13521;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_4_fu_6437_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3532_pt2_V <= ap_port_reg_calo_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3532_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3532_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_4_fu_6437_p2, p_032_7_reg_14188, tmp_29_7_11_reg_14285, ap_block_pp0_stage1, p_1_fu_6371_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_11_reg_14285 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3532_ptscale_V <= p_032_7_reg_14188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_4_fu_6437_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3532_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3532_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3542_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3542_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3542_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3542_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_23_reg_12648, tmp_29_0_5_fu_6443_p2, calo_track_drval_7_39_reg_14289, tmp_29_7_12_reg_14295, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_12_reg_14295 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3542_dr2 <= calo_track_drval_7_39_reg_14289;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_5_fu_6443_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3542_dr2 <= calo_track_drval_0_23_reg_12648;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3542_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3542_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_7_hwPt_V_read_5_reg_13464, tmp_29_0_5_fu_6443_p2, tmp_29_7_12_reg_14295, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_12_reg_14295 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3542_pt1_V <= track_7_hwPt_V_read_5_reg_13464;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_5_fu_6443_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3542_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3542_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3542_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_13_hwPt_V_read_3_reg_13502, tmp_29_0_5_fu_6443_p2, tmp_29_7_12_reg_14295, ap_port_reg_calo_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_12_reg_14295 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3542_pt2_V <= calo_13_hwPt_V_read_3_reg_13502;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_5_fu_6443_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3542_pt2_V <= ap_port_reg_calo_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3542_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3542_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_5_fu_6443_p2, p_032_7_reg_14188, tmp_29_7_12_reg_14295, ap_block_pp0_stage1, p_1_fu_6371_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_12_reg_14295 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3542_ptscale_V <= p_032_7_reg_14188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_5_fu_6443_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3542_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3542_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3552_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3552_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3552_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3552_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_25_reg_12654, tmp_29_0_6_fu_6449_p2, calo_track_drval_7_41_reg_14299, tmp_29_7_13_reg_14305, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_13_reg_14305 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3552_dr2 <= calo_track_drval_7_41_reg_14299;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_6_fu_6449_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3552_dr2 <= calo_track_drval_0_25_reg_12654;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3552_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3552_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_7_hwPt_V_read_5_reg_13464, tmp_29_0_6_fu_6449_p2, tmp_29_7_13_reg_14305, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_13_reg_14305 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3552_pt1_V <= track_7_hwPt_V_read_5_reg_13464;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_6_fu_6449_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3552_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3552_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3552_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_14_hwPt_V_read_3_reg_13483, tmp_29_0_6_fu_6449_p2, tmp_29_7_13_reg_14305, ap_port_reg_calo_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_13_reg_14305 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3552_pt2_V <= calo_14_hwPt_V_read_3_reg_13483;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_6_fu_6449_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3552_pt2_V <= ap_port_reg_calo_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3552_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3552_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_6_fu_6449_p2, p_032_7_reg_14188, tmp_29_7_13_reg_14305, ap_block_pp0_stage1, p_1_fu_6371_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_7_13_reg_14305 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3552_ptscale_V <= p_032_7_reg_14188;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_6_fu_6449_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3552_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3552_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3562_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3562_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3562_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3562_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_27_reg_12660, tmp_29_0_7_fu_6455_p2, calo_track_drval_8_s_reg_14319, tmp_29_8_reg_14325, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_reg_14325 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3562_dr2 <= calo_track_drval_8_s_reg_14319;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_7_fu_6455_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3562_dr2 <= calo_track_drval_0_27_reg_12660;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3562_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3562_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_0_7_fu_6455_p2, tmp_29_8_reg_14325, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_reg_14325 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3562_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_7_fu_6455_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3562_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3562_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3562_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_0_hwPt_V_read_3_reg_13749, tmp_29_0_7_fu_6455_p2, tmp_29_8_reg_14325, ap_port_reg_calo_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_reg_14325 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3562_pt2_V <= calo_0_hwPt_V_read_3_reg_13749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_7_fu_6455_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3562_pt2_V <= ap_port_reg_calo_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3562_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3562_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_7_fu_6455_p2, tmp_29_8_reg_14325, ap_block_pp0_stage1, p_1_fu_6371_p3, p_032_8_fu_8666_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_reg_14325 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3562_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_7_fu_6455_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3562_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3562_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3572_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3572_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3572_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3572_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_29_reg_12666, tmp_29_0_8_fu_6461_p2, calo_track_drval_8_15_reg_14329, tmp_29_8_1_reg_14335, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_1_reg_14335 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3572_dr2 <= calo_track_drval_8_15_reg_14329;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_8_fu_6461_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3572_dr2 <= calo_track_drval_0_29_reg_12666;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3572_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3572_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_0_8_fu_6461_p2, tmp_29_8_1_reg_14335, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_1_reg_14335 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3572_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_8_fu_6461_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3572_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3572_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3572_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_1_hwPt_V_read_3_reg_13730, tmp_29_0_8_fu_6461_p2, tmp_29_8_1_reg_14335, ap_port_reg_calo_8_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_1_reg_14335 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3572_pt2_V <= calo_1_hwPt_V_read_3_reg_13730;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_8_fu_6461_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3572_pt2_V <= ap_port_reg_calo_8_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3572_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3572_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_8_fu_6461_p2, tmp_29_8_1_reg_14335, ap_block_pp0_stage1, p_1_fu_6371_p3, p_032_8_fu_8666_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_1_reg_14335 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3572_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_8_fu_6461_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3572_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3572_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3582_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3582_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3582_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3582_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_31_reg_12672, tmp_29_0_9_fu_6467_p2, calo_track_drval_8_17_reg_14339, tmp_29_8_2_reg_14345, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_2_reg_14345 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3582_dr2 <= calo_track_drval_8_17_reg_14339;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_9_fu_6467_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3582_dr2 <= calo_track_drval_0_31_reg_12672;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3582_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3582_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_0_9_fu_6467_p2, tmp_29_8_2_reg_14345, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_2_reg_14345 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3582_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_9_fu_6467_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3582_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3582_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3582_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_2_hwPt_V_read_3_reg_13711, tmp_29_0_9_fu_6467_p2, tmp_29_8_2_reg_14345, ap_port_reg_calo_9_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_2_reg_14345 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3582_pt2_V <= calo_2_hwPt_V_read_3_reg_13711;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_9_fu_6467_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3582_pt2_V <= ap_port_reg_calo_9_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3582_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3582_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_9_fu_6467_p2, tmp_29_8_2_reg_14345, ap_block_pp0_stage1, p_1_fu_6371_p3, p_032_8_fu_8666_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_2_reg_14345 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3582_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_9_fu_6467_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3582_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3582_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3592_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3592_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3592_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3592_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_33_reg_12678, tmp_29_0_s_fu_6473_p2, calo_track_drval_8_19_reg_14349, tmp_29_8_3_reg_14355, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_3_reg_14355 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3592_dr2 <= calo_track_drval_8_19_reg_14349;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_s_fu_6473_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3592_dr2 <= calo_track_drval_0_33_reg_12678;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3592_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3592_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_0_s_fu_6473_p2, tmp_29_8_3_reg_14355, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_3_reg_14355 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3592_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_s_fu_6473_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3592_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3592_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3592_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_3_hwPt_V_read_3_reg_13692, tmp_29_0_s_fu_6473_p2, tmp_29_8_3_reg_14355, ap_port_reg_calo_10_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_3_reg_14355 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3592_pt2_V <= calo_3_hwPt_V_read_3_reg_13692;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_s_fu_6473_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3592_pt2_V <= ap_port_reg_calo_10_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3592_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3592_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_s_fu_6473_p2, tmp_29_8_3_reg_14355, ap_block_pp0_stage1, p_1_fu_6371_p3, p_032_8_fu_8666_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_3_reg_14355 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3592_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_s_fu_6473_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3592_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3592_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3602_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3602_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3602_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3602_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_35_reg_12684, tmp_29_0_10_fu_6479_p2, calo_track_drval_8_21_reg_14359, tmp_29_8_4_reg_14365, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_4_reg_14365 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3602_dr2 <= calo_track_drval_8_21_reg_14359;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_10_fu_6479_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3602_dr2 <= calo_track_drval_0_35_reg_12684;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3602_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3602_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_0_10_fu_6479_p2, tmp_29_8_4_reg_14365, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_4_reg_14365 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3602_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_10_fu_6479_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3602_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3602_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3602_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_4_hwPt_V_read_3_reg_13673, tmp_29_0_10_fu_6479_p2, tmp_29_8_4_reg_14365, ap_port_reg_calo_11_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_4_reg_14365 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3602_pt2_V <= calo_4_hwPt_V_read_3_reg_13673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_10_fu_6479_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3602_pt2_V <= ap_port_reg_calo_11_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3602_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3602_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_10_fu_6479_p2, tmp_29_8_4_reg_14365, ap_block_pp0_stage1, p_1_fu_6371_p3, p_032_8_fu_8666_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_4_reg_14365 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3602_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_10_fu_6479_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3602_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3602_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3612_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3612_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3612_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3612_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_37_reg_12690, tmp_29_0_11_fu_6485_p2, calo_track_drval_8_23_reg_14369, tmp_29_8_5_reg_14375, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_5_reg_14375 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3612_dr2 <= calo_track_drval_8_23_reg_14369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_11_fu_6485_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3612_dr2 <= calo_track_drval_0_37_reg_12690;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3612_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3612_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_0_11_fu_6485_p2, tmp_29_8_5_reg_14375, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_5_reg_14375 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3612_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_11_fu_6485_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3612_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3612_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3612_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_5_hwPt_V_read_3_reg_13654, tmp_29_0_11_fu_6485_p2, tmp_29_8_5_reg_14375, ap_port_reg_calo_12_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_5_reg_14375 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3612_pt2_V <= calo_5_hwPt_V_read_3_reg_13654;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_11_fu_6485_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3612_pt2_V <= ap_port_reg_calo_12_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3612_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3612_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_11_fu_6485_p2, tmp_29_8_5_reg_14375, ap_block_pp0_stage1, p_1_fu_6371_p3, p_032_8_fu_8666_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_5_reg_14375 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3612_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_11_fu_6485_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3612_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3612_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3622_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3622_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3622_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3622_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_39_reg_12696, tmp_29_0_12_fu_6491_p2, calo_track_drval_8_25_reg_14379, tmp_29_8_6_reg_14385, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_6_reg_14385 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3622_dr2 <= calo_track_drval_8_25_reg_14379;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_12_fu_6491_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3622_dr2 <= calo_track_drval_0_39_reg_12696;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3622_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3622_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_0_12_fu_6491_p2, tmp_29_8_6_reg_14385, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_6_reg_14385 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3622_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_12_fu_6491_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3622_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3622_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3622_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_6_hwPt_V_read_3_reg_13635, tmp_29_0_12_fu_6491_p2, tmp_29_8_6_reg_14385, ap_port_reg_calo_13_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_6_reg_14385 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3622_pt2_V <= calo_6_hwPt_V_read_3_reg_13635;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_12_fu_6491_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3622_pt2_V <= ap_port_reg_calo_13_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3622_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3622_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_12_fu_6491_p2, tmp_29_8_6_reg_14385, ap_block_pp0_stage1, p_1_fu_6371_p3, p_032_8_fu_8666_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_6_reg_14385 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3622_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_12_fu_6491_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3622_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3622_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3632_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3632_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3632_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3632_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_0_41_reg_12702, tmp_29_0_13_fu_6497_p2, calo_track_drval_8_27_reg_14389, tmp_29_8_7_reg_14395, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_7_reg_14395 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3632_dr2 <= calo_track_drval_8_27_reg_14389;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_13_fu_6497_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3632_dr2 <= calo_track_drval_0_41_reg_12702;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3632_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3632_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_0_13_fu_6497_p2, tmp_29_8_7_reg_14395, ap_port_reg_track_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_7_reg_14395 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3632_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_13_fu_6497_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3632_pt1_V <= ap_port_reg_track_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3632_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3632_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_7_hwPt_V_read_3_reg_13616, tmp_29_0_13_fu_6497_p2, tmp_29_8_7_reg_14395, ap_port_reg_calo_14_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_7_reg_14395 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3632_pt2_V <= calo_7_hwPt_V_read_3_reg_13616;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_13_fu_6497_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3632_pt2_V <= ap_port_reg_calo_14_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3632_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3632_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_0_13_fu_6497_p2, tmp_29_8_7_reg_14395, ap_block_pp0_stage1, p_1_fu_6371_p3, p_032_8_fu_8666_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_7_reg_14395 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3632_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_0_13_fu_6497_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3632_ptscale_V <= p_1_fu_6371_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3632_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3642_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3642_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3642_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3642_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_s_reg_12713, tmp_29_1_fu_6576_p2, calo_track_drval_8_29_reg_14399, tmp_29_8_8_reg_14405, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_8_reg_14405 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3642_dr2 <= calo_track_drval_8_29_reg_14399;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_fu_6576_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3642_dr2 <= calo_track_drval_1_s_reg_12713;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3642_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3642_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_1_fu_6576_p2, tmp_29_8_8_reg_14405, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_8_reg_14405 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3642_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_fu_6576_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3642_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3642_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3642_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_8_hwPt_V_read_3_reg_13597, tmp_29_1_fu_6576_p2, tmp_29_8_8_reg_14405, ap_port_reg_calo_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_8_reg_14405 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3642_pt2_V <= calo_8_hwPt_V_read_3_reg_13597;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_fu_6576_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3642_pt2_V <= ap_port_reg_calo_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3642_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3642_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_fu_6576_p2, tmp_29_8_8_reg_14405, ap_block_pp0_stage1, p_032_8_fu_8666_p3, p_032_1_fu_6533_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_8_reg_14405 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3642_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_fu_6576_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3642_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3642_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3652_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3652_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3652_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3652_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_15_reg_12719, tmp_29_1_1_fu_6582_p2, calo_track_drval_8_31_reg_14409, tmp_29_8_9_reg_14415, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_9_reg_14415 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3652_dr2 <= calo_track_drval_8_31_reg_14409;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_1_fu_6582_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3652_dr2 <= calo_track_drval_1_15_reg_12719;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3652_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3652_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_1_1_fu_6582_p2, tmp_29_8_9_reg_14415, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_9_reg_14415 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3652_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_1_fu_6582_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3652_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3652_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3652_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_9_hwPt_V_read_3_reg_13578, tmp_29_1_1_fu_6582_p2, tmp_29_8_9_reg_14415, ap_port_reg_calo_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_9_reg_14415 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3652_pt2_V <= calo_9_hwPt_V_read_3_reg_13578;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_1_fu_6582_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3652_pt2_V <= ap_port_reg_calo_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3652_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3652_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_1_fu_6582_p2, tmp_29_8_9_reg_14415, ap_block_pp0_stage1, p_032_8_fu_8666_p3, p_032_1_fu_6533_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_9_reg_14415 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3652_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_1_fu_6582_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3652_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3652_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3662_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3662_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3662_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3662_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_17_reg_12725, tmp_29_1_2_fu_6588_p2, calo_track_drval_8_33_reg_14419, tmp_29_8_s_reg_14425, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_s_reg_14425 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3662_dr2 <= calo_track_drval_8_33_reg_14419;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_2_fu_6588_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3662_dr2 <= calo_track_drval_1_17_reg_12725;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3662_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3662_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_1_2_fu_6588_p2, tmp_29_8_s_reg_14425, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_s_reg_14425 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3662_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_2_fu_6588_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3662_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3662_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3662_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_10_hwPt_V_read_3_reg_13559, tmp_29_1_2_fu_6588_p2, tmp_29_8_s_reg_14425, ap_port_reg_calo_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_s_reg_14425 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3662_pt2_V <= calo_10_hwPt_V_read_3_reg_13559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_2_fu_6588_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3662_pt2_V <= ap_port_reg_calo_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3662_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3662_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_2_fu_6588_p2, tmp_29_8_s_reg_14425, ap_block_pp0_stage1, p_032_8_fu_8666_p3, p_032_1_fu_6533_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_s_reg_14425 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3662_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_2_fu_6588_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3662_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3662_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3672_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3672_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3672_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3672_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_19_reg_12731, tmp_29_1_3_fu_6594_p2, calo_track_drval_8_35_reg_14429, tmp_29_8_10_reg_14435, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_10_reg_14435 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3672_dr2 <= calo_track_drval_8_35_reg_14429;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_3_fu_6594_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3672_dr2 <= calo_track_drval_1_19_reg_12731;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3672_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3672_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_1_3_fu_6594_p2, tmp_29_8_10_reg_14435, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_10_reg_14435 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3672_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_3_fu_6594_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3672_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3672_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3672_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_11_hwPt_V_read_3_reg_13540, tmp_29_1_3_fu_6594_p2, tmp_29_8_10_reg_14435, ap_port_reg_calo_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_10_reg_14435 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3672_pt2_V <= calo_11_hwPt_V_read_3_reg_13540;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_3_fu_6594_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3672_pt2_V <= ap_port_reg_calo_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3672_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3672_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_3_fu_6594_p2, tmp_29_8_10_reg_14435, ap_block_pp0_stage1, p_032_8_fu_8666_p3, p_032_1_fu_6533_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_10_reg_14435 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3672_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_3_fu_6594_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3672_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3672_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3682_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3682_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3682_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3682_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_21_reg_12737, tmp_29_1_4_fu_6600_p2, calo_track_drval_8_37_reg_14439, tmp_29_8_11_reg_14445, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_11_reg_14445 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3682_dr2 <= calo_track_drval_8_37_reg_14439;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_4_fu_6600_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3682_dr2 <= calo_track_drval_1_21_reg_12737;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3682_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3682_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_1_4_fu_6600_p2, tmp_29_8_11_reg_14445, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_11_reg_14445 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3682_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_4_fu_6600_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3682_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3682_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3682_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_12_hwPt_V_read_3_reg_13521, tmp_29_1_4_fu_6600_p2, tmp_29_8_11_reg_14445, ap_port_reg_calo_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_11_reg_14445 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3682_pt2_V <= calo_12_hwPt_V_read_3_reg_13521;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_4_fu_6600_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3682_pt2_V <= ap_port_reg_calo_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3682_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3682_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_4_fu_6600_p2, tmp_29_8_11_reg_14445, ap_block_pp0_stage1, p_032_8_fu_8666_p3, p_032_1_fu_6533_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_11_reg_14445 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3682_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_4_fu_6600_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3682_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3682_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3692_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3692_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3692_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3692_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_23_reg_12743, tmp_29_1_5_fu_6606_p2, calo_track_drval_8_39_reg_14449, tmp_29_8_12_reg_14455, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_12_reg_14455 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3692_dr2 <= calo_track_drval_8_39_reg_14449;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_5_fu_6606_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3692_dr2 <= calo_track_drval_1_23_reg_12743;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3692_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3692_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_1_5_fu_6606_p2, tmp_29_8_12_reg_14455, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_12_reg_14455 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3692_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_5_fu_6606_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3692_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3692_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3692_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_13_hwPt_V_read_3_reg_13502, tmp_29_1_5_fu_6606_p2, tmp_29_8_12_reg_14455, ap_port_reg_calo_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_12_reg_14455 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3692_pt2_V <= calo_13_hwPt_V_read_3_reg_13502;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_5_fu_6606_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3692_pt2_V <= ap_port_reg_calo_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3692_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3692_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_5_fu_6606_p2, tmp_29_8_12_reg_14455, ap_block_pp0_stage1, p_032_8_fu_8666_p3, p_032_1_fu_6533_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_12_reg_14455 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3692_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_5_fu_6606_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3692_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3692_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3702_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3702_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3702_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3702_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_25_reg_12749, tmp_29_1_6_fu_6612_p2, calo_track_drval_8_41_reg_14459, tmp_29_8_13_reg_14465, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_13_reg_14465 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3702_dr2 <= calo_track_drval_8_41_reg_14459;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_6_fu_6612_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3702_dr2 <= calo_track_drval_1_25_reg_12749;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3702_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3702_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_8_hwPt_V_read_5_reg_13445, tmp_29_1_6_fu_6612_p2, tmp_29_8_13_reg_14465, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_13_reg_14465 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3702_pt1_V <= track_8_hwPt_V_read_5_reg_13445;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_6_fu_6612_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3702_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3702_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3702_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_14_hwPt_V_read_3_reg_13483, tmp_29_1_6_fu_6612_p2, tmp_29_8_13_reg_14465, ap_port_reg_calo_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_13_reg_14465 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3702_pt2_V <= calo_14_hwPt_V_read_3_reg_13483;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_6_fu_6612_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3702_pt2_V <= ap_port_reg_calo_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3702_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3702_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_6_fu_6612_p2, tmp_29_8_13_reg_14465, ap_block_pp0_stage1, p_032_8_fu_8666_p3, p_032_1_fu_6533_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_29_8_13_reg_14465 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3702_ptscale_V <= p_032_8_fu_8666_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_6_fu_6612_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3702_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3702_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3712_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3712_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3712_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3712_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_27_reg_12755, tmp_29_1_7_fu_6618_p2, calo_track_drval_9_s_reg_14479, tmp_29_9_reg_14485, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_reg_14485 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3712_dr2 <= calo_track_drval_9_s_reg_14479;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_7_fu_6618_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3712_dr2 <= calo_track_drval_1_27_reg_12755;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3712_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3712_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_1_7_fu_6618_p2, tmp_29_9_reg_14485, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_reg_14485 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3712_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_7_fu_6618_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3712_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3712_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3712_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_0_hwPt_V_read_3_reg_13749, tmp_29_1_7_fu_6618_p2, tmp_29_9_reg_14485, ap_port_reg_calo_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_reg_14485 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3712_pt2_V <= calo_0_hwPt_V_read_3_reg_13749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_7_fu_6618_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3712_pt2_V <= ap_port_reg_calo_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3712_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3712_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_7_fu_6618_p2, tmp_29_9_reg_14485, ap_block_pp0_stage1, p_032_1_fu_6533_p3, p_032_9_fu_8688_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_reg_14485 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3712_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_7_fu_6618_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3712_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3712_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3722_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3722_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3722_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3722_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_29_reg_12761, tmp_29_1_8_fu_6624_p2, calo_track_drval_9_15_reg_14489, tmp_29_9_1_reg_14495, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_1_reg_14495 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3722_dr2 <= calo_track_drval_9_15_reg_14489;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_8_fu_6624_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3722_dr2 <= calo_track_drval_1_29_reg_12761;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3722_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3722_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_1_8_fu_6624_p2, tmp_29_9_1_reg_14495, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_1_reg_14495 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3722_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_8_fu_6624_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3722_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3722_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3722_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_1_hwPt_V_read_3_reg_13730, tmp_29_1_8_fu_6624_p2, tmp_29_9_1_reg_14495, ap_port_reg_calo_8_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_1_reg_14495 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3722_pt2_V <= calo_1_hwPt_V_read_3_reg_13730;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_8_fu_6624_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3722_pt2_V <= ap_port_reg_calo_8_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3722_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3722_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_8_fu_6624_p2, tmp_29_9_1_reg_14495, ap_block_pp0_stage1, p_032_1_fu_6533_p3, p_032_9_fu_8688_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_1_reg_14495 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3722_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_8_fu_6624_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3722_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3722_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3732_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3732_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3732_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3732_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_31_reg_12767, tmp_29_1_9_fu_6630_p2, calo_track_drval_9_17_reg_14499, tmp_29_9_2_reg_14505, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_2_reg_14505 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3732_dr2 <= calo_track_drval_9_17_reg_14499;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_9_fu_6630_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3732_dr2 <= calo_track_drval_1_31_reg_12767;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3732_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3732_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_1_9_fu_6630_p2, tmp_29_9_2_reg_14505, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_2_reg_14505 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3732_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_9_fu_6630_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3732_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3732_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3732_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_2_hwPt_V_read_3_reg_13711, tmp_29_1_9_fu_6630_p2, tmp_29_9_2_reg_14505, ap_port_reg_calo_9_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_2_reg_14505 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3732_pt2_V <= calo_2_hwPt_V_read_3_reg_13711;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_9_fu_6630_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3732_pt2_V <= ap_port_reg_calo_9_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3732_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3732_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_9_fu_6630_p2, tmp_29_9_2_reg_14505, ap_block_pp0_stage1, p_032_1_fu_6533_p3, p_032_9_fu_8688_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_2_reg_14505 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3732_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_9_fu_6630_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3732_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3732_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3742_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3742_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3742_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3742_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_33_reg_12773, tmp_29_1_s_fu_6636_p2, calo_track_drval_9_19_reg_14509, tmp_29_9_3_reg_14515, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_3_reg_14515 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3742_dr2 <= calo_track_drval_9_19_reg_14509;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_s_fu_6636_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3742_dr2 <= calo_track_drval_1_33_reg_12773;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3742_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3742_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_1_s_fu_6636_p2, tmp_29_9_3_reg_14515, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_3_reg_14515 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3742_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_s_fu_6636_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3742_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3742_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3742_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_3_hwPt_V_read_3_reg_13692, tmp_29_1_s_fu_6636_p2, tmp_29_9_3_reg_14515, ap_port_reg_calo_10_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_3_reg_14515 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3742_pt2_V <= calo_3_hwPt_V_read_3_reg_13692;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_s_fu_6636_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3742_pt2_V <= ap_port_reg_calo_10_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3742_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3742_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_s_fu_6636_p2, tmp_29_9_3_reg_14515, ap_block_pp0_stage1, p_032_1_fu_6533_p3, p_032_9_fu_8688_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_3_reg_14515 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3742_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_s_fu_6636_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3742_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3742_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3752_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3752_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3752_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3752_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_35_reg_12779, tmp_29_1_10_fu_6642_p2, calo_track_drval_9_21_reg_14519, tmp_29_9_4_reg_14525, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_4_reg_14525 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3752_dr2 <= calo_track_drval_9_21_reg_14519;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_10_fu_6642_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3752_dr2 <= calo_track_drval_1_35_reg_12779;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3752_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3752_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_1_10_fu_6642_p2, tmp_29_9_4_reg_14525, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_4_reg_14525 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3752_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_10_fu_6642_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3752_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3752_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3752_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_4_hwPt_V_read_3_reg_13673, tmp_29_1_10_fu_6642_p2, tmp_29_9_4_reg_14525, ap_port_reg_calo_11_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_4_reg_14525 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3752_pt2_V <= calo_4_hwPt_V_read_3_reg_13673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_10_fu_6642_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3752_pt2_V <= ap_port_reg_calo_11_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3752_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3752_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_10_fu_6642_p2, tmp_29_9_4_reg_14525, ap_block_pp0_stage1, p_032_1_fu_6533_p3, p_032_9_fu_8688_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_4_reg_14525 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3752_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_10_fu_6642_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3752_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3752_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3762_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3762_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3762_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3762_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_37_reg_12785, tmp_29_1_11_fu_6648_p2, calo_track_drval_9_23_reg_14529, tmp_29_9_5_reg_14535, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_5_reg_14535 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3762_dr2 <= calo_track_drval_9_23_reg_14529;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_11_fu_6648_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3762_dr2 <= calo_track_drval_1_37_reg_12785;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3762_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3762_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_1_11_fu_6648_p2, tmp_29_9_5_reg_14535, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_5_reg_14535 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3762_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_11_fu_6648_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3762_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3762_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3762_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_5_hwPt_V_read_3_reg_13654, tmp_29_1_11_fu_6648_p2, tmp_29_9_5_reg_14535, ap_port_reg_calo_12_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_5_reg_14535 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3762_pt2_V <= calo_5_hwPt_V_read_3_reg_13654;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_11_fu_6648_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3762_pt2_V <= ap_port_reg_calo_12_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3762_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3762_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_11_fu_6648_p2, tmp_29_9_5_reg_14535, ap_block_pp0_stage1, p_032_1_fu_6533_p3, p_032_9_fu_8688_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_5_reg_14535 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3762_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_11_fu_6648_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3762_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3762_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3772_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3772_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3772_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3772_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_39_reg_12791, tmp_29_1_12_fu_6654_p2, calo_track_drval_9_25_reg_14539, tmp_29_9_6_reg_14545, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_6_reg_14545 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3772_dr2 <= calo_track_drval_9_25_reg_14539;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_12_fu_6654_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3772_dr2 <= calo_track_drval_1_39_reg_12791;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3772_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3772_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_1_12_fu_6654_p2, tmp_29_9_6_reg_14545, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_6_reg_14545 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3772_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_12_fu_6654_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3772_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3772_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3772_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_6_hwPt_V_read_3_reg_13635, tmp_29_1_12_fu_6654_p2, tmp_29_9_6_reg_14545, ap_port_reg_calo_13_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_6_reg_14545 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3772_pt2_V <= calo_6_hwPt_V_read_3_reg_13635;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_12_fu_6654_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3772_pt2_V <= ap_port_reg_calo_13_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3772_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3772_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_12_fu_6654_p2, tmp_29_9_6_reg_14545, ap_block_pp0_stage1, p_032_1_fu_6533_p3, p_032_9_fu_8688_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_6_reg_14545 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3772_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_12_fu_6654_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3772_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3772_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3782_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3782_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3782_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3782_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_1_41_reg_12797, tmp_29_1_13_fu_6660_p2, calo_track_drval_9_27_reg_14549, tmp_29_9_7_reg_14555, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_7_reg_14555 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3782_dr2 <= calo_track_drval_9_27_reg_14549;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_13_fu_6660_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3782_dr2 <= calo_track_drval_1_41_reg_12797;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3782_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3782_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_1_13_fu_6660_p2, tmp_29_9_7_reg_14555, ap_port_reg_track_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_7_reg_14555 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3782_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_13_fu_6660_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3782_pt1_V <= ap_port_reg_track_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3782_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3782_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_7_hwPt_V_read_3_reg_13616, tmp_29_1_13_fu_6660_p2, tmp_29_9_7_reg_14555, ap_port_reg_calo_14_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_7_reg_14555 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3782_pt2_V <= calo_7_hwPt_V_read_3_reg_13616;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_13_fu_6660_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3782_pt2_V <= ap_port_reg_calo_14_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3782_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3782_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_1_13_fu_6660_p2, tmp_29_9_7_reg_14555, ap_block_pp0_stage1, p_032_1_fu_6533_p3, p_032_9_fu_8688_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_7_reg_14555 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3782_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_1_13_fu_6660_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3782_ptscale_V <= p_032_1_fu_6533_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3782_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3792_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3792_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3792_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3792_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_s_reg_12808, tmp_29_2_fu_6739_p2, calo_track_drval_9_29_reg_14559, tmp_29_9_8_reg_14565, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_8_reg_14565 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3792_dr2 <= calo_track_drval_9_29_reg_14559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_fu_6739_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3792_dr2 <= calo_track_drval_2_s_reg_12808;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3792_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3792_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_2_fu_6739_p2, tmp_29_9_8_reg_14565, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_8_reg_14565 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3792_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_fu_6739_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3792_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3792_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3792_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_8_hwPt_V_read_3_reg_13597, tmp_29_2_fu_6739_p2, tmp_29_9_8_reg_14565, ap_port_reg_calo_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_8_reg_14565 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3792_pt2_V <= calo_8_hwPt_V_read_3_reg_13597;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_fu_6739_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3792_pt2_V <= ap_port_reg_calo_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3792_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3792_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_fu_6739_p2, tmp_29_9_8_reg_14565, ap_block_pp0_stage1, p_032_9_fu_8688_p3, p_032_2_fu_6696_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_8_reg_14565 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3792_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_fu_6739_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3792_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3792_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3802_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3802_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3802_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3802_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_15_reg_12814, tmp_29_2_1_fu_6745_p2, calo_track_drval_9_31_reg_14569, tmp_29_9_9_reg_14575, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_9_reg_14575 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3802_dr2 <= calo_track_drval_9_31_reg_14569;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_1_fu_6745_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3802_dr2 <= calo_track_drval_2_15_reg_12814;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3802_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3802_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_2_1_fu_6745_p2, tmp_29_9_9_reg_14575, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_9_reg_14575 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3802_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_1_fu_6745_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3802_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3802_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3802_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_9_hwPt_V_read_3_reg_13578, tmp_29_2_1_fu_6745_p2, tmp_29_9_9_reg_14575, ap_port_reg_calo_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_9_reg_14575 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3802_pt2_V <= calo_9_hwPt_V_read_3_reg_13578;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_1_fu_6745_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3802_pt2_V <= ap_port_reg_calo_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3802_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3802_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_1_fu_6745_p2, tmp_29_9_9_reg_14575, ap_block_pp0_stage1, p_032_9_fu_8688_p3, p_032_2_fu_6696_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_9_reg_14575 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3802_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_1_fu_6745_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3802_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3802_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3812_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3812_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3812_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3812_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_17_reg_12820, tmp_29_2_2_fu_6751_p2, calo_track_drval_9_33_reg_14579, tmp_29_9_s_reg_14585, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_s_reg_14585 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3812_dr2 <= calo_track_drval_9_33_reg_14579;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_2_fu_6751_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3812_dr2 <= calo_track_drval_2_17_reg_12820;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3812_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3812_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_2_2_fu_6751_p2, tmp_29_9_s_reg_14585, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_s_reg_14585 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3812_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_2_fu_6751_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3812_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3812_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3812_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_10_hwPt_V_read_3_reg_13559, tmp_29_2_2_fu_6751_p2, tmp_29_9_s_reg_14585, ap_port_reg_calo_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_s_reg_14585 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3812_pt2_V <= calo_10_hwPt_V_read_3_reg_13559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_2_fu_6751_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3812_pt2_V <= ap_port_reg_calo_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3812_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3812_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_2_fu_6751_p2, tmp_29_9_s_reg_14585, ap_block_pp0_stage1, p_032_9_fu_8688_p3, p_032_2_fu_6696_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_s_reg_14585 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3812_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_2_fu_6751_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3812_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3812_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3822_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3822_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3822_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3822_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_19_reg_12826, tmp_29_2_3_fu_6757_p2, calo_track_drval_9_35_reg_14589, tmp_29_9_10_reg_14595, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_10_reg_14595 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3822_dr2 <= calo_track_drval_9_35_reg_14589;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_3_fu_6757_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3822_dr2 <= calo_track_drval_2_19_reg_12826;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3822_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3822_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_2_3_fu_6757_p2, tmp_29_9_10_reg_14595, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_10_reg_14595 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3822_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_3_fu_6757_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3822_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3822_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3822_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_11_hwPt_V_read_3_reg_13540, tmp_29_2_3_fu_6757_p2, tmp_29_9_10_reg_14595, ap_port_reg_calo_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_10_reg_14595 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3822_pt2_V <= calo_11_hwPt_V_read_3_reg_13540;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_3_fu_6757_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3822_pt2_V <= ap_port_reg_calo_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3822_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3822_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_3_fu_6757_p2, tmp_29_9_10_reg_14595, ap_block_pp0_stage1, p_032_9_fu_8688_p3, p_032_2_fu_6696_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_10_reg_14595 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3822_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_3_fu_6757_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3822_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3822_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3832_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3832_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3832_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3832_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_21_reg_12832, tmp_29_2_4_fu_6763_p2, calo_track_drval_9_37_reg_14599, tmp_29_9_11_reg_14605, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_11_reg_14605 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3832_dr2 <= calo_track_drval_9_37_reg_14599;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_4_fu_6763_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3832_dr2 <= calo_track_drval_2_21_reg_12832;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3832_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3832_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_2_4_fu_6763_p2, tmp_29_9_11_reg_14605, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_11_reg_14605 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3832_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_4_fu_6763_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3832_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3832_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3832_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_12_hwPt_V_read_3_reg_13521, tmp_29_2_4_fu_6763_p2, tmp_29_9_11_reg_14605, ap_port_reg_calo_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_11_reg_14605 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3832_pt2_V <= calo_12_hwPt_V_read_3_reg_13521;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_4_fu_6763_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3832_pt2_V <= ap_port_reg_calo_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3832_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3832_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_4_fu_6763_p2, tmp_29_9_11_reg_14605, ap_block_pp0_stage1, p_032_9_fu_8688_p3, p_032_2_fu_6696_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_11_reg_14605 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3832_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_4_fu_6763_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3832_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3832_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3842_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3842_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3842_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3842_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_23_reg_12838, tmp_29_2_5_fu_6769_p2, calo_track_drval_9_39_reg_14609, tmp_29_9_12_reg_14615, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_12_reg_14615 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3842_dr2 <= calo_track_drval_9_39_reg_14609;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_5_fu_6769_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3842_dr2 <= calo_track_drval_2_23_reg_12838;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3842_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3842_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_2_5_fu_6769_p2, tmp_29_9_12_reg_14615, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_12_reg_14615 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3842_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_5_fu_6769_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3842_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3842_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3842_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_13_hwPt_V_read_3_reg_13502, tmp_29_2_5_fu_6769_p2, tmp_29_9_12_reg_14615, ap_port_reg_calo_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_12_reg_14615 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3842_pt2_V <= calo_13_hwPt_V_read_3_reg_13502;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_5_fu_6769_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3842_pt2_V <= ap_port_reg_calo_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3842_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3842_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_5_fu_6769_p2, tmp_29_9_12_reg_14615, ap_block_pp0_stage1, p_032_9_fu_8688_p3, p_032_2_fu_6696_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_12_reg_14615 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3842_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_5_fu_6769_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3842_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3842_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3852_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3852_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3852_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3852_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_25_reg_12844, tmp_29_2_6_fu_6775_p2, calo_track_drval_9_41_reg_14619, tmp_29_9_13_reg_14625, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_13_reg_14625 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3852_dr2 <= calo_track_drval_9_41_reg_14619;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_6_fu_6775_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3852_dr2 <= calo_track_drval_2_25_reg_12844;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3852_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3852_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_9_hwPt_V_read_5_reg_13426, tmp_29_2_6_fu_6775_p2, tmp_29_9_13_reg_14625, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_13_reg_14625 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3852_pt1_V <= track_9_hwPt_V_read_5_reg_13426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_6_fu_6775_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3852_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3852_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3852_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_14_hwPt_V_read_3_reg_13483, tmp_29_2_6_fu_6775_p2, tmp_29_9_13_reg_14625, ap_port_reg_calo_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_13_reg_14625 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3852_pt2_V <= calo_14_hwPt_V_read_3_reg_13483;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_6_fu_6775_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3852_pt2_V <= ap_port_reg_calo_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3852_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3852_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_6_fu_6775_p2, tmp_29_9_13_reg_14625, ap_block_pp0_stage1, p_032_9_fu_8688_p3, p_032_2_fu_6696_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_9_13_reg_14625 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3852_ptscale_V <= p_032_9_fu_8688_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_6_fu_6775_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3852_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3852_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3862_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3862_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3862_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3862_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_27_reg_12850, tmp_29_2_7_fu_6781_p2, calo_track_drval_10_reg_14639, tmp_29_s_reg_14645, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_s_reg_14645 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3862_dr2 <= calo_track_drval_10_reg_14639;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_7_fu_6781_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3862_dr2 <= calo_track_drval_2_27_reg_12850;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3862_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3862_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_2_7_fu_6781_p2, tmp_29_s_reg_14645, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_s_reg_14645 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3862_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_7_fu_6781_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3862_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3862_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3862_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_0_hwPt_V_read_3_reg_13749, tmp_29_2_7_fu_6781_p2, tmp_29_s_reg_14645, ap_port_reg_calo_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_s_reg_14645 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3862_pt2_V <= calo_0_hwPt_V_read_3_reg_13749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_7_fu_6781_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3862_pt2_V <= ap_port_reg_calo_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3862_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3862_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_7_fu_6781_p2, tmp_29_s_reg_14645, ap_block_pp0_stage1, p_032_2_fu_6696_p3, p_032_s_fu_8710_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_s_reg_14645 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3862_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_7_fu_6781_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3862_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3862_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3872_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3872_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3872_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3872_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_29_reg_12856, tmp_29_2_8_fu_6787_p2, calo_track_drval_10_15_reg_14649, tmp_29_10_1_reg_14655, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_1_reg_14655 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3872_dr2 <= calo_track_drval_10_15_reg_14649;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_8_fu_6787_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3872_dr2 <= calo_track_drval_2_29_reg_12856;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3872_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3872_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_2_8_fu_6787_p2, tmp_29_10_1_reg_14655, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_1_reg_14655 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3872_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_8_fu_6787_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3872_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3872_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3872_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_1_hwPt_V_read_3_reg_13730, tmp_29_2_8_fu_6787_p2, tmp_29_10_1_reg_14655, ap_port_reg_calo_8_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_1_reg_14655 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3872_pt2_V <= calo_1_hwPt_V_read_3_reg_13730;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_8_fu_6787_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3872_pt2_V <= ap_port_reg_calo_8_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3872_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3872_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_8_fu_6787_p2, tmp_29_10_1_reg_14655, ap_block_pp0_stage1, p_032_2_fu_6696_p3, p_032_s_fu_8710_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_1_reg_14655 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3872_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_8_fu_6787_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3872_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3872_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3882_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3882_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3882_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3882_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_31_reg_12862, tmp_29_2_9_fu_6793_p2, calo_track_drval_10_17_reg_14659, tmp_29_10_2_reg_14665, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_2_reg_14665 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3882_dr2 <= calo_track_drval_10_17_reg_14659;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_9_fu_6793_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3882_dr2 <= calo_track_drval_2_31_reg_12862;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3882_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3882_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_2_9_fu_6793_p2, tmp_29_10_2_reg_14665, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_2_reg_14665 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3882_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_9_fu_6793_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3882_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3882_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3882_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_2_hwPt_V_read_3_reg_13711, tmp_29_2_9_fu_6793_p2, tmp_29_10_2_reg_14665, ap_port_reg_calo_9_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_2_reg_14665 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3882_pt2_V <= calo_2_hwPt_V_read_3_reg_13711;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_9_fu_6793_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3882_pt2_V <= ap_port_reg_calo_9_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3882_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3882_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_9_fu_6793_p2, tmp_29_10_2_reg_14665, ap_block_pp0_stage1, p_032_2_fu_6696_p3, p_032_s_fu_8710_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_2_reg_14665 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3882_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_9_fu_6793_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3882_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3882_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3892_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3892_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3892_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3892_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_33_reg_12868, tmp_29_2_s_fu_6799_p2, calo_track_drval_10_19_reg_14669, tmp_29_10_3_reg_14675, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_3_reg_14675 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3892_dr2 <= calo_track_drval_10_19_reg_14669;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_s_fu_6799_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3892_dr2 <= calo_track_drval_2_33_reg_12868;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3892_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3892_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_2_s_fu_6799_p2, tmp_29_10_3_reg_14675, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_3_reg_14675 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3892_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_s_fu_6799_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3892_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3892_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3892_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_3_hwPt_V_read_3_reg_13692, tmp_29_2_s_fu_6799_p2, tmp_29_10_3_reg_14675, ap_port_reg_calo_10_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_3_reg_14675 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3892_pt2_V <= calo_3_hwPt_V_read_3_reg_13692;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_s_fu_6799_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3892_pt2_V <= ap_port_reg_calo_10_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3892_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3892_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_s_fu_6799_p2, tmp_29_10_3_reg_14675, ap_block_pp0_stage1, p_032_2_fu_6696_p3, p_032_s_fu_8710_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_3_reg_14675 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3892_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_s_fu_6799_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3892_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3892_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3902_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3902_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3902_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3902_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_35_reg_12874, tmp_29_2_10_fu_6805_p2, calo_track_drval_10_21_reg_14679, tmp_29_10_4_reg_14685, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_4_reg_14685 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3902_dr2 <= calo_track_drval_10_21_reg_14679;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_10_fu_6805_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3902_dr2 <= calo_track_drval_2_35_reg_12874;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3902_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3902_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_2_10_fu_6805_p2, tmp_29_10_4_reg_14685, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_4_reg_14685 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3902_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_10_fu_6805_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3902_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3902_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3902_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_4_hwPt_V_read_3_reg_13673, tmp_29_2_10_fu_6805_p2, tmp_29_10_4_reg_14685, ap_port_reg_calo_11_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_4_reg_14685 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3902_pt2_V <= calo_4_hwPt_V_read_3_reg_13673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_10_fu_6805_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3902_pt2_V <= ap_port_reg_calo_11_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3902_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3902_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_10_fu_6805_p2, tmp_29_10_4_reg_14685, ap_block_pp0_stage1, p_032_2_fu_6696_p3, p_032_s_fu_8710_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_4_reg_14685 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3902_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_10_fu_6805_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3902_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3902_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3912_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3912_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3912_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3912_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_37_reg_12880, tmp_29_2_11_fu_6811_p2, calo_track_drval_10_23_reg_14689, tmp_29_10_5_reg_14695, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_5_reg_14695 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3912_dr2 <= calo_track_drval_10_23_reg_14689;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_11_fu_6811_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3912_dr2 <= calo_track_drval_2_37_reg_12880;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3912_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3912_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_2_11_fu_6811_p2, tmp_29_10_5_reg_14695, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_5_reg_14695 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3912_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_11_fu_6811_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3912_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3912_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3912_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_5_hwPt_V_read_3_reg_13654, tmp_29_2_11_fu_6811_p2, tmp_29_10_5_reg_14695, ap_port_reg_calo_12_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_5_reg_14695 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3912_pt2_V <= calo_5_hwPt_V_read_3_reg_13654;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_11_fu_6811_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3912_pt2_V <= ap_port_reg_calo_12_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3912_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3912_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_11_fu_6811_p2, tmp_29_10_5_reg_14695, ap_block_pp0_stage1, p_032_2_fu_6696_p3, p_032_s_fu_8710_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_5_reg_14695 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3912_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_11_fu_6811_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3912_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3912_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3922_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3922_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3922_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3922_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_39_reg_12886, tmp_29_2_12_fu_6817_p2, calo_track_drval_10_25_reg_14699, tmp_29_10_6_reg_14705, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_6_reg_14705 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3922_dr2 <= calo_track_drval_10_25_reg_14699;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_12_fu_6817_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3922_dr2 <= calo_track_drval_2_39_reg_12886;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3922_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3922_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_2_12_fu_6817_p2, tmp_29_10_6_reg_14705, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_6_reg_14705 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3922_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_12_fu_6817_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3922_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3922_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3922_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_6_hwPt_V_read_3_reg_13635, tmp_29_2_12_fu_6817_p2, tmp_29_10_6_reg_14705, ap_port_reg_calo_13_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_6_reg_14705 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3922_pt2_V <= calo_6_hwPt_V_read_3_reg_13635;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_12_fu_6817_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3922_pt2_V <= ap_port_reg_calo_13_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3922_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3922_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_12_fu_6817_p2, tmp_29_10_6_reg_14705, ap_block_pp0_stage1, p_032_2_fu_6696_p3, p_032_s_fu_8710_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_6_reg_14705 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3922_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_12_fu_6817_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3922_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3922_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3932_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3932_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3932_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3932_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_2_41_reg_12892, tmp_29_2_13_fu_6823_p2, calo_track_drval_10_27_reg_14709, tmp_29_10_7_reg_14715, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_7_reg_14715 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3932_dr2 <= calo_track_drval_10_27_reg_14709;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_13_fu_6823_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3932_dr2 <= calo_track_drval_2_41_reg_12892;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3932_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3932_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_2_13_fu_6823_p2, tmp_29_10_7_reg_14715, ap_port_reg_track_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_7_reg_14715 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3932_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_13_fu_6823_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3932_pt1_V <= ap_port_reg_track_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3932_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3932_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_7_hwPt_V_read_3_reg_13616, tmp_29_2_13_fu_6823_p2, tmp_29_10_7_reg_14715, ap_port_reg_calo_14_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_7_reg_14715 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3932_pt2_V <= calo_7_hwPt_V_read_3_reg_13616;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_13_fu_6823_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3932_pt2_V <= ap_port_reg_calo_14_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3932_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3932_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_2_13_fu_6823_p2, tmp_29_10_7_reg_14715, ap_block_pp0_stage1, p_032_2_fu_6696_p3, p_032_s_fu_8710_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_7_reg_14715 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3932_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_2_13_fu_6823_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3932_ptscale_V <= p_032_2_fu_6696_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3932_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3942_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3942_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3942_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3942_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_s_reg_12903, tmp_29_3_fu_6902_p2, calo_track_drval_10_29_reg_14719, tmp_29_10_8_reg_14725, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_8_reg_14725 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3942_dr2 <= calo_track_drval_10_29_reg_14719;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_fu_6902_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3942_dr2 <= calo_track_drval_3_s_reg_12903;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3942_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3942_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_3_fu_6902_p2, tmp_29_10_8_reg_14725, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_8_reg_14725 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3942_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_fu_6902_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3942_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3942_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3942_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_8_hwPt_V_read_3_reg_13597, tmp_29_3_fu_6902_p2, tmp_29_10_8_reg_14725, ap_port_reg_calo_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_8_reg_14725 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3942_pt2_V <= calo_8_hwPt_V_read_3_reg_13597;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_fu_6902_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3942_pt2_V <= ap_port_reg_calo_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3942_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3942_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_fu_6902_p2, tmp_29_10_8_reg_14725, ap_block_pp0_stage1, p_032_s_fu_8710_p3, p_032_3_fu_6859_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_8_reg_14725 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3942_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_fu_6902_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3942_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3942_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3952_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3952_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3952_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3952_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_15_reg_12909, tmp_29_3_1_fu_6908_p2, calo_track_drval_10_31_reg_14729, tmp_29_10_9_reg_14735, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_9_reg_14735 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3952_dr2 <= calo_track_drval_10_31_reg_14729;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_1_fu_6908_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3952_dr2 <= calo_track_drval_3_15_reg_12909;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3952_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3952_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_3_1_fu_6908_p2, tmp_29_10_9_reg_14735, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_9_reg_14735 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3952_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_1_fu_6908_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3952_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3952_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3952_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_9_hwPt_V_read_3_reg_13578, tmp_29_3_1_fu_6908_p2, tmp_29_10_9_reg_14735, ap_port_reg_calo_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_9_reg_14735 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3952_pt2_V <= calo_9_hwPt_V_read_3_reg_13578;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_1_fu_6908_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3952_pt2_V <= ap_port_reg_calo_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3952_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3952_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_1_fu_6908_p2, tmp_29_10_9_reg_14735, ap_block_pp0_stage1, p_032_s_fu_8710_p3, p_032_3_fu_6859_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_9_reg_14735 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3952_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_1_fu_6908_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3952_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3952_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3962_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3962_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3962_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3962_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_17_reg_12915, tmp_29_3_2_fu_6914_p2, calo_track_drval_10_33_reg_14739, tmp_29_10_s_reg_14745, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_s_reg_14745 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3962_dr2 <= calo_track_drval_10_33_reg_14739;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_2_fu_6914_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3962_dr2 <= calo_track_drval_3_17_reg_12915;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3962_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3962_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_3_2_fu_6914_p2, tmp_29_10_s_reg_14745, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_s_reg_14745 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3962_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_2_fu_6914_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3962_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3962_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3962_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_10_hwPt_V_read_3_reg_13559, tmp_29_3_2_fu_6914_p2, tmp_29_10_s_reg_14745, ap_port_reg_calo_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_s_reg_14745 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3962_pt2_V <= calo_10_hwPt_V_read_3_reg_13559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_2_fu_6914_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3962_pt2_V <= ap_port_reg_calo_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3962_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3962_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_2_fu_6914_p2, tmp_29_10_s_reg_14745, ap_block_pp0_stage1, p_032_s_fu_8710_p3, p_032_3_fu_6859_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_s_reg_14745 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3962_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_2_fu_6914_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3962_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3962_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3972_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3972_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3972_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3972_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_19_reg_12921, tmp_29_3_3_fu_6920_p2, calo_track_drval_10_35_reg_14749, tmp_29_10_10_reg_14755, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_10_reg_14755 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3972_dr2 <= calo_track_drval_10_35_reg_14749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_3_fu_6920_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3972_dr2 <= calo_track_drval_3_19_reg_12921;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3972_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3972_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_3_3_fu_6920_p2, tmp_29_10_10_reg_14755, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_10_reg_14755 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3972_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_3_fu_6920_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3972_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3972_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3972_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_11_hwPt_V_read_3_reg_13540, tmp_29_3_3_fu_6920_p2, tmp_29_10_10_reg_14755, ap_port_reg_calo_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_10_reg_14755 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3972_pt2_V <= calo_11_hwPt_V_read_3_reg_13540;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_3_fu_6920_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3972_pt2_V <= ap_port_reg_calo_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3972_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3972_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_3_fu_6920_p2, tmp_29_10_10_reg_14755, ap_block_pp0_stage1, p_032_s_fu_8710_p3, p_032_3_fu_6859_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_10_reg_14755 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3972_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_3_fu_6920_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3972_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3972_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3982_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3982_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3982_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3982_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_21_reg_12927, tmp_29_3_4_fu_6926_p2, calo_track_drval_10_37_reg_14759, tmp_29_10_11_reg_14765, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_11_reg_14765 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3982_dr2 <= calo_track_drval_10_37_reg_14759;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_4_fu_6926_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3982_dr2 <= calo_track_drval_3_21_reg_12927;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3982_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3982_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_3_4_fu_6926_p2, tmp_29_10_11_reg_14765, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_11_reg_14765 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3982_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_4_fu_6926_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3982_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3982_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3982_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_12_hwPt_V_read_3_reg_13521, tmp_29_3_4_fu_6926_p2, tmp_29_10_11_reg_14765, ap_port_reg_calo_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_11_reg_14765 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3982_pt2_V <= calo_12_hwPt_V_read_3_reg_13521;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_4_fu_6926_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3982_pt2_V <= ap_port_reg_calo_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3982_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3982_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_4_fu_6926_p2, tmp_29_10_11_reg_14765, ap_block_pp0_stage1, p_032_s_fu_8710_p3, p_032_3_fu_6859_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_11_reg_14765 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3982_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_4_fu_6926_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3982_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3982_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3992_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_3992_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3992_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3992_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_23_reg_12933, tmp_29_3_5_fu_6932_p2, calo_track_drval_10_39_reg_14769, tmp_29_10_12_reg_14775, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_12_reg_14775 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3992_dr2 <= calo_track_drval_10_39_reg_14769;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_5_fu_6932_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3992_dr2 <= calo_track_drval_3_23_reg_12933;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3992_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3992_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_3_5_fu_6932_p2, tmp_29_10_12_reg_14775, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_12_reg_14775 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3992_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_5_fu_6932_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3992_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3992_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3992_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_13_hwPt_V_read_3_reg_13502, tmp_29_3_5_fu_6932_p2, tmp_29_10_12_reg_14775, ap_port_reg_calo_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_12_reg_14775 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3992_pt2_V <= calo_13_hwPt_V_read_3_reg_13502;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_5_fu_6932_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3992_pt2_V <= ap_port_reg_calo_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3992_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_3992_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_5_fu_6932_p2, tmp_29_10_12_reg_14775, ap_block_pp0_stage1, p_032_s_fu_8710_p3, p_032_3_fu_6859_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_12_reg_14775 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_3992_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_5_fu_6932_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_3992_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_3992_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4002_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4002_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4002_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4002_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_25_reg_12939, tmp_29_3_6_fu_6938_p2, calo_track_drval_10_41_reg_14779, tmp_29_10_13_reg_14785, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_13_reg_14785 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4002_dr2 <= calo_track_drval_10_41_reg_14779;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_6_fu_6938_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4002_dr2 <= calo_track_drval_3_25_reg_12939;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4002_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4002_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_10_hwPt_V_rea_reg_13407, tmp_29_3_6_fu_6938_p2, tmp_29_10_13_reg_14785, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_13_reg_14785 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4002_pt1_V <= track_10_hwPt_V_rea_reg_13407;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_6_fu_6938_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4002_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4002_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4002_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_14_hwPt_V_read_3_reg_13483, tmp_29_3_6_fu_6938_p2, tmp_29_10_13_reg_14785, ap_port_reg_calo_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_13_reg_14785 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4002_pt2_V <= calo_14_hwPt_V_read_3_reg_13483;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_6_fu_6938_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4002_pt2_V <= ap_port_reg_calo_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4002_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4002_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_6_fu_6938_p2, tmp_29_10_13_reg_14785, ap_block_pp0_stage1, p_032_s_fu_8710_p3, p_032_3_fu_6859_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_13_reg_14785 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4002_ptscale_V <= p_032_s_fu_8710_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_6_fu_6938_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4002_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4002_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4012_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4012_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4012_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4012_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_27_reg_12945, tmp_29_3_7_fu_6944_p2, calo_track_drval_11_reg_14799, tmp_29_10_reg_14805, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_reg_14805 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4012_dr2 <= calo_track_drval_11_reg_14799;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_7_fu_6944_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4012_dr2 <= calo_track_drval_3_27_reg_12945;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4012_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4012_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_3_7_fu_6944_p2, tmp_29_10_reg_14805, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_reg_14805 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4012_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_7_fu_6944_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4012_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4012_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4012_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_0_hwPt_V_read_3_reg_13749, tmp_29_3_7_fu_6944_p2, tmp_29_10_reg_14805, ap_port_reg_calo_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_reg_14805 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4012_pt2_V <= calo_0_hwPt_V_read_3_reg_13749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_7_fu_6944_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4012_pt2_V <= ap_port_reg_calo_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4012_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4012_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_7_fu_6944_p2, tmp_29_10_reg_14805, ap_block_pp0_stage1, p_032_3_fu_6859_p3, p_032_10_fu_8732_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_10_reg_14805 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4012_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_7_fu_6944_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4012_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4012_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4022_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4022_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4022_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4022_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_29_reg_12951, tmp_29_3_8_fu_6950_p2, calo_track_drval_11_15_reg_14809, tmp_29_11_1_reg_14815, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_1_reg_14815 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4022_dr2 <= calo_track_drval_11_15_reg_14809;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_8_fu_6950_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4022_dr2 <= calo_track_drval_3_29_reg_12951;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4022_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4022_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_3_8_fu_6950_p2, tmp_29_11_1_reg_14815, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_1_reg_14815 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4022_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_8_fu_6950_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4022_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4022_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4022_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_1_hwPt_V_read_3_reg_13730, tmp_29_3_8_fu_6950_p2, tmp_29_11_1_reg_14815, ap_port_reg_calo_8_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_1_reg_14815 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4022_pt2_V <= calo_1_hwPt_V_read_3_reg_13730;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_8_fu_6950_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4022_pt2_V <= ap_port_reg_calo_8_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4022_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4022_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_8_fu_6950_p2, tmp_29_11_1_reg_14815, ap_block_pp0_stage1, p_032_3_fu_6859_p3, p_032_10_fu_8732_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_1_reg_14815 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4022_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_8_fu_6950_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4022_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4022_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4032_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4032_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4032_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4032_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_31_reg_12957, tmp_29_3_9_fu_6956_p2, calo_track_drval_11_17_reg_14819, tmp_29_11_2_reg_14825, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_2_reg_14825 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4032_dr2 <= calo_track_drval_11_17_reg_14819;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_9_fu_6956_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4032_dr2 <= calo_track_drval_3_31_reg_12957;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4032_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4032_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_3_9_fu_6956_p2, tmp_29_11_2_reg_14825, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_2_reg_14825 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4032_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_9_fu_6956_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4032_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4032_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4032_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_2_hwPt_V_read_3_reg_13711, tmp_29_3_9_fu_6956_p2, tmp_29_11_2_reg_14825, ap_port_reg_calo_9_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_2_reg_14825 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4032_pt2_V <= calo_2_hwPt_V_read_3_reg_13711;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_9_fu_6956_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4032_pt2_V <= ap_port_reg_calo_9_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4032_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4032_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_9_fu_6956_p2, tmp_29_11_2_reg_14825, ap_block_pp0_stage1, p_032_3_fu_6859_p3, p_032_10_fu_8732_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_2_reg_14825 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4032_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_9_fu_6956_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4032_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4032_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4042_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4042_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4042_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4042_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_33_reg_12963, tmp_29_3_s_fu_6962_p2, calo_track_drval_11_19_reg_14829, tmp_29_11_3_reg_14835, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_3_reg_14835 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4042_dr2 <= calo_track_drval_11_19_reg_14829;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_s_fu_6962_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4042_dr2 <= calo_track_drval_3_33_reg_12963;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4042_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4042_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_3_s_fu_6962_p2, tmp_29_11_3_reg_14835, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_3_reg_14835 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4042_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_s_fu_6962_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4042_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4042_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4042_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_3_hwPt_V_read_3_reg_13692, tmp_29_3_s_fu_6962_p2, tmp_29_11_3_reg_14835, ap_port_reg_calo_10_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_3_reg_14835 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4042_pt2_V <= calo_3_hwPt_V_read_3_reg_13692;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_s_fu_6962_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4042_pt2_V <= ap_port_reg_calo_10_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4042_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4042_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_s_fu_6962_p2, tmp_29_11_3_reg_14835, ap_block_pp0_stage1, p_032_3_fu_6859_p3, p_032_10_fu_8732_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_3_reg_14835 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4042_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_s_fu_6962_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4042_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4042_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4052_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4052_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4052_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4052_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_35_reg_12969, tmp_29_3_10_fu_6968_p2, calo_track_drval_11_21_reg_14839, tmp_29_11_4_reg_14845, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_4_reg_14845 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4052_dr2 <= calo_track_drval_11_21_reg_14839;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_10_fu_6968_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4052_dr2 <= calo_track_drval_3_35_reg_12969;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4052_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4052_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_3_10_fu_6968_p2, tmp_29_11_4_reg_14845, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_4_reg_14845 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4052_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_10_fu_6968_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4052_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4052_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4052_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_4_hwPt_V_read_3_reg_13673, tmp_29_3_10_fu_6968_p2, tmp_29_11_4_reg_14845, ap_port_reg_calo_11_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_4_reg_14845 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4052_pt2_V <= calo_4_hwPt_V_read_3_reg_13673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_10_fu_6968_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4052_pt2_V <= ap_port_reg_calo_11_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4052_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4052_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_10_fu_6968_p2, tmp_29_11_4_reg_14845, ap_block_pp0_stage1, p_032_3_fu_6859_p3, p_032_10_fu_8732_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_4_reg_14845 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4052_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_10_fu_6968_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4052_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4052_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4062_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4062_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4062_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4062_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_37_reg_12975, tmp_29_3_11_fu_6974_p2, calo_track_drval_11_23_reg_14849, tmp_29_11_5_reg_14855, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_5_reg_14855 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4062_dr2 <= calo_track_drval_11_23_reg_14849;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_11_fu_6974_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4062_dr2 <= calo_track_drval_3_37_reg_12975;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4062_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4062_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_3_11_fu_6974_p2, tmp_29_11_5_reg_14855, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_5_reg_14855 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4062_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_11_fu_6974_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4062_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4062_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4062_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_5_hwPt_V_read_3_reg_13654, tmp_29_3_11_fu_6974_p2, tmp_29_11_5_reg_14855, ap_port_reg_calo_12_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_5_reg_14855 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4062_pt2_V <= calo_5_hwPt_V_read_3_reg_13654;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_11_fu_6974_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4062_pt2_V <= ap_port_reg_calo_12_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4062_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4062_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_11_fu_6974_p2, tmp_29_11_5_reg_14855, ap_block_pp0_stage1, p_032_3_fu_6859_p3, p_032_10_fu_8732_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_5_reg_14855 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4062_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_11_fu_6974_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4062_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4062_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4072_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4072_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4072_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4072_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_39_reg_12981, tmp_29_3_12_fu_6980_p2, calo_track_drval_11_25_reg_14859, tmp_29_11_6_reg_14865, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_6_reg_14865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4072_dr2 <= calo_track_drval_11_25_reg_14859;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_12_fu_6980_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4072_dr2 <= calo_track_drval_3_39_reg_12981;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4072_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4072_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_3_12_fu_6980_p2, tmp_29_11_6_reg_14865, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_6_reg_14865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4072_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_12_fu_6980_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4072_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4072_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4072_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_6_hwPt_V_read_3_reg_13635, tmp_29_3_12_fu_6980_p2, tmp_29_11_6_reg_14865, ap_port_reg_calo_13_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_6_reg_14865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4072_pt2_V <= calo_6_hwPt_V_read_3_reg_13635;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_12_fu_6980_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4072_pt2_V <= ap_port_reg_calo_13_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4072_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4072_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_12_fu_6980_p2, tmp_29_11_6_reg_14865, ap_block_pp0_stage1, p_032_3_fu_6859_p3, p_032_10_fu_8732_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_6_reg_14865 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4072_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_12_fu_6980_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4072_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4072_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4082_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4082_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4082_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4082_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_3_41_reg_12987, tmp_29_3_13_fu_6986_p2, calo_track_drval_11_27_reg_14869, tmp_29_11_7_reg_14875, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_7_reg_14875 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4082_dr2 <= calo_track_drval_11_27_reg_14869;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_13_fu_6986_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4082_dr2 <= calo_track_drval_3_41_reg_12987;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4082_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4082_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_3_13_fu_6986_p2, tmp_29_11_7_reg_14875, ap_port_reg_track_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_7_reg_14875 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4082_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_13_fu_6986_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4082_pt1_V <= ap_port_reg_track_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4082_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4082_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_7_hwPt_V_read_3_reg_13616, tmp_29_3_13_fu_6986_p2, tmp_29_11_7_reg_14875, ap_port_reg_calo_14_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_7_reg_14875 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4082_pt2_V <= calo_7_hwPt_V_read_3_reg_13616;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_13_fu_6986_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4082_pt2_V <= ap_port_reg_calo_14_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4082_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4082_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_3_13_fu_6986_p2, tmp_29_11_7_reg_14875, ap_block_pp0_stage1, p_032_3_fu_6859_p3, p_032_10_fu_8732_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_7_reg_14875 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4082_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_3_13_fu_6986_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4082_ptscale_V <= p_032_3_fu_6859_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4082_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4092_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4092_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4092_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4092_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_s_reg_12998, tmp_29_4_fu_7065_p2, calo_track_drval_11_29_reg_14879, tmp_29_11_8_reg_14885, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_8_reg_14885 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4092_dr2 <= calo_track_drval_11_29_reg_14879;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_fu_7065_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4092_dr2 <= calo_track_drval_4_s_reg_12998;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4092_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4092_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_4_fu_7065_p2, tmp_29_11_8_reg_14885, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_8_reg_14885 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4092_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_fu_7065_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4092_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4092_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4092_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_8_hwPt_V_read_3_reg_13597, tmp_29_4_fu_7065_p2, tmp_29_11_8_reg_14885, ap_port_reg_calo_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_8_reg_14885 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4092_pt2_V <= calo_8_hwPt_V_read_3_reg_13597;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_fu_7065_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4092_pt2_V <= ap_port_reg_calo_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4092_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4092_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_fu_7065_p2, tmp_29_11_8_reg_14885, ap_block_pp0_stage1, p_032_10_fu_8732_p3, p_032_4_fu_7022_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_8_reg_14885 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4092_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_fu_7065_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4092_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4092_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4102_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4102_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4102_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4102_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_15_reg_13004, tmp_29_4_1_fu_7071_p2, calo_track_drval_11_31_reg_14889, tmp_29_11_9_reg_14895, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_9_reg_14895 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4102_dr2 <= calo_track_drval_11_31_reg_14889;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_1_fu_7071_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4102_dr2 <= calo_track_drval_4_15_reg_13004;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4102_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4102_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_4_1_fu_7071_p2, tmp_29_11_9_reg_14895, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_9_reg_14895 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4102_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_1_fu_7071_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4102_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4102_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4102_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_9_hwPt_V_read_3_reg_13578, tmp_29_4_1_fu_7071_p2, tmp_29_11_9_reg_14895, ap_port_reg_calo_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_9_reg_14895 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4102_pt2_V <= calo_9_hwPt_V_read_3_reg_13578;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_1_fu_7071_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4102_pt2_V <= ap_port_reg_calo_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4102_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4102_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_1_fu_7071_p2, tmp_29_11_9_reg_14895, ap_block_pp0_stage1, p_032_10_fu_8732_p3, p_032_4_fu_7022_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_9_reg_14895 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4102_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_1_fu_7071_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4102_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4102_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4112_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4112_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4112_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4112_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_17_reg_13010, tmp_29_4_2_fu_7077_p2, calo_track_drval_11_33_reg_14899, tmp_29_11_s_reg_14905, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_s_reg_14905 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4112_dr2 <= calo_track_drval_11_33_reg_14899;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_2_fu_7077_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4112_dr2 <= calo_track_drval_4_17_reg_13010;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4112_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4112_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_4_2_fu_7077_p2, tmp_29_11_s_reg_14905, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_s_reg_14905 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4112_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_2_fu_7077_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4112_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4112_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4112_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_10_hwPt_V_read_3_reg_13559, tmp_29_4_2_fu_7077_p2, tmp_29_11_s_reg_14905, ap_port_reg_calo_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_s_reg_14905 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4112_pt2_V <= calo_10_hwPt_V_read_3_reg_13559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_2_fu_7077_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4112_pt2_V <= ap_port_reg_calo_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4112_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4112_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_2_fu_7077_p2, tmp_29_11_s_reg_14905, ap_block_pp0_stage1, p_032_10_fu_8732_p3, p_032_4_fu_7022_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_s_reg_14905 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4112_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_2_fu_7077_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4112_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4112_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4122_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4122_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4122_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4122_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_19_reg_13016, tmp_29_4_3_fu_7083_p2, calo_track_drval_11_35_reg_14909, tmp_29_11_10_reg_14915, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_10_reg_14915 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4122_dr2 <= calo_track_drval_11_35_reg_14909;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_3_fu_7083_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4122_dr2 <= calo_track_drval_4_19_reg_13016;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4122_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4122_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_4_3_fu_7083_p2, tmp_29_11_10_reg_14915, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_10_reg_14915 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4122_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_3_fu_7083_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4122_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4122_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4122_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_11_hwPt_V_read_3_reg_13540, tmp_29_4_3_fu_7083_p2, tmp_29_11_10_reg_14915, ap_port_reg_calo_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_10_reg_14915 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4122_pt2_V <= calo_11_hwPt_V_read_3_reg_13540;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_3_fu_7083_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4122_pt2_V <= ap_port_reg_calo_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4122_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4122_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_3_fu_7083_p2, tmp_29_11_10_reg_14915, ap_block_pp0_stage1, p_032_10_fu_8732_p3, p_032_4_fu_7022_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_10_reg_14915 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4122_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_3_fu_7083_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4122_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4122_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4132_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4132_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4132_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4132_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_21_reg_13022, tmp_29_4_4_fu_7089_p2, calo_track_drval_11_37_reg_14919, tmp_29_11_11_reg_14925, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_11_reg_14925 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4132_dr2 <= calo_track_drval_11_37_reg_14919;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_4_fu_7089_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4132_dr2 <= calo_track_drval_4_21_reg_13022;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4132_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4132_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_4_4_fu_7089_p2, tmp_29_11_11_reg_14925, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_11_reg_14925 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4132_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_4_fu_7089_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4132_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4132_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4132_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_12_hwPt_V_read_3_reg_13521, tmp_29_4_4_fu_7089_p2, tmp_29_11_11_reg_14925, ap_port_reg_calo_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_11_reg_14925 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4132_pt2_V <= calo_12_hwPt_V_read_3_reg_13521;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_4_fu_7089_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4132_pt2_V <= ap_port_reg_calo_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4132_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4132_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_4_fu_7089_p2, tmp_29_11_11_reg_14925, ap_block_pp0_stage1, p_032_10_fu_8732_p3, p_032_4_fu_7022_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_11_reg_14925 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4132_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_4_fu_7089_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4132_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4132_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4142_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4142_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4142_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4142_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_23_reg_13028, tmp_29_4_5_fu_7095_p2, calo_track_drval_11_39_reg_14929, tmp_29_11_12_reg_14935, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_12_reg_14935 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4142_dr2 <= calo_track_drval_11_39_reg_14929;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_5_fu_7095_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4142_dr2 <= calo_track_drval_4_23_reg_13028;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4142_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4142_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_4_5_fu_7095_p2, tmp_29_11_12_reg_14935, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_12_reg_14935 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4142_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_5_fu_7095_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4142_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4142_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4142_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_13_hwPt_V_read_3_reg_13502, tmp_29_4_5_fu_7095_p2, tmp_29_11_12_reg_14935, ap_port_reg_calo_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_12_reg_14935 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4142_pt2_V <= calo_13_hwPt_V_read_3_reg_13502;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_5_fu_7095_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4142_pt2_V <= ap_port_reg_calo_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4142_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4142_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_5_fu_7095_p2, tmp_29_11_12_reg_14935, ap_block_pp0_stage1, p_032_10_fu_8732_p3, p_032_4_fu_7022_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_12_reg_14935 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4142_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_5_fu_7095_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4142_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4142_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4152_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4152_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4152_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4152_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_25_reg_13034, tmp_29_4_6_fu_7101_p2, calo_track_drval_11_41_reg_14939, tmp_29_11_13_reg_14945, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_13_reg_14945 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4152_dr2 <= calo_track_drval_11_41_reg_14939;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_6_fu_7101_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4152_dr2 <= calo_track_drval_4_25_reg_13034;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4152_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4152_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_11_hwPt_V_rea_reg_13388, tmp_29_4_6_fu_7101_p2, tmp_29_11_13_reg_14945, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_13_reg_14945 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4152_pt1_V <= track_11_hwPt_V_rea_reg_13388;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_6_fu_7101_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4152_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4152_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4152_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_14_hwPt_V_read_3_reg_13483, tmp_29_4_6_fu_7101_p2, tmp_29_11_13_reg_14945, ap_port_reg_calo_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_13_reg_14945 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4152_pt2_V <= calo_14_hwPt_V_read_3_reg_13483;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_6_fu_7101_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4152_pt2_V <= ap_port_reg_calo_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4152_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4152_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_6_fu_7101_p2, tmp_29_11_13_reg_14945, ap_block_pp0_stage1, p_032_10_fu_8732_p3, p_032_4_fu_7022_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_13_reg_14945 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4152_ptscale_V <= p_032_10_fu_8732_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_6_fu_7101_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4152_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4152_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4162_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4162_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4162_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4162_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_27_reg_13040, tmp_29_4_7_fu_7107_p2, calo_track_drval_12_reg_14959, tmp_29_11_reg_14965, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_reg_14965 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4162_dr2 <= calo_track_drval_12_reg_14959;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_7_fu_7107_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4162_dr2 <= calo_track_drval_4_27_reg_13040;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4162_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4162_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_4_7_fu_7107_p2, tmp_29_11_reg_14965, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_reg_14965 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4162_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_7_fu_7107_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4162_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4162_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4162_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_0_hwPt_V_read_3_reg_13749, tmp_29_4_7_fu_7107_p2, tmp_29_11_reg_14965, ap_port_reg_calo_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_reg_14965 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4162_pt2_V <= calo_0_hwPt_V_read_3_reg_13749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_7_fu_7107_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4162_pt2_V <= ap_port_reg_calo_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4162_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4162_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_7_fu_7107_p2, tmp_29_11_reg_14965, ap_block_pp0_stage1, p_032_4_fu_7022_p3, p_032_11_fu_8754_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_11_reg_14965 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4162_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_7_fu_7107_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4162_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4162_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4172_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4172_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4172_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4172_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_29_reg_13046, tmp_29_4_8_fu_7113_p2, calo_track_drval_12_15_reg_14969, tmp_29_12_1_reg_14975, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_1_reg_14975 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4172_dr2 <= calo_track_drval_12_15_reg_14969;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_8_fu_7113_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4172_dr2 <= calo_track_drval_4_29_reg_13046;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4172_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4172_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_4_8_fu_7113_p2, tmp_29_12_1_reg_14975, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_1_reg_14975 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4172_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_8_fu_7113_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4172_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4172_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4172_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_1_hwPt_V_read_3_reg_13730, tmp_29_4_8_fu_7113_p2, tmp_29_12_1_reg_14975, ap_port_reg_calo_8_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_1_reg_14975 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4172_pt2_V <= calo_1_hwPt_V_read_3_reg_13730;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_8_fu_7113_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4172_pt2_V <= ap_port_reg_calo_8_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4172_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4172_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_8_fu_7113_p2, tmp_29_12_1_reg_14975, ap_block_pp0_stage1, p_032_4_fu_7022_p3, p_032_11_fu_8754_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_1_reg_14975 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4172_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_8_fu_7113_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4172_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4172_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4182_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4182_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4182_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4182_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_31_reg_13052, tmp_29_4_9_fu_7119_p2, calo_track_drval_12_17_reg_14979, tmp_29_12_2_reg_14985, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_2_reg_14985 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4182_dr2 <= calo_track_drval_12_17_reg_14979;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_9_fu_7119_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4182_dr2 <= calo_track_drval_4_31_reg_13052;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4182_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4182_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_4_9_fu_7119_p2, tmp_29_12_2_reg_14985, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_2_reg_14985 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4182_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_9_fu_7119_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4182_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4182_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4182_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_2_hwPt_V_read_3_reg_13711, tmp_29_4_9_fu_7119_p2, tmp_29_12_2_reg_14985, ap_port_reg_calo_9_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_2_reg_14985 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4182_pt2_V <= calo_2_hwPt_V_read_3_reg_13711;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_9_fu_7119_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4182_pt2_V <= ap_port_reg_calo_9_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4182_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4182_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_9_fu_7119_p2, tmp_29_12_2_reg_14985, ap_block_pp0_stage1, p_032_4_fu_7022_p3, p_032_11_fu_8754_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_2_reg_14985 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4182_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_9_fu_7119_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4182_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4182_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4192_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4192_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4192_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4192_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_33_reg_13058, tmp_29_4_s_fu_7125_p2, calo_track_drval_12_19_reg_14989, tmp_29_12_3_reg_14995, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_3_reg_14995 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4192_dr2 <= calo_track_drval_12_19_reg_14989;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_s_fu_7125_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4192_dr2 <= calo_track_drval_4_33_reg_13058;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4192_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4192_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_4_s_fu_7125_p2, tmp_29_12_3_reg_14995, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_3_reg_14995 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4192_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_s_fu_7125_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4192_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4192_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4192_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_3_hwPt_V_read_3_reg_13692, tmp_29_4_s_fu_7125_p2, tmp_29_12_3_reg_14995, ap_port_reg_calo_10_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_3_reg_14995 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4192_pt2_V <= calo_3_hwPt_V_read_3_reg_13692;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_s_fu_7125_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4192_pt2_V <= ap_port_reg_calo_10_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4192_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4192_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_s_fu_7125_p2, tmp_29_12_3_reg_14995, ap_block_pp0_stage1, p_032_4_fu_7022_p3, p_032_11_fu_8754_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_3_reg_14995 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4192_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_s_fu_7125_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4192_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4192_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4202_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4202_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4202_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4202_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_35_reg_13064, tmp_29_4_10_fu_7131_p2, calo_track_drval_12_21_reg_14999, tmp_29_12_4_reg_15005, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_4_reg_15005 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4202_dr2 <= calo_track_drval_12_21_reg_14999;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_10_fu_7131_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4202_dr2 <= calo_track_drval_4_35_reg_13064;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4202_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4202_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_4_10_fu_7131_p2, tmp_29_12_4_reg_15005, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_4_reg_15005 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4202_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_10_fu_7131_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4202_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4202_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4202_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_4_hwPt_V_read_3_reg_13673, tmp_29_4_10_fu_7131_p2, tmp_29_12_4_reg_15005, ap_port_reg_calo_11_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_4_reg_15005 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4202_pt2_V <= calo_4_hwPt_V_read_3_reg_13673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_10_fu_7131_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4202_pt2_V <= ap_port_reg_calo_11_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4202_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4202_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_10_fu_7131_p2, tmp_29_12_4_reg_15005, ap_block_pp0_stage1, p_032_4_fu_7022_p3, p_032_11_fu_8754_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_4_reg_15005 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4202_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_10_fu_7131_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4202_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4202_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4212_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4212_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4212_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4212_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_37_reg_13070, tmp_29_4_11_fu_7137_p2, calo_track_drval_12_23_reg_15009, tmp_29_12_5_reg_15015, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_5_reg_15015 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4212_dr2 <= calo_track_drval_12_23_reg_15009;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_11_fu_7137_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4212_dr2 <= calo_track_drval_4_37_reg_13070;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4212_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4212_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_4_11_fu_7137_p2, tmp_29_12_5_reg_15015, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_5_reg_15015 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4212_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_11_fu_7137_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4212_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4212_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4212_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_5_hwPt_V_read_3_reg_13654, tmp_29_4_11_fu_7137_p2, tmp_29_12_5_reg_15015, ap_port_reg_calo_12_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_5_reg_15015 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4212_pt2_V <= calo_5_hwPt_V_read_3_reg_13654;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_11_fu_7137_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4212_pt2_V <= ap_port_reg_calo_12_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4212_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4212_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_11_fu_7137_p2, tmp_29_12_5_reg_15015, ap_block_pp0_stage1, p_032_4_fu_7022_p3, p_032_11_fu_8754_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_5_reg_15015 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4212_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_11_fu_7137_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4212_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4212_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4222_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4222_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4222_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4222_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_39_reg_13076, tmp_29_4_12_fu_7143_p2, calo_track_drval_12_25_reg_15019, tmp_29_12_6_reg_15025, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_6_reg_15025 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4222_dr2 <= calo_track_drval_12_25_reg_15019;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_12_fu_7143_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4222_dr2 <= calo_track_drval_4_39_reg_13076;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4222_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4222_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_4_12_fu_7143_p2, tmp_29_12_6_reg_15025, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_6_reg_15025 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4222_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_12_fu_7143_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4222_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4222_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4222_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_6_hwPt_V_read_3_reg_13635, tmp_29_4_12_fu_7143_p2, tmp_29_12_6_reg_15025, ap_port_reg_calo_13_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_6_reg_15025 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4222_pt2_V <= calo_6_hwPt_V_read_3_reg_13635;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_12_fu_7143_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4222_pt2_V <= ap_port_reg_calo_13_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4222_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4222_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_12_fu_7143_p2, tmp_29_12_6_reg_15025, ap_block_pp0_stage1, p_032_4_fu_7022_p3, p_032_11_fu_8754_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_6_reg_15025 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4222_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_12_fu_7143_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4222_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4222_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4232_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4232_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4232_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4232_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_4_41_reg_13082, tmp_29_4_13_fu_7149_p2, calo_track_drval_12_27_reg_15029, tmp_29_12_7_reg_15035, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_7_reg_15035 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4232_dr2 <= calo_track_drval_12_27_reg_15029;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_13_fu_7149_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4232_dr2 <= calo_track_drval_4_41_reg_13082;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4232_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4232_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_4_13_fu_7149_p2, tmp_29_12_7_reg_15035, ap_port_reg_track_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_7_reg_15035 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4232_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_13_fu_7149_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4232_pt1_V <= ap_port_reg_track_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4232_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4232_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_7_hwPt_V_read_3_reg_13616, tmp_29_4_13_fu_7149_p2, tmp_29_12_7_reg_15035, ap_port_reg_calo_14_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_7_reg_15035 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4232_pt2_V <= calo_7_hwPt_V_read_3_reg_13616;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_13_fu_7149_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4232_pt2_V <= ap_port_reg_calo_14_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4232_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4232_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_4_13_fu_7149_p2, tmp_29_12_7_reg_15035, ap_block_pp0_stage1, p_032_4_fu_7022_p3, p_032_11_fu_8754_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_7_reg_15035 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4232_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_4_13_fu_7149_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4232_ptscale_V <= p_032_4_fu_7022_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4232_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4242_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4242_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4242_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4242_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_s_reg_13093, tmp_29_5_fu_7228_p2, calo_track_drval_12_29_reg_15039, tmp_29_12_8_reg_15045, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_8_reg_15045 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4242_dr2 <= calo_track_drval_12_29_reg_15039;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_fu_7228_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4242_dr2 <= calo_track_drval_5_s_reg_13093;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4242_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4242_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_5_fu_7228_p2, tmp_29_12_8_reg_15045, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_8_reg_15045 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4242_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_fu_7228_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4242_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4242_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4242_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_8_hwPt_V_read_3_reg_13597, tmp_29_5_fu_7228_p2, tmp_29_12_8_reg_15045, ap_port_reg_calo_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_8_reg_15045 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4242_pt2_V <= calo_8_hwPt_V_read_3_reg_13597;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_fu_7228_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4242_pt2_V <= ap_port_reg_calo_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4242_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4242_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_fu_7228_p2, tmp_29_12_8_reg_15045, ap_block_pp0_stage1, p_032_11_fu_8754_p3, p_032_5_fu_7185_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_8_reg_15045 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4242_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_fu_7228_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4242_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4242_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4252_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4252_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4252_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4252_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_15_reg_13099, tmp_29_5_1_fu_7234_p2, calo_track_drval_12_31_reg_15049, tmp_29_12_9_reg_15055, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_9_reg_15055 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4252_dr2 <= calo_track_drval_12_31_reg_15049;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_1_fu_7234_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4252_dr2 <= calo_track_drval_5_15_reg_13099;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4252_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4252_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_5_1_fu_7234_p2, tmp_29_12_9_reg_15055, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_9_reg_15055 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4252_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_1_fu_7234_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4252_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4252_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4252_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_9_hwPt_V_read_3_reg_13578, tmp_29_5_1_fu_7234_p2, tmp_29_12_9_reg_15055, ap_port_reg_calo_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_9_reg_15055 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4252_pt2_V <= calo_9_hwPt_V_read_3_reg_13578;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_1_fu_7234_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4252_pt2_V <= ap_port_reg_calo_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4252_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4252_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_1_fu_7234_p2, tmp_29_12_9_reg_15055, ap_block_pp0_stage1, p_032_11_fu_8754_p3, p_032_5_fu_7185_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_9_reg_15055 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4252_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_1_fu_7234_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4252_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4252_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4262_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4262_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4262_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4262_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_17_reg_13105, tmp_29_5_2_fu_7240_p2, calo_track_drval_12_33_reg_15059, tmp_29_12_s_reg_15065, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_s_reg_15065 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4262_dr2 <= calo_track_drval_12_33_reg_15059;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_2_fu_7240_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4262_dr2 <= calo_track_drval_5_17_reg_13105;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4262_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4262_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_5_2_fu_7240_p2, tmp_29_12_s_reg_15065, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_s_reg_15065 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4262_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_2_fu_7240_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4262_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4262_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4262_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_10_hwPt_V_read_3_reg_13559, tmp_29_5_2_fu_7240_p2, tmp_29_12_s_reg_15065, ap_port_reg_calo_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_s_reg_15065 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4262_pt2_V <= calo_10_hwPt_V_read_3_reg_13559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_2_fu_7240_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4262_pt2_V <= ap_port_reg_calo_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4262_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4262_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_2_fu_7240_p2, tmp_29_12_s_reg_15065, ap_block_pp0_stage1, p_032_11_fu_8754_p3, p_032_5_fu_7185_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_s_reg_15065 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4262_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_2_fu_7240_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4262_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4262_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4272_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4272_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4272_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4272_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_19_reg_13111, tmp_29_5_3_fu_7246_p2, calo_track_drval_12_35_reg_15069, tmp_29_12_10_reg_15075, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_10_reg_15075 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4272_dr2 <= calo_track_drval_12_35_reg_15069;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_3_fu_7246_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4272_dr2 <= calo_track_drval_5_19_reg_13111;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4272_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4272_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_5_3_fu_7246_p2, tmp_29_12_10_reg_15075, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_10_reg_15075 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4272_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_3_fu_7246_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4272_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4272_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4272_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_11_hwPt_V_read_3_reg_13540, tmp_29_5_3_fu_7246_p2, tmp_29_12_10_reg_15075, ap_port_reg_calo_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_10_reg_15075 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4272_pt2_V <= calo_11_hwPt_V_read_3_reg_13540;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_3_fu_7246_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4272_pt2_V <= ap_port_reg_calo_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4272_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4272_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_3_fu_7246_p2, tmp_29_12_10_reg_15075, ap_block_pp0_stage1, p_032_11_fu_8754_p3, p_032_5_fu_7185_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_10_reg_15075 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4272_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_3_fu_7246_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4272_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4272_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4282_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4282_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4282_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4282_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_21_reg_13117, tmp_29_5_4_fu_7252_p2, calo_track_drval_12_37_reg_15079, tmp_29_12_11_reg_15085, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_11_reg_15085 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4282_dr2 <= calo_track_drval_12_37_reg_15079;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_4_fu_7252_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4282_dr2 <= calo_track_drval_5_21_reg_13117;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4282_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4282_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_5_4_fu_7252_p2, tmp_29_12_11_reg_15085, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_11_reg_15085 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4282_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_4_fu_7252_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4282_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4282_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4282_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_12_hwPt_V_read_3_reg_13521, tmp_29_5_4_fu_7252_p2, tmp_29_12_11_reg_15085, ap_port_reg_calo_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_11_reg_15085 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4282_pt2_V <= calo_12_hwPt_V_read_3_reg_13521;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_4_fu_7252_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4282_pt2_V <= ap_port_reg_calo_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4282_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4282_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_4_fu_7252_p2, tmp_29_12_11_reg_15085, ap_block_pp0_stage1, p_032_11_fu_8754_p3, p_032_5_fu_7185_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_11_reg_15085 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4282_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_4_fu_7252_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4282_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4282_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4292_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4292_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4292_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4292_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_23_reg_13123, tmp_29_5_5_fu_7258_p2, calo_track_drval_12_39_reg_15089, tmp_29_12_12_reg_15095, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_12_reg_15095 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4292_dr2 <= calo_track_drval_12_39_reg_15089;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_5_fu_7258_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4292_dr2 <= calo_track_drval_5_23_reg_13123;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4292_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4292_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_5_5_fu_7258_p2, tmp_29_12_12_reg_15095, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_12_reg_15095 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4292_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_5_fu_7258_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4292_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4292_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4292_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_13_hwPt_V_read_3_reg_13502, tmp_29_5_5_fu_7258_p2, tmp_29_12_12_reg_15095, ap_port_reg_calo_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_12_reg_15095 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4292_pt2_V <= calo_13_hwPt_V_read_3_reg_13502;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_5_fu_7258_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4292_pt2_V <= ap_port_reg_calo_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4292_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4292_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_5_fu_7258_p2, tmp_29_12_12_reg_15095, ap_block_pp0_stage1, p_032_11_fu_8754_p3, p_032_5_fu_7185_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_12_reg_15095 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4292_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_5_fu_7258_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4292_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4292_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4302_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4302_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4302_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4302_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_25_reg_13129, tmp_29_5_6_fu_7264_p2, calo_track_drval_12_41_reg_15099, tmp_29_12_13_reg_15105, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_13_reg_15105 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4302_dr2 <= calo_track_drval_12_41_reg_15099;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_6_fu_7264_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4302_dr2 <= calo_track_drval_5_25_reg_13129;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4302_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4302_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_12_hwPt_V_rea_reg_13369, tmp_29_5_6_fu_7264_p2, tmp_29_12_13_reg_15105, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_13_reg_15105 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4302_pt1_V <= track_12_hwPt_V_rea_reg_13369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_6_fu_7264_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4302_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4302_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4302_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_14_hwPt_V_read_3_reg_13483, tmp_29_5_6_fu_7264_p2, tmp_29_12_13_reg_15105, ap_port_reg_calo_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_13_reg_15105 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4302_pt2_V <= calo_14_hwPt_V_read_3_reg_13483;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_6_fu_7264_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4302_pt2_V <= ap_port_reg_calo_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4302_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4302_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_6_fu_7264_p2, tmp_29_12_13_reg_15105, ap_block_pp0_stage1, p_032_11_fu_8754_p3, p_032_5_fu_7185_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_13_reg_15105 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4302_ptscale_V <= p_032_11_fu_8754_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_6_fu_7264_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4302_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4302_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4312_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4312_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4312_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4312_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_27_reg_13135, tmp_29_5_7_fu_7270_p2, calo_track_drval_13_reg_15119, tmp_29_12_reg_15125, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_reg_15125 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4312_dr2 <= calo_track_drval_13_reg_15119;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_7_fu_7270_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4312_dr2 <= calo_track_drval_5_27_reg_13135;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4312_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4312_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_5_7_fu_7270_p2, tmp_29_12_reg_15125, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_reg_15125 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4312_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_7_fu_7270_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4312_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4312_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4312_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_0_hwPt_V_read_3_reg_13749, tmp_29_5_7_fu_7270_p2, tmp_29_12_reg_15125, ap_port_reg_calo_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_reg_15125 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4312_pt2_V <= calo_0_hwPt_V_read_3_reg_13749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_7_fu_7270_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4312_pt2_V <= ap_port_reg_calo_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4312_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4312_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_7_fu_7270_p2, tmp_29_12_reg_15125, ap_block_pp0_stage1, p_032_5_fu_7185_p3, p_032_12_fu_8776_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_12_reg_15125 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4312_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_7_fu_7270_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4312_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4312_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4322_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4322_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4322_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4322_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_29_reg_13141, tmp_29_5_8_fu_7276_p2, calo_track_drval_13_15_reg_15129, tmp_29_13_1_reg_15135, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_1_reg_15135 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4322_dr2 <= calo_track_drval_13_15_reg_15129;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_8_fu_7276_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4322_dr2 <= calo_track_drval_5_29_reg_13141;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4322_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4322_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_5_8_fu_7276_p2, tmp_29_13_1_reg_15135, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_1_reg_15135 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4322_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_8_fu_7276_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4322_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4322_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4322_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_1_hwPt_V_read_3_reg_13730, tmp_29_5_8_fu_7276_p2, tmp_29_13_1_reg_15135, ap_port_reg_calo_8_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_1_reg_15135 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4322_pt2_V <= calo_1_hwPt_V_read_3_reg_13730;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_8_fu_7276_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4322_pt2_V <= ap_port_reg_calo_8_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4322_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4322_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_8_fu_7276_p2, tmp_29_13_1_reg_15135, ap_block_pp0_stage1, p_032_5_fu_7185_p3, p_032_12_fu_8776_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_1_reg_15135 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4322_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_8_fu_7276_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4322_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4322_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4332_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4332_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4332_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4332_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_31_reg_13147, tmp_29_5_9_fu_7282_p2, calo_track_drval_13_17_reg_15139, tmp_29_13_2_reg_15145, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_2_reg_15145 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4332_dr2 <= calo_track_drval_13_17_reg_15139;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_9_fu_7282_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4332_dr2 <= calo_track_drval_5_31_reg_13147;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4332_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4332_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_5_9_fu_7282_p2, tmp_29_13_2_reg_15145, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_2_reg_15145 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4332_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_9_fu_7282_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4332_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4332_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4332_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_2_hwPt_V_read_3_reg_13711, tmp_29_5_9_fu_7282_p2, tmp_29_13_2_reg_15145, ap_port_reg_calo_9_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_2_reg_15145 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4332_pt2_V <= calo_2_hwPt_V_read_3_reg_13711;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_9_fu_7282_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4332_pt2_V <= ap_port_reg_calo_9_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4332_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4332_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_9_fu_7282_p2, tmp_29_13_2_reg_15145, ap_block_pp0_stage1, p_032_5_fu_7185_p3, p_032_12_fu_8776_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_2_reg_15145 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4332_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_9_fu_7282_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4332_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4332_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4342_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4342_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4342_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4342_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_33_reg_13153, tmp_29_5_s_fu_7288_p2, calo_track_drval_13_19_reg_15149, tmp_29_13_3_reg_15155, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_3_reg_15155 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4342_dr2 <= calo_track_drval_13_19_reg_15149;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_s_fu_7288_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4342_dr2 <= calo_track_drval_5_33_reg_13153;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4342_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4342_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_5_s_fu_7288_p2, tmp_29_13_3_reg_15155, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_3_reg_15155 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4342_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_s_fu_7288_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4342_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4342_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4342_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_3_hwPt_V_read_3_reg_13692, tmp_29_5_s_fu_7288_p2, tmp_29_13_3_reg_15155, ap_port_reg_calo_10_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_3_reg_15155 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4342_pt2_V <= calo_3_hwPt_V_read_3_reg_13692;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_s_fu_7288_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4342_pt2_V <= ap_port_reg_calo_10_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4342_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4342_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_s_fu_7288_p2, tmp_29_13_3_reg_15155, ap_block_pp0_stage1, p_032_5_fu_7185_p3, p_032_12_fu_8776_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_3_reg_15155 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4342_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_s_fu_7288_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4342_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4342_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4352_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4352_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4352_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4352_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_35_reg_13159, tmp_29_5_10_fu_7294_p2, calo_track_drval_13_21_reg_15159, tmp_29_13_4_reg_15165, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_4_reg_15165 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4352_dr2 <= calo_track_drval_13_21_reg_15159;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_10_fu_7294_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4352_dr2 <= calo_track_drval_5_35_reg_13159;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4352_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4352_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_5_10_fu_7294_p2, tmp_29_13_4_reg_15165, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_4_reg_15165 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4352_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_10_fu_7294_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4352_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4352_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4352_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_4_hwPt_V_read_3_reg_13673, tmp_29_5_10_fu_7294_p2, tmp_29_13_4_reg_15165, ap_port_reg_calo_11_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_4_reg_15165 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4352_pt2_V <= calo_4_hwPt_V_read_3_reg_13673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_10_fu_7294_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4352_pt2_V <= ap_port_reg_calo_11_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4352_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4352_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_10_fu_7294_p2, tmp_29_13_4_reg_15165, ap_block_pp0_stage1, p_032_5_fu_7185_p3, p_032_12_fu_8776_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_4_reg_15165 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4352_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_10_fu_7294_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4352_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4352_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4362_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4362_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4362_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4362_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_37_reg_13165, tmp_29_5_11_fu_7300_p2, calo_track_drval_13_23_reg_15169, tmp_29_13_5_reg_15175, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_5_reg_15175 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4362_dr2 <= calo_track_drval_13_23_reg_15169;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_11_fu_7300_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4362_dr2 <= calo_track_drval_5_37_reg_13165;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4362_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4362_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_5_11_fu_7300_p2, tmp_29_13_5_reg_15175, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_5_reg_15175 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4362_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_11_fu_7300_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4362_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4362_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4362_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_5_hwPt_V_read_3_reg_13654, tmp_29_5_11_fu_7300_p2, tmp_29_13_5_reg_15175, ap_port_reg_calo_12_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_5_reg_15175 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4362_pt2_V <= calo_5_hwPt_V_read_3_reg_13654;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_11_fu_7300_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4362_pt2_V <= ap_port_reg_calo_12_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4362_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4362_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_11_fu_7300_p2, tmp_29_13_5_reg_15175, ap_block_pp0_stage1, p_032_5_fu_7185_p3, p_032_12_fu_8776_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_5_reg_15175 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4362_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_11_fu_7300_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4362_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4362_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4372_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4372_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4372_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4372_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_39_reg_13171, tmp_29_5_12_fu_7306_p2, calo_track_drval_13_25_reg_15179, tmp_29_13_6_reg_15185, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_6_reg_15185 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4372_dr2 <= calo_track_drval_13_25_reg_15179;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_12_fu_7306_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4372_dr2 <= calo_track_drval_5_39_reg_13171;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4372_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4372_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_5_12_fu_7306_p2, tmp_29_13_6_reg_15185, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_6_reg_15185 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4372_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_12_fu_7306_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4372_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4372_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4372_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_6_hwPt_V_read_3_reg_13635, tmp_29_5_12_fu_7306_p2, tmp_29_13_6_reg_15185, ap_port_reg_calo_13_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_6_reg_15185 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4372_pt2_V <= calo_6_hwPt_V_read_3_reg_13635;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_12_fu_7306_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4372_pt2_V <= ap_port_reg_calo_13_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4372_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4372_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_12_fu_7306_p2, tmp_29_13_6_reg_15185, ap_block_pp0_stage1, p_032_5_fu_7185_p3, p_032_12_fu_8776_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_6_reg_15185 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4372_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_12_fu_7306_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4372_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4372_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4382_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4382_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4382_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4382_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_5_41_reg_13177, tmp_29_5_13_fu_7312_p2, calo_track_drval_13_27_reg_15189, tmp_29_13_7_reg_15195, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_7_reg_15195 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4382_dr2 <= calo_track_drval_13_27_reg_15189;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_13_fu_7312_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4382_dr2 <= calo_track_drval_5_41_reg_13177;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4382_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4382_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_5_13_fu_7312_p2, tmp_29_13_7_reg_15195, ap_port_reg_track_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_7_reg_15195 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4382_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_13_fu_7312_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4382_pt1_V <= ap_port_reg_track_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4382_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4382_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_7_hwPt_V_read_3_reg_13616, tmp_29_5_13_fu_7312_p2, tmp_29_13_7_reg_15195, ap_port_reg_calo_14_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_7_reg_15195 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4382_pt2_V <= calo_7_hwPt_V_read_3_reg_13616;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_13_fu_7312_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4382_pt2_V <= ap_port_reg_calo_14_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4382_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4382_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_5_13_fu_7312_p2, tmp_29_13_7_reg_15195, ap_block_pp0_stage1, p_032_5_fu_7185_p3, p_032_12_fu_8776_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_7_reg_15195 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4382_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_5_13_fu_7312_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4382_ptscale_V <= p_032_5_fu_7185_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4382_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4392_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4392_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4392_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4392_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_s_reg_13188, tmp_29_6_fu_7391_p2, calo_track_drval_13_29_reg_15199, tmp_29_13_8_reg_15205, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_8_reg_15205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4392_dr2 <= calo_track_drval_13_29_reg_15199;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_fu_7391_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4392_dr2 <= calo_track_drval_6_s_reg_13188;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4392_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4392_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_6_fu_7391_p2, tmp_29_13_8_reg_15205, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_8_reg_15205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4392_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_fu_7391_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4392_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4392_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4392_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_8_hwPt_V_read_3_reg_13597, tmp_29_6_fu_7391_p2, tmp_29_13_8_reg_15205, ap_port_reg_calo_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_8_reg_15205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4392_pt2_V <= calo_8_hwPt_V_read_3_reg_13597;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_fu_7391_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4392_pt2_V <= ap_port_reg_calo_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4392_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4392_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_fu_7391_p2, tmp_29_13_8_reg_15205, ap_block_pp0_stage1, p_032_12_fu_8776_p3, p_032_6_fu_7348_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_8_reg_15205 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4392_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_fu_7391_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4392_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4392_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4402_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4402_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4402_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4402_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_15_reg_13194, tmp_29_6_1_fu_7397_p2, calo_track_drval_13_31_reg_15209, tmp_29_13_9_reg_15215, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_9_reg_15215 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4402_dr2 <= calo_track_drval_13_31_reg_15209;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_1_fu_7397_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4402_dr2 <= calo_track_drval_6_15_reg_13194;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4402_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4402_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_6_1_fu_7397_p2, tmp_29_13_9_reg_15215, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_9_reg_15215 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4402_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_1_fu_7397_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4402_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4402_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4402_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_9_hwPt_V_read_3_reg_13578, tmp_29_6_1_fu_7397_p2, tmp_29_13_9_reg_15215, ap_port_reg_calo_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_9_reg_15215 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4402_pt2_V <= calo_9_hwPt_V_read_3_reg_13578;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_1_fu_7397_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4402_pt2_V <= ap_port_reg_calo_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4402_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4402_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_1_fu_7397_p2, tmp_29_13_9_reg_15215, ap_block_pp0_stage1, p_032_12_fu_8776_p3, p_032_6_fu_7348_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_9_reg_15215 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4402_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_1_fu_7397_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4402_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4402_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4412_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4412_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4412_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4412_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_17_reg_13200, tmp_29_6_2_fu_7403_p2, calo_track_drval_13_33_reg_15219, tmp_29_13_s_reg_15225, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_s_reg_15225 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4412_dr2 <= calo_track_drval_13_33_reg_15219;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_2_fu_7403_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4412_dr2 <= calo_track_drval_6_17_reg_13200;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4412_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4412_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_6_2_fu_7403_p2, tmp_29_13_s_reg_15225, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_s_reg_15225 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4412_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_2_fu_7403_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4412_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4412_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4412_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_10_hwPt_V_read_3_reg_13559, tmp_29_6_2_fu_7403_p2, tmp_29_13_s_reg_15225, ap_port_reg_calo_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_s_reg_15225 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4412_pt2_V <= calo_10_hwPt_V_read_3_reg_13559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_2_fu_7403_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4412_pt2_V <= ap_port_reg_calo_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4412_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4412_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_2_fu_7403_p2, tmp_29_13_s_reg_15225, ap_block_pp0_stage1, p_032_12_fu_8776_p3, p_032_6_fu_7348_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_s_reg_15225 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4412_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_2_fu_7403_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4412_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4412_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4422_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4422_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4422_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4422_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_19_reg_13206, tmp_29_6_3_fu_7409_p2, calo_track_drval_13_35_reg_15229, tmp_29_13_10_reg_15235, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_10_reg_15235 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4422_dr2 <= calo_track_drval_13_35_reg_15229;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_3_fu_7409_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4422_dr2 <= calo_track_drval_6_19_reg_13206;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4422_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4422_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_6_3_fu_7409_p2, tmp_29_13_10_reg_15235, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_10_reg_15235 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4422_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_3_fu_7409_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4422_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4422_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4422_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_11_hwPt_V_read_3_reg_13540, tmp_29_6_3_fu_7409_p2, tmp_29_13_10_reg_15235, ap_port_reg_calo_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_10_reg_15235 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4422_pt2_V <= calo_11_hwPt_V_read_3_reg_13540;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_3_fu_7409_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4422_pt2_V <= ap_port_reg_calo_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4422_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4422_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_3_fu_7409_p2, tmp_29_13_10_reg_15235, ap_block_pp0_stage1, p_032_12_fu_8776_p3, p_032_6_fu_7348_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_10_reg_15235 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4422_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_3_fu_7409_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4422_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4422_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4432_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4432_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4432_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4432_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_21_reg_13212, tmp_29_6_4_fu_7415_p2, calo_track_drval_13_37_reg_15239, tmp_29_13_11_reg_15245, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_11_reg_15245 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4432_dr2 <= calo_track_drval_13_37_reg_15239;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_4_fu_7415_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4432_dr2 <= calo_track_drval_6_21_reg_13212;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4432_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4432_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_6_4_fu_7415_p2, tmp_29_13_11_reg_15245, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_11_reg_15245 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4432_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_4_fu_7415_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4432_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4432_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4432_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_12_hwPt_V_read_3_reg_13521, tmp_29_6_4_fu_7415_p2, tmp_29_13_11_reg_15245, ap_port_reg_calo_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_11_reg_15245 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4432_pt2_V <= calo_12_hwPt_V_read_3_reg_13521;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_4_fu_7415_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4432_pt2_V <= ap_port_reg_calo_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4432_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4432_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_4_fu_7415_p2, tmp_29_13_11_reg_15245, ap_block_pp0_stage1, p_032_12_fu_8776_p3, p_032_6_fu_7348_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_11_reg_15245 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4432_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_4_fu_7415_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4432_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4432_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4442_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4442_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4442_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4442_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_23_reg_13218, tmp_29_6_5_fu_7421_p2, calo_track_drval_13_39_reg_15249, tmp_29_13_12_reg_15255, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_12_reg_15255 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4442_dr2 <= calo_track_drval_13_39_reg_15249;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_5_fu_7421_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4442_dr2 <= calo_track_drval_6_23_reg_13218;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4442_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4442_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_6_5_fu_7421_p2, tmp_29_13_12_reg_15255, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_12_reg_15255 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4442_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_5_fu_7421_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4442_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4442_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4442_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_13_hwPt_V_read_3_reg_13502, tmp_29_6_5_fu_7421_p2, tmp_29_13_12_reg_15255, ap_port_reg_calo_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_12_reg_15255 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4442_pt2_V <= calo_13_hwPt_V_read_3_reg_13502;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_5_fu_7421_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4442_pt2_V <= ap_port_reg_calo_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4442_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4442_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_5_fu_7421_p2, tmp_29_13_12_reg_15255, ap_block_pp0_stage1, p_032_12_fu_8776_p3, p_032_6_fu_7348_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_12_reg_15255 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4442_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_5_fu_7421_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4442_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4442_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4452_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4452_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4452_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4452_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_25_reg_13224, tmp_29_6_6_fu_7427_p2, calo_track_drval_13_41_reg_15259, tmp_29_13_13_reg_15265, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_13_reg_15265 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4452_dr2 <= calo_track_drval_13_41_reg_15259;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_6_fu_7427_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4452_dr2 <= calo_track_drval_6_25_reg_13224;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4452_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4452_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_13_hwPt_V_rea_reg_13350, tmp_29_6_6_fu_7427_p2, tmp_29_13_13_reg_15265, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_13_reg_15265 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4452_pt1_V <= track_13_hwPt_V_rea_reg_13350;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_6_fu_7427_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4452_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4452_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4452_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_14_hwPt_V_read_3_reg_13483, tmp_29_6_6_fu_7427_p2, tmp_29_13_13_reg_15265, ap_port_reg_calo_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_13_reg_15265 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4452_pt2_V <= calo_14_hwPt_V_read_3_reg_13483;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_6_fu_7427_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4452_pt2_V <= ap_port_reg_calo_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4452_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4452_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_6_fu_7427_p2, tmp_29_13_13_reg_15265, ap_block_pp0_stage1, p_032_12_fu_8776_p3, p_032_6_fu_7348_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_13_reg_15265 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4452_ptscale_V <= p_032_12_fu_8776_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_6_fu_7427_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4452_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4452_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4462_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4462_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4462_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4462_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_27_reg_13230, tmp_29_6_7_fu_7433_p2, calo_track_drval_14_reg_15279, tmp_29_13_reg_15285, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_reg_15285 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4462_dr2 <= calo_track_drval_14_reg_15279;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_7_fu_7433_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4462_dr2 <= calo_track_drval_6_27_reg_13230;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4462_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4462_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_6_7_fu_7433_p2, tmp_29_13_reg_15285, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_reg_15285 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4462_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_7_fu_7433_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4462_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4462_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4462_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_0_hwPt_V_read_3_reg_13749, tmp_29_6_7_fu_7433_p2, tmp_29_13_reg_15285, ap_port_reg_calo_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_reg_15285 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4462_pt2_V <= calo_0_hwPt_V_read_3_reg_13749;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_7_fu_7433_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4462_pt2_V <= ap_port_reg_calo_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4462_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4462_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_7_fu_7433_p2, tmp_29_13_reg_15285, ap_block_pp0_stage1, p_032_6_fu_7348_p3, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_13_reg_15285 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4462_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_7_fu_7433_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4462_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4462_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4472_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4472_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4472_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4472_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_29_reg_13236, tmp_29_6_8_fu_7439_p2, calo_track_drval_14_15_reg_15289, tmp_29_14_1_reg_15295, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_1_reg_15295 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4472_dr2 <= calo_track_drval_14_15_reg_15289;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_8_fu_7439_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4472_dr2 <= calo_track_drval_6_29_reg_13236;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4472_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4472_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_6_8_fu_7439_p2, tmp_29_14_1_reg_15295, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_1_reg_15295 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4472_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_8_fu_7439_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4472_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4472_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4472_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_1_hwPt_V_read_3_reg_13730, tmp_29_6_8_fu_7439_p2, tmp_29_14_1_reg_15295, ap_port_reg_calo_8_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_1_reg_15295 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4472_pt2_V <= calo_1_hwPt_V_read_3_reg_13730;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_8_fu_7439_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4472_pt2_V <= ap_port_reg_calo_8_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4472_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4472_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_8_fu_7439_p2, tmp_29_14_1_reg_15295, ap_block_pp0_stage1, p_032_6_fu_7348_p3, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_1_reg_15295 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4472_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_8_fu_7439_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4472_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4472_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4482_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4482_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4482_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4482_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_31_reg_13242, tmp_29_6_9_fu_7445_p2, calo_track_drval_14_17_reg_15299, tmp_29_14_2_reg_15305, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_2_reg_15305 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4482_dr2 <= calo_track_drval_14_17_reg_15299;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_9_fu_7445_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4482_dr2 <= calo_track_drval_6_31_reg_13242;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4482_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4482_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_6_9_fu_7445_p2, tmp_29_14_2_reg_15305, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_2_reg_15305 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4482_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_9_fu_7445_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4482_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4482_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4482_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_2_hwPt_V_read_3_reg_13711, tmp_29_6_9_fu_7445_p2, tmp_29_14_2_reg_15305, ap_port_reg_calo_9_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_2_reg_15305 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4482_pt2_V <= calo_2_hwPt_V_read_3_reg_13711;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_9_fu_7445_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4482_pt2_V <= ap_port_reg_calo_9_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4482_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4482_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_9_fu_7445_p2, tmp_29_14_2_reg_15305, ap_block_pp0_stage1, p_032_6_fu_7348_p3, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_2_reg_15305 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4482_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_9_fu_7445_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4482_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4482_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4492_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4492_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4492_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4492_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_33_reg_13248, tmp_29_6_s_fu_7451_p2, calo_track_drval_14_19_reg_15309, tmp_29_14_3_reg_15315, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_3_reg_15315 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4492_dr2 <= calo_track_drval_14_19_reg_15309;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_s_fu_7451_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4492_dr2 <= calo_track_drval_6_33_reg_13248;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4492_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4492_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_6_s_fu_7451_p2, tmp_29_14_3_reg_15315, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_3_reg_15315 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4492_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_s_fu_7451_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4492_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4492_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4492_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_3_hwPt_V_read_3_reg_13692, tmp_29_6_s_fu_7451_p2, tmp_29_14_3_reg_15315, ap_port_reg_calo_10_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_3_reg_15315 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4492_pt2_V <= calo_3_hwPt_V_read_3_reg_13692;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_s_fu_7451_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4492_pt2_V <= ap_port_reg_calo_10_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4492_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4492_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_s_fu_7451_p2, tmp_29_14_3_reg_15315, ap_block_pp0_stage1, p_032_6_fu_7348_p3, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_3_reg_15315 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4492_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_s_fu_7451_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4492_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4492_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4502_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4502_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4502_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4502_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_35_reg_13254, tmp_29_6_10_fu_7457_p2, calo_track_drval_14_21_reg_15319, tmp_29_14_4_reg_15325, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_4_reg_15325 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4502_dr2 <= calo_track_drval_14_21_reg_15319;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_10_fu_7457_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4502_dr2 <= calo_track_drval_6_35_reg_13254;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4502_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4502_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_6_10_fu_7457_p2, tmp_29_14_4_reg_15325, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_4_reg_15325 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4502_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_10_fu_7457_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4502_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4502_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4502_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_4_hwPt_V_read_3_reg_13673, tmp_29_6_10_fu_7457_p2, tmp_29_14_4_reg_15325, ap_port_reg_calo_11_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_4_reg_15325 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4502_pt2_V <= calo_4_hwPt_V_read_3_reg_13673;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_10_fu_7457_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4502_pt2_V <= ap_port_reg_calo_11_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4502_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4502_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_10_fu_7457_p2, tmp_29_14_4_reg_15325, ap_block_pp0_stage1, p_032_6_fu_7348_p3, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_4_reg_15325 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4502_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_10_fu_7457_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4502_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4502_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4512_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4512_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4512_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4512_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_37_reg_13260, tmp_29_6_11_fu_7463_p2, calo_track_drval_14_23_reg_15329, tmp_29_14_5_reg_15335, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_5_reg_15335 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4512_dr2 <= calo_track_drval_14_23_reg_15329;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_11_fu_7463_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4512_dr2 <= calo_track_drval_6_37_reg_13260;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4512_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4512_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_6_11_fu_7463_p2, tmp_29_14_5_reg_15335, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_5_reg_15335 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4512_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_11_fu_7463_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4512_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4512_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4512_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_5_hwPt_V_read_3_reg_13654, tmp_29_6_11_fu_7463_p2, tmp_29_14_5_reg_15335, ap_port_reg_calo_12_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_5_reg_15335 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4512_pt2_V <= calo_5_hwPt_V_read_3_reg_13654;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_11_fu_7463_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4512_pt2_V <= ap_port_reg_calo_12_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4512_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4512_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_11_fu_7463_p2, tmp_29_14_5_reg_15335, ap_block_pp0_stage1, p_032_6_fu_7348_p3, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_5_reg_15335 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4512_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_11_fu_7463_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4512_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4512_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4522_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4522_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4522_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4522_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_39_reg_13266, tmp_29_6_12_fu_7469_p2, calo_track_drval_14_25_reg_15339, tmp_29_14_6_reg_15345, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_6_reg_15345 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4522_dr2 <= calo_track_drval_14_25_reg_15339;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_12_fu_7469_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4522_dr2 <= calo_track_drval_6_39_reg_13266;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4522_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4522_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_6_12_fu_7469_p2, tmp_29_14_6_reg_15345, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_6_reg_15345 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4522_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_12_fu_7469_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4522_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4522_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4522_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_6_hwPt_V_read_3_reg_13635, tmp_29_6_12_fu_7469_p2, tmp_29_14_6_reg_15345, ap_port_reg_calo_13_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_6_reg_15345 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4522_pt2_V <= calo_6_hwPt_V_read_3_reg_13635;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_12_fu_7469_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4522_pt2_V <= ap_port_reg_calo_13_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4522_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4522_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_12_fu_7469_p2, tmp_29_14_6_reg_15345, ap_block_pp0_stage1, p_032_6_fu_7348_p3, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_6_reg_15345 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4522_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_12_fu_7469_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4522_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4522_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4532_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4532_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4532_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4532_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_6_41_reg_13272, tmp_29_6_13_fu_7475_p2, calo_track_drval_14_27_reg_15349, tmp_29_14_7_reg_15355, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_7_reg_15355 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4532_dr2 <= calo_track_drval_14_27_reg_15349;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_13_fu_7475_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4532_dr2 <= calo_track_drval_6_41_reg_13272;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4532_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4532_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_6_13_fu_7475_p2, tmp_29_14_7_reg_15355, ap_port_reg_track_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_7_reg_15355 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4532_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_13_fu_7475_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4532_pt1_V <= ap_port_reg_track_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4532_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4532_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_7_hwPt_V_read_3_reg_13616, tmp_29_6_13_fu_7475_p2, tmp_29_14_7_reg_15355, ap_port_reg_calo_14_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_7_reg_15355 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4532_pt2_V <= calo_7_hwPt_V_read_3_reg_13616;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_13_fu_7475_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4532_pt2_V <= ap_port_reg_calo_14_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4532_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4532_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, tmp_29_6_13_fu_7475_p2, tmp_29_14_7_reg_15355, ap_block_pp0_stage1, p_032_6_fu_7348_p3, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_7_reg_15355 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4532_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_6_13_fu_7475_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4532_ptscale_V <= p_032_6_fu_7348_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4532_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4542_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4542_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4542_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4542_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_7_s_reg_13283, tmp_29_7_fu_7547_p2, calo_track_drval_14_29_reg_15359, tmp_29_14_8_reg_15365, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_8_reg_15365 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4542_dr2 <= calo_track_drval_14_29_reg_15359;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_fu_7547_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4542_dr2 <= calo_track_drval_7_s_reg_13283;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4542_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4542_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_7_fu_7547_p2, tmp_29_14_8_reg_15365, ap_port_reg_track_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_8_reg_15365 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4542_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_fu_7547_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4542_pt1_V <= ap_port_reg_track_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4542_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4542_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_8_hwPt_V_read_3_reg_13597, tmp_29_7_fu_7547_p2, tmp_29_14_8_reg_15365, ap_port_reg_calo_0_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_8_reg_15365 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4542_pt2_V <= calo_8_hwPt_V_read_3_reg_13597;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_fu_7547_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4542_pt2_V <= ap_port_reg_calo_0_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4542_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4542_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, p_032_7_fu_7511_p3, tmp_29_7_fu_7547_p2, tmp_29_14_8_reg_15365, ap_block_pp0_stage1, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_8_reg_15365 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4542_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_fu_7547_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4542_ptscale_V <= p_032_7_fu_7511_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4542_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4552_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4552_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4552_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4552_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_7_15_reg_13289, tmp_29_7_1_fu_7553_p2, calo_track_drval_14_31_reg_15369, tmp_29_14_9_reg_15375, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_9_reg_15375 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4552_dr2 <= calo_track_drval_14_31_reg_15369;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_1_fu_7553_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4552_dr2 <= calo_track_drval_7_15_reg_13289;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4552_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4552_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_7_1_fu_7553_p2, tmp_29_14_9_reg_15375, ap_port_reg_track_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_9_reg_15375 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4552_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_1_fu_7553_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4552_pt1_V <= ap_port_reg_track_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4552_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4552_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_9_hwPt_V_read_3_reg_13578, tmp_29_7_1_fu_7553_p2, tmp_29_14_9_reg_15375, ap_port_reg_calo_1_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_9_reg_15375 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4552_pt2_V <= calo_9_hwPt_V_read_3_reg_13578;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_1_fu_7553_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4552_pt2_V <= ap_port_reg_calo_1_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4552_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4552_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, p_032_7_fu_7511_p3, tmp_29_7_1_fu_7553_p2, tmp_29_14_9_reg_15375, ap_block_pp0_stage1, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_9_reg_15375 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4552_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_1_fu_7553_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4552_ptscale_V <= p_032_7_fu_7511_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4552_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4562_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4562_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4562_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4562_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_7_17_reg_13295, tmp_29_7_2_fu_7559_p2, calo_track_drval_14_33_reg_15379, tmp_29_14_s_reg_15385, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_s_reg_15385 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4562_dr2 <= calo_track_drval_14_33_reg_15379;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_2_fu_7559_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4562_dr2 <= calo_track_drval_7_17_reg_13295;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4562_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4562_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_7_2_fu_7559_p2, tmp_29_14_s_reg_15385, ap_port_reg_track_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_s_reg_15385 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4562_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_2_fu_7559_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4562_pt1_V <= ap_port_reg_track_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4562_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4562_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_10_hwPt_V_read_3_reg_13559, tmp_29_7_2_fu_7559_p2, tmp_29_14_s_reg_15385, ap_port_reg_calo_2_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_s_reg_15385 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4562_pt2_V <= calo_10_hwPt_V_read_3_reg_13559;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_2_fu_7559_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4562_pt2_V <= ap_port_reg_calo_2_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4562_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4562_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, p_032_7_fu_7511_p3, tmp_29_7_2_fu_7559_p2, tmp_29_14_s_reg_15385, ap_block_pp0_stage1, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_s_reg_15385 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4562_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_2_fu_7559_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4562_ptscale_V <= p_032_7_fu_7511_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4562_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4572_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4572_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4572_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4572_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_7_19_reg_13301, tmp_29_7_3_fu_7565_p2, calo_track_drval_14_35_reg_15389, tmp_29_14_10_reg_15395, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_10_reg_15395 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4572_dr2 <= calo_track_drval_14_35_reg_15389;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_3_fu_7565_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4572_dr2 <= calo_track_drval_7_19_reg_13301;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4572_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4572_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_7_3_fu_7565_p2, tmp_29_14_10_reg_15395, ap_port_reg_track_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_10_reg_15395 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4572_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_3_fu_7565_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4572_pt1_V <= ap_port_reg_track_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4572_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4572_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_11_hwPt_V_read_3_reg_13540, tmp_29_7_3_fu_7565_p2, tmp_29_14_10_reg_15395, ap_port_reg_calo_3_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_10_reg_15395 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4572_pt2_V <= calo_11_hwPt_V_read_3_reg_13540;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_3_fu_7565_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4572_pt2_V <= ap_port_reg_calo_3_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4572_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4572_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, p_032_7_fu_7511_p3, tmp_29_7_3_fu_7565_p2, tmp_29_14_10_reg_15395, ap_block_pp0_stage1, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_10_reg_15395 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4572_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_3_fu_7565_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4572_ptscale_V <= p_032_7_fu_7511_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4572_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4582_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4582_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4582_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4582_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_7_21_reg_13307, tmp_29_7_4_fu_7571_p2, calo_track_drval_14_37_reg_15399, tmp_29_14_11_reg_15405, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_11_reg_15405 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4582_dr2 <= calo_track_drval_14_37_reg_15399;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_4_fu_7571_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4582_dr2 <= calo_track_drval_7_21_reg_13307;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4582_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4582_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_7_4_fu_7571_p2, tmp_29_14_11_reg_15405, ap_port_reg_track_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_11_reg_15405 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4582_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_4_fu_7571_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4582_pt1_V <= ap_port_reg_track_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4582_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4582_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_12_hwPt_V_read_3_reg_13521, tmp_29_7_4_fu_7571_p2, tmp_29_14_11_reg_15405, ap_port_reg_calo_4_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_11_reg_15405 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4582_pt2_V <= calo_12_hwPt_V_read_3_reg_13521;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_4_fu_7571_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4582_pt2_V <= ap_port_reg_calo_4_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4582_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4582_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, p_032_7_fu_7511_p3, tmp_29_7_4_fu_7571_p2, tmp_29_14_11_reg_15405, ap_block_pp0_stage1, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_11_reg_15405 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4582_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_4_fu_7571_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4582_ptscale_V <= p_032_7_fu_7511_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4582_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4592_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4592_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4592_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4592_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_7_23_reg_13313, tmp_29_7_5_fu_7577_p2, calo_track_drval_14_39_reg_15409, tmp_29_14_12_reg_15415, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_12_reg_15415 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4592_dr2 <= calo_track_drval_14_39_reg_15409;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_5_fu_7577_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4592_dr2 <= calo_track_drval_7_23_reg_13313;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4592_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4592_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_7_5_fu_7577_p2, tmp_29_14_12_reg_15415, ap_port_reg_track_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_12_reg_15415 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4592_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_5_fu_7577_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4592_pt1_V <= ap_port_reg_track_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4592_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4592_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_13_hwPt_V_read_3_reg_13502, tmp_29_7_5_fu_7577_p2, tmp_29_14_12_reg_15415, ap_port_reg_calo_5_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_12_reg_15415 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4592_pt2_V <= calo_13_hwPt_V_read_3_reg_13502;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_5_fu_7577_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4592_pt2_V <= ap_port_reg_calo_5_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4592_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4592_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, p_032_7_fu_7511_p3, tmp_29_7_5_fu_7577_p2, tmp_29_14_12_reg_15415, ap_block_pp0_stage1, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_12_reg_15415 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4592_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_5_fu_7577_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4592_ptscale_V <= p_032_7_fu_7511_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4592_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4602_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4602_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4602_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4602_dr2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_track_drval_7_25_reg_13319, tmp_29_7_6_fu_7583_p2, calo_track_drval_14_41_reg_15419, tmp_29_14_13_reg_15425, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_13_reg_15425 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4602_dr2 <= calo_track_drval_14_41_reg_15419;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_6_fu_7583_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4602_dr2 <= calo_track_drval_7_25_reg_13319;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4602_dr2 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4602_pt1_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, track_14_hwPt_V_rea_reg_13331, tmp_29_7_6_fu_7583_p2, tmp_29_14_13_reg_15425, ap_port_reg_track_7_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_13_reg_15425 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4602_pt1_V <= track_14_hwPt_V_rea_reg_13331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_6_fu_7583_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4602_pt1_V <= ap_port_reg_track_7_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4602_pt1_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4602_pt2_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, calo_14_hwPt_V_read_3_reg_13483, tmp_29_7_6_fu_7583_p2, tmp_29_14_13_reg_15425, ap_port_reg_calo_6_hwPt_V_read, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_13_reg_15425 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4602_pt2_V <= calo_14_hwPt_V_read_3_reg_13483;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_6_fu_7583_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4602_pt2_V <= ap_port_reg_calo_6_hwPt_V_read;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4602_pt2_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4602_ptscale_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, p_032_7_fu_7511_p3, tmp_29_7_6_fu_7583_p2, tmp_29_14_13_reg_15425, ap_block_pp0_stage1, p_032_13_fu_8798_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_29_14_13_reg_15425 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_dr2_plus_dpt_int_cap_fu_4602_ptscale_V <= p_032_13_fu_8798_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_29_7_6_fu_7583_p2 = ap_const_lv1_1))) then 
            grp_dr2_plus_dpt_int_cap_fu_4602_ptscale_V <= p_032_7_fu_7511_p3;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4602_ptscale_V <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_plus_dpt_int_cap_fu_4612_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_dr2_plus_dpt_int_cap_fu_4612_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_plus_dpt_int_cap_fu_4612_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp10_fu_7957_p2 <= "1" when (signed(tmp_759_fu_7947_p4) < signed(ap_const_lv7_1)) else "0";
    icmp11_fu_8104_p2 <= "1" when (signed(tmp_763_fu_8094_p4) < signed(ap_const_lv7_1)) else "0";
    icmp12_fu_8251_p2 <= "1" when (signed(tmp_767_fu_8241_p4) < signed(ap_const_lv7_1)) else "0";
    icmp13_fu_8398_p2 <= "1" when (signed(tmp_771_fu_8388_p4) < signed(ap_const_lv7_1)) else "0";
    icmp14_fu_8545_p2 <= "1" when (signed(tmp_775_fu_8535_p4) < signed(ap_const_lv7_1)) else "0";
    icmp1_fu_6527_p2 <= "1" when (signed(tmp_723_fu_6518_p4) < signed(ap_const_lv7_1)) else "0";
    icmp2_fu_6690_p2 <= "1" when (signed(tmp_727_fu_6681_p4) < signed(ap_const_lv7_1)) else "0";
    icmp3_fu_6853_p2 <= "1" when (signed(tmp_731_fu_6844_p4) < signed(ap_const_lv7_1)) else "0";
    icmp4_fu_7016_p2 <= "1" when (signed(tmp_735_fu_7007_p4) < signed(ap_const_lv7_1)) else "0";
    icmp5_fu_7179_p2 <= "1" when (signed(tmp_739_fu_7170_p4) < signed(ap_const_lv7_1)) else "0";
    icmp6_fu_7342_p2 <= "1" when (signed(tmp_743_fu_7333_p4) < signed(ap_const_lv7_1)) else "0";
    icmp7_fu_7505_p2 <= "1" when (signed(tmp_747_fu_7496_p4) < signed(ap_const_lv7_1)) else "0";
    icmp8_fu_7663_p2 <= "1" when (signed(tmp_751_fu_7653_p4) < signed(ap_const_lv7_1)) else "0";
    icmp9_fu_7810_p2 <= "1" when (signed(tmp_755_fu_7800_p4) < signed(ap_const_lv7_1)) else "0";
    icmp_fu_6310_p2 <= "1" when (signed(tmp_719_fu_6300_p4) < signed(ap_const_lv7_1)) else "0";
    p_032_10_fu_8732_p3 <= 
        p_dr2max_times_pterr2_q3 when (icmp11_reg_14789(0) = '1') else 
        ap_const_lv17_0;
    p_032_11_fu_8754_p3 <= 
        p_dr2max_times_pterr2_q4 when (icmp12_reg_14949(0) = '1') else 
        ap_const_lv17_0;
    p_032_12_fu_8776_p3 <= 
        p_dr2max_times_pterr2_q5 when (icmp13_reg_15109(0) = '1') else 
        ap_const_lv17_0;
    p_032_13_fu_8798_p3 <= 
        p_dr2max_times_pterr2_q6 when (icmp14_reg_15269(0) = '1') else 
        ap_const_lv17_0;
    p_032_1_fu_6533_p3 <= 
        p_dr2max_times_pterr2_q1 when (icmp1_fu_6527_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_2_fu_6696_p3 <= 
        p_dr2max_times_pterr2_q2 when (icmp2_fu_6690_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_3_fu_6859_p3 <= 
        p_dr2max_times_pterr2_q3 when (icmp3_fu_6853_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_4_fu_7022_p3 <= 
        p_dr2max_times_pterr2_q4 when (icmp4_fu_7016_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_5_fu_7185_p3 <= 
        p_dr2max_times_pterr2_q5 when (icmp5_fu_7179_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_6_fu_7348_p3 <= 
        p_dr2max_times_pterr2_q6 when (icmp6_fu_7342_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_7_fu_7511_p3 <= 
        p_dr2max_times_pterr2_q7 when (icmp7_fu_7505_p2(0) = '1') else 
        ap_const_lv17_0;
    p_032_8_fu_8666_p3 <= 
        p_dr2max_times_pterr2_q0 when (icmp8_reg_14309(0) = '1') else 
        ap_const_lv17_0;
    p_032_9_fu_8688_p3 <= 
        p_dr2max_times_pterr2_q1 when (icmp9_reg_14469(0) = '1') else 
        ap_const_lv17_0;
    p_032_s_fu_8710_p3 <= 
        p_dr2max_times_pterr2_q2 when (icmp10_reg_14629(0) = '1') else 
        ap_const_lv17_0;
    p_10_cast_fu_8131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_10_fu_8123_p3),16));
    p_10_fu_8123_p3 <= 
        ap_const_lv15_0 when (tmp_764_fu_8115_p3(0) = '1') else 
        tmp_762_fu_8090_p1;
    p_11_cast_fu_8278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_11_fu_8270_p3),16));
    p_11_fu_8270_p3 <= 
        ap_const_lv15_0 when (tmp_768_fu_8262_p3(0) = '1') else 
        tmp_766_fu_8237_p1;
    p_12_cast_fu_8425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_12_fu_8417_p3),16));
    p_12_fu_8417_p3 <= 
        ap_const_lv15_0 when (tmp_772_fu_8409_p3(0) = '1') else 
        tmp_770_fu_8384_p1;
    p_13_cast_fu_8572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_13_fu_8564_p3),16));
    p_13_fu_8564_p3 <= 
        ap_const_lv15_0 when (tmp_776_fu_8556_p3(0) = '1') else 
        tmp_774_fu_8531_p1;
    p_1_50_fu_6564_p3 <= 
        ap_const_lv15_0 when (tmp_724_fu_6556_p3(0) = '1') else 
        tmp_722_fu_6514_p1;
    p_1_cast_fu_6572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_1_50_fu_6564_p3),16));
    p_1_fu_6371_p3 <= 
        p_dr2max_times_pterr2_q0 when (icmp_reg_12608(0) = '1') else 
        ap_const_lv17_0;
    p_2_cast_fu_6735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_2_fu_6727_p3),16));
    p_2_fu_6727_p3 <= 
        ap_const_lv15_0 when (tmp_728_fu_6719_p3(0) = '1') else 
        tmp_726_fu_6677_p1;
    p_3_cast_fu_6898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_3_fu_6890_p3),16));
    p_3_fu_6890_p3 <= 
        ap_const_lv15_0 when (tmp_732_fu_6882_p3(0) = '1') else 
        tmp_730_fu_6840_p1;
    p_4_cast_fu_7061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_4_fu_7053_p3),16));
    p_4_fu_7053_p3 <= 
        ap_const_lv15_0 when (tmp_736_fu_7045_p3(0) = '1') else 
        tmp_734_fu_7003_p1;
    p_5_cast_fu_7224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_5_fu_7216_p3),16));
    p_5_fu_7216_p3 <= 
        ap_const_lv15_0 when (tmp_740_fu_7208_p3(0) = '1') else 
        tmp_738_fu_7166_p1;
    p_6_cast_fu_7387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_6_fu_7379_p3),16));
    p_6_fu_7379_p3 <= 
        ap_const_lv15_0 when (tmp_744_fu_7371_p3(0) = '1') else 
        tmp_742_fu_7329_p1;
    p_7_cast_fu_7543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_7_fu_7535_p3),16));
    p_7_fu_7535_p3 <= 
        ap_const_lv15_0 when (tmp_748_fu_7527_p3(0) = '1') else 
        tmp_746_fu_7492_p1;
    p_8_cast_fu_7690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_8_fu_7682_p3),16));
    p_8_fu_7682_p3 <= 
        ap_const_lv15_0 when (tmp_752_fu_7674_p3(0) = '1') else 
        tmp_750_fu_7649_p1;
    p_9_cast_fu_7837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_9_fu_7829_p3),16));
    p_9_fu_7829_p3 <= 
        ap_const_lv15_0 when (tmp_756_fu_7821_p3(0) = '1') else 
        tmp_754_fu_7796_p1;
    p_cast_52_fu_7984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_s_51_fu_7976_p3),16));
    p_cast_fu_6409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_s_fu_6401_p3),16));

    p_dr2max_times_pterr2_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_i_fu_6316_p1, tmp_i8_fu_7669_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_dr2max_times_pterr2_address0 <= tmp_i8_fu_7669_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_dr2max_times_pterr2_address0 <= tmp_i_fu_6316_p1(9 - 1 downto 0);
            else 
                p_dr2max_times_pterr2_address0 <= "XXXXXXXXX";
            end if;
        else 
            p_dr2max_times_pterr2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    p_dr2max_times_pterr2_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_i2_fu_6321_p1, tmp_i9_fu_7816_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_dr2max_times_pterr2_address1 <= tmp_i9_fu_7816_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_dr2max_times_pterr2_address1 <= tmp_i2_fu_6321_p1(9 - 1 downto 0);
            else 
                p_dr2max_times_pterr2_address1 <= "XXXXXXXXX";
            end if;
        else 
            p_dr2max_times_pterr2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    p_dr2max_times_pterr2_address2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_i7_fu_6326_p1, tmp_i10_fu_7963_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_dr2max_times_pterr2_address2 <= tmp_i10_fu_7963_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_dr2max_times_pterr2_address2 <= tmp_i7_fu_6326_p1(9 - 1 downto 0);
            else 
                p_dr2max_times_pterr2_address2 <= "XXXXXXXXX";
            end if;
        else 
            p_dr2max_times_pterr2_address2 <= "XXXXXXXXX";
        end if; 
    end process;


    p_dr2max_times_pterr2_address3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_i1_fu_6331_p1, tmp_i11_fu_8110_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_dr2max_times_pterr2_address3 <= tmp_i11_fu_8110_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_dr2max_times_pterr2_address3 <= tmp_i1_fu_6331_p1(9 - 1 downto 0);
            else 
                p_dr2max_times_pterr2_address3 <= "XXXXXXXXX";
            end if;
        else 
            p_dr2max_times_pterr2_address3 <= "XXXXXXXXX";
        end if; 
    end process;


    p_dr2max_times_pterr2_address4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_i3_fu_6336_p1, tmp_i12_fu_8257_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_dr2max_times_pterr2_address4 <= tmp_i12_fu_8257_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_dr2max_times_pterr2_address4 <= tmp_i3_fu_6336_p1(9 - 1 downto 0);
            else 
                p_dr2max_times_pterr2_address4 <= "XXXXXXXXX";
            end if;
        else 
            p_dr2max_times_pterr2_address4 <= "XXXXXXXXX";
        end if; 
    end process;


    p_dr2max_times_pterr2_address5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_i4_fu_6341_p1, tmp_i13_fu_8404_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_dr2max_times_pterr2_address5 <= tmp_i13_fu_8404_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_dr2max_times_pterr2_address5 <= tmp_i4_fu_6341_p1(9 - 1 downto 0);
            else 
                p_dr2max_times_pterr2_address5 <= "XXXXXXXXX";
            end if;
        else 
            p_dr2max_times_pterr2_address5 <= "XXXXXXXXX";
        end if; 
    end process;


    p_dr2max_times_pterr2_address6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_i5_fu_6346_p1, tmp_i14_fu_8551_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                p_dr2max_times_pterr2_address6 <= tmp_i14_fu_8551_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_dr2max_times_pterr2_address6 <= tmp_i5_fu_6346_p1(9 - 1 downto 0);
            else 
                p_dr2max_times_pterr2_address6 <= "XXXXXXXXX";
            end if;
        else 
            p_dr2max_times_pterr2_address6 <= "XXXXXXXXX";
        end if; 
    end process;

    p_dr2max_times_pterr2_address7 <= tmp_i6_fu_6351_p1(9 - 1 downto 0);

    p_dr2max_times_pterr2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_dr2max_times_pterr2_ce0 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_dr2max_times_pterr2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_dr2max_times_pterr2_ce1 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_dr2max_times_pterr2_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_dr2max_times_pterr2_ce2 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    p_dr2max_times_pterr2_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_dr2max_times_pterr2_ce3 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    p_dr2max_times_pterr2_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_dr2max_times_pterr2_ce4 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    p_dr2max_times_pterr2_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_dr2max_times_pterr2_ce5 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    p_dr2max_times_pterr2_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            p_dr2max_times_pterr2_ce6 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    p_dr2max_times_pterr2_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dr2max_times_pterr2_ce7 <= ap_const_logic_1;
        else 
            p_dr2max_times_pterr2_ce7 <= ap_const_logic_0;
        end if; 
    end process;

    p_s_51_fu_7976_p3 <= 
        ap_const_lv15_0 when (tmp_760_fu_7968_p3(0) = '1') else 
        tmp_758_fu_7943_p1;
    p_s_fu_6401_p3 <= 
        ap_const_lv15_0 when (tmp_720_fu_6393_p3(0) = '1') else 
        tmp_718_fu_6367_p1;
    tmp_29_0_10_fu_6479_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_0_11_fu_6485_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_0_12_fu_6491_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_0_13_fu_6497_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_0_1_fu_6419_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_0_2_fu_6425_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_0_3_fu_6431_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_0_4_fu_6437_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_0_5_fu_6443_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_0_6_fu_6449_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_0_7_fu_6455_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_0_8_fu_6461_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_0_9_fu_6467_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_0_s_fu_6473_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_10_10_fu_8054_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_10_11_fu_8060_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_10_12_fu_8066_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_10_13_fu_8072_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_10_1_fu_7994_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_10_2_fu_8000_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_10_3_fu_8006_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_10_4_fu_8012_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_10_5_fu_8018_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_10_6_fu_8024_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_10_7_fu_8030_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_10_8_fu_8036_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_10_9_fu_8042_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_10_fu_8135_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_10_s_fu_8048_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_11_10_fu_8201_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_11_11_fu_8207_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_11_12_fu_8213_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_11_13_fu_8219_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_11_1_fu_8141_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_11_2_fu_8147_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_11_3_fu_8153_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_11_4_fu_8159_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_11_5_fu_8165_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_11_6_fu_8171_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_11_7_fu_8177_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_11_8_fu_8183_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_11_9_fu_8189_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_11_fu_8282_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_11_s_fu_8195_p2 <= "1" when (signed(p_10_cast_fu_8131_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_12_10_fu_8348_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_12_11_fu_8354_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_12_12_fu_8360_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_12_13_fu_8366_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_12_1_fu_8288_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_12_2_fu_8294_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_12_3_fu_8300_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_12_4_fu_8306_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_12_5_fu_8312_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_12_6_fu_8318_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_12_7_fu_8324_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_12_8_fu_8330_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_12_9_fu_8336_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_12_fu_8429_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_12_s_fu_8342_p2 <= "1" when (signed(p_11_cast_fu_8278_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_13_10_fu_8495_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_13_11_fu_8501_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_13_12_fu_8507_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_13_13_fu_8513_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_13_1_fu_8435_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_13_2_fu_8441_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_13_3_fu_8447_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_13_4_fu_8453_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_13_5_fu_8459_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_13_6_fu_8465_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_13_7_fu_8471_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_13_8_fu_8477_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_13_9_fu_8483_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_13_fu_8576_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_13_s_fu_8489_p2 <= "1" when (signed(p_12_cast_fu_8425_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_14_10_fu_8642_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_14_11_fu_8648_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_14_12_fu_8654_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_14_13_fu_8660_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_14_1_fu_8582_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_14_2_fu_8588_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_14_3_fu_8594_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_14_4_fu_8600_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_14_5_fu_8606_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_14_6_fu_8612_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_14_7_fu_8618_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_14_8_fu_8624_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_14_9_fu_8630_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_14_s_fu_8636_p2 <= "1" when (signed(p_13_cast_fu_8572_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_1_10_fu_6642_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_1_11_fu_6648_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_1_12_fu_6654_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_1_13_fu_6660_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_1_1_fu_6582_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_1_2_fu_6588_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_1_3_fu_6594_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_1_4_fu_6600_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_1_5_fu_6606_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_1_6_fu_6612_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_1_7_fu_6618_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_1_8_fu_6624_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_1_9_fu_6630_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_1_fu_6576_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_1_s_fu_6636_p2 <= "1" when (signed(p_1_cast_fu_6572_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_2_10_fu_6805_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_2_11_fu_6811_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_2_12_fu_6817_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_2_13_fu_6823_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_2_1_fu_6745_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_2_2_fu_6751_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_2_3_fu_6757_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_2_4_fu_6763_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_2_5_fu_6769_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_2_6_fu_6775_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_2_7_fu_6781_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_2_8_fu_6787_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_2_9_fu_6793_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_2_fu_6739_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_2_s_fu_6799_p2 <= "1" when (signed(p_2_cast_fu_6735_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_3_10_fu_6968_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_3_11_fu_6974_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_3_12_fu_6980_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_3_13_fu_6986_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_3_1_fu_6908_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_3_2_fu_6914_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_3_3_fu_6920_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_3_4_fu_6926_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_3_5_fu_6932_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_3_6_fu_6938_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_3_7_fu_6944_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_3_8_fu_6950_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_3_9_fu_6956_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_3_fu_6902_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_3_s_fu_6962_p2 <= "1" when (signed(p_3_cast_fu_6898_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_4_10_fu_7131_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_4_11_fu_7137_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_4_12_fu_7143_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_4_13_fu_7149_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_4_1_fu_7071_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_4_2_fu_7077_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_4_3_fu_7083_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_4_4_fu_7089_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_4_5_fu_7095_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_4_6_fu_7101_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_4_7_fu_7107_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_4_8_fu_7113_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_4_9_fu_7119_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_4_fu_7065_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_4_s_fu_7125_p2 <= "1" when (signed(p_4_cast_fu_7061_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_5_10_fu_7294_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_5_11_fu_7300_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_5_12_fu_7306_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_5_13_fu_7312_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_5_1_fu_7234_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_5_2_fu_7240_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_5_3_fu_7246_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_5_4_fu_7252_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_5_5_fu_7258_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_5_6_fu_7264_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_5_7_fu_7270_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_5_8_fu_7276_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_5_9_fu_7282_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_5_fu_7228_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_5_s_fu_7288_p2 <= "1" when (signed(p_5_cast_fu_7224_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_6_10_fu_7457_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_6_11_fu_7463_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_6_12_fu_7469_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_6_13_fu_7475_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_6_1_fu_7397_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_6_2_fu_7403_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_6_3_fu_7409_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_6_4_fu_7415_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_6_5_fu_7421_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_6_6_fu_7427_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_6_7_fu_7433_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_6_8_fu_7439_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_6_9_fu_7445_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_6_fu_7391_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_6_s_fu_7451_p2 <= "1" when (signed(p_6_cast_fu_7387_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_7_10_fu_7613_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_7_11_fu_7619_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_7_12_fu_7625_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_7_13_fu_7631_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_7_1_fu_7553_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_7_2_fu_7559_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_7_3_fu_7565_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_7_4_fu_7571_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_7_5_fu_7577_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_7_6_fu_7583_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_7_7_fu_7589_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_7_8_fu_7595_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_7_9_fu_7601_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_7_fu_7547_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_7_s_fu_7607_p2 <= "1" when (signed(p_7_cast_fu_7543_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_8_10_fu_7760_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_8_11_fu_7766_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_8_12_fu_7772_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_8_13_fu_7778_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_8_1_fu_7700_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_8_2_fu_7706_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_8_3_fu_7712_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_8_4_fu_7718_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_8_5_fu_7724_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_8_6_fu_7730_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_8_7_fu_7736_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_8_8_fu_7742_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_8_9_fu_7748_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_8_fu_7694_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_8_s_fu_7754_p2 <= "1" when (signed(p_8_cast_fu_7690_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_9_10_fu_7907_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_11_hwPt_V_read)) else "0";
    tmp_29_9_11_fu_7913_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_12_hwPt_V_read)) else "0";
    tmp_29_9_12_fu_7919_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_13_hwPt_V_read)) else "0";
    tmp_29_9_13_fu_7925_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_14_hwPt_V_read)) else "0";
    tmp_29_9_1_fu_7847_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_1_hwPt_V_read)) else "0";
    tmp_29_9_2_fu_7853_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_2_hwPt_V_read)) else "0";
    tmp_29_9_3_fu_7859_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_3_hwPt_V_read)) else "0";
    tmp_29_9_4_fu_7865_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_4_hwPt_V_read)) else "0";
    tmp_29_9_5_fu_7871_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_5_hwPt_V_read)) else "0";
    tmp_29_9_6_fu_7877_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_6_hwPt_V_read)) else "0";
    tmp_29_9_7_fu_7883_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_7_hwPt_V_read)) else "0";
    tmp_29_9_8_fu_7889_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_8_hwPt_V_read)) else "0";
    tmp_29_9_9_fu_7895_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_9_hwPt_V_read)) else "0";
    tmp_29_9_fu_7841_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_29_9_s_fu_7901_p2 <= "1" when (signed(p_9_cast_fu_7837_p1) < signed(ap_port_reg_calo_10_hwPt_V_read)) else "0";
    tmp_29_s_fu_7988_p2 <= "1" when (signed(p_cast_52_fu_7984_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
    tmp_718_fu_6367_p1 <= caloPtMin_V_fu_6361_p2(15 - 1 downto 0);
    tmp_719_fu_6300_p1 <= track_0_hwPtErr_V_read;
    tmp_719_fu_6300_p4 <= tmp_719_fu_6300_p1(15 downto 9);
    tmp_720_fu_6393_p3 <= caloPtMin_V_fu_6361_p2(15 downto 15);
    tmp_721_fu_6503_p2 <= std_logic_vector(shift_left(unsigned(track_1_hwPtErr_V_r_reg_12253),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_722_fu_6514_p1 <= caloPtMin_V_1_fu_6508_p2(15 - 1 downto 0);
    tmp_723_fu_6518_p4 <= track_1_hwPtErr_V_r_reg_12253(15 downto 9);
    tmp_724_fu_6556_p3 <= caloPtMin_V_1_fu_6508_p2(15 downto 15);
    tmp_725_fu_6666_p2 <= std_logic_vector(shift_left(unsigned(track_2_hwPtErr_V_r_reg_12247),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_726_fu_6677_p1 <= caloPtMin_V_2_fu_6671_p2(15 - 1 downto 0);
    tmp_727_fu_6681_p4 <= track_2_hwPtErr_V_r_reg_12247(15 downto 9);
    tmp_728_fu_6719_p3 <= caloPtMin_V_2_fu_6671_p2(15 downto 15);
    tmp_729_fu_6829_p2 <= std_logic_vector(shift_left(unsigned(track_3_hwPtErr_V_r_reg_12241),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_730_fu_6840_p1 <= caloPtMin_V_3_fu_6834_p2(15 - 1 downto 0);
    tmp_731_fu_6844_p4 <= track_3_hwPtErr_V_r_reg_12241(15 downto 9);
    tmp_732_fu_6882_p3 <= caloPtMin_V_3_fu_6834_p2(15 downto 15);
    tmp_733_fu_6992_p2 <= std_logic_vector(shift_left(unsigned(track_4_hwPtErr_V_r_reg_12235),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_734_fu_7003_p1 <= caloPtMin_V_4_fu_6997_p2(15 - 1 downto 0);
    tmp_735_fu_7007_p4 <= track_4_hwPtErr_V_r_reg_12235(15 downto 9);
    tmp_736_fu_7045_p3 <= caloPtMin_V_4_fu_6997_p2(15 downto 15);
    tmp_737_fu_7155_p2 <= std_logic_vector(shift_left(unsigned(track_5_hwPtErr_V_r_reg_12229),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_738_fu_7166_p1 <= caloPtMin_V_5_fu_7160_p2(15 - 1 downto 0);
    tmp_739_fu_7170_p4 <= track_5_hwPtErr_V_r_reg_12229(15 downto 9);
    tmp_740_fu_7208_p3 <= caloPtMin_V_5_fu_7160_p2(15 downto 15);
    tmp_741_fu_7318_p2 <= std_logic_vector(shift_left(unsigned(track_6_hwPtErr_V_r_reg_12223),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_742_fu_7329_p1 <= caloPtMin_V_6_fu_7323_p2(15 - 1 downto 0);
    tmp_743_fu_7333_p4 <= track_6_hwPtErr_V_r_reg_12223(15 downto 9);
    tmp_744_fu_7371_p3 <= caloPtMin_V_6_fu_7323_p2(15 downto 15);
    tmp_745_fu_7481_p2 <= std_logic_vector(shift_left(unsigned(track_7_hwPtErr_V_r_reg_12217),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_746_fu_7492_p1 <= caloPtMin_V_7_fu_7486_p2(15 - 1 downto 0);
    tmp_747_fu_7496_p4 <= track_7_hwPtErr_V_r_reg_12217(15 downto 9);
    tmp_748_fu_7527_p3 <= caloPtMin_V_7_fu_7486_p2(15 downto 15);
    tmp_749_fu_7637_p0 <= ap_port_reg_track_8_hwPtErr_V_read;
    tmp_749_fu_7637_p2 <= std_logic_vector(shift_left(unsigned(tmp_749_fu_7637_p0),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_750_fu_7649_p1 <= caloPtMin_V_8_fu_7643_p2(15 - 1 downto 0);
    tmp_751_fu_7653_p1 <= ap_port_reg_track_8_hwPtErr_V_read;
    tmp_751_fu_7653_p4 <= tmp_751_fu_7653_p1(15 downto 9);
    tmp_752_fu_7674_p3 <= caloPtMin_V_8_fu_7643_p2(15 downto 15);
    tmp_753_fu_7784_p0 <= ap_port_reg_track_9_hwPtErr_V_read;
    tmp_753_fu_7784_p2 <= std_logic_vector(shift_left(unsigned(tmp_753_fu_7784_p0),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_754_fu_7796_p1 <= caloPtMin_V_9_fu_7790_p2(15 - 1 downto 0);
    tmp_755_fu_7800_p1 <= ap_port_reg_track_9_hwPtErr_V_read;
    tmp_755_fu_7800_p4 <= tmp_755_fu_7800_p1(15 downto 9);
    tmp_756_fu_7821_p3 <= caloPtMin_V_9_fu_7790_p2(15 downto 15);
    tmp_757_fu_7931_p0 <= ap_port_reg_track_10_hwPtErr_V_read;
    tmp_757_fu_7931_p2 <= std_logic_vector(shift_left(unsigned(tmp_757_fu_7931_p0),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_758_fu_7943_p1 <= caloPtMin_V_s_fu_7937_p2(15 - 1 downto 0);
    tmp_759_fu_7947_p1 <= ap_port_reg_track_10_hwPtErr_V_read;
    tmp_759_fu_7947_p4 <= tmp_759_fu_7947_p1(15 downto 9);
    tmp_760_fu_7968_p3 <= caloPtMin_V_s_fu_7937_p2(15 downto 15);
    tmp_761_fu_8078_p0 <= ap_port_reg_track_11_hwPtErr_V_read;
    tmp_761_fu_8078_p2 <= std_logic_vector(shift_left(unsigned(tmp_761_fu_8078_p0),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_762_fu_8090_p1 <= caloPtMin_V_10_fu_8084_p2(15 - 1 downto 0);
    tmp_763_fu_8094_p1 <= ap_port_reg_track_11_hwPtErr_V_read;
    tmp_763_fu_8094_p4 <= tmp_763_fu_8094_p1(15 downto 9);
    tmp_764_fu_8115_p3 <= caloPtMin_V_10_fu_8084_p2(15 downto 15);
    tmp_765_fu_8225_p0 <= ap_port_reg_track_12_hwPtErr_V_read;
    tmp_765_fu_8225_p2 <= std_logic_vector(shift_left(unsigned(tmp_765_fu_8225_p0),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_766_fu_8237_p1 <= caloPtMin_V_11_fu_8231_p2(15 - 1 downto 0);
    tmp_767_fu_8241_p1 <= ap_port_reg_track_12_hwPtErr_V_read;
    tmp_767_fu_8241_p4 <= tmp_767_fu_8241_p1(15 downto 9);
    tmp_768_fu_8262_p3 <= caloPtMin_V_11_fu_8231_p2(15 downto 15);
    tmp_769_fu_8372_p0 <= ap_port_reg_track_13_hwPtErr_V_read;
    tmp_769_fu_8372_p2 <= std_logic_vector(shift_left(unsigned(tmp_769_fu_8372_p0),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_770_fu_8384_p1 <= caloPtMin_V_12_fu_8378_p2(15 - 1 downto 0);
    tmp_771_fu_8388_p1 <= ap_port_reg_track_13_hwPtErr_V_read;
    tmp_771_fu_8388_p4 <= tmp_771_fu_8388_p1(15 downto 9);
    tmp_772_fu_8409_p3 <= caloPtMin_V_12_fu_8378_p2(15 downto 15);
    tmp_773_fu_8519_p0 <= ap_port_reg_track_14_hwPtErr_V_read;
    tmp_773_fu_8519_p2 <= std_logic_vector(shift_left(unsigned(tmp_773_fu_8519_p0),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_774_fu_8531_p1 <= caloPtMin_V_13_fu_8525_p2(15 - 1 downto 0);
    tmp_775_fu_8535_p1 <= ap_port_reg_track_14_hwPtErr_V_read;
    tmp_775_fu_8535_p4 <= tmp_775_fu_8535_p1(15 downto 9);
    tmp_776_fu_8556_p3 <= caloPtMin_V_13_fu_8525_p2(15 downto 15);
    tmp_fu_6356_p2 <= std_logic_vector(shift_left(unsigned(track_0_hwPtErr_V_r_reg_12259),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_i10_fu_7963_p0 <= ap_port_reg_track_10_hwPtErr_V_read;
        tmp_i10_fu_7963_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i10_fu_7963_p0),64));

    tmp_i11_fu_8110_p0 <= ap_port_reg_track_11_hwPtErr_V_read;
        tmp_i11_fu_8110_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i11_fu_8110_p0),64));

    tmp_i12_fu_8257_p0 <= ap_port_reg_track_12_hwPtErr_V_read;
        tmp_i12_fu_8257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i12_fu_8257_p0),64));

    tmp_i13_fu_8404_p0 <= ap_port_reg_track_13_hwPtErr_V_read;
        tmp_i13_fu_8404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i13_fu_8404_p0),64));

    tmp_i14_fu_8551_p0 <= ap_port_reg_track_14_hwPtErr_V_read;
        tmp_i14_fu_8551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i14_fu_8551_p0),64));

    tmp_i1_fu_6331_p0 <= track_3_hwPtErr_V_read;
        tmp_i1_fu_6331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i1_fu_6331_p0),64));

    tmp_i2_fu_6321_p0 <= track_1_hwPtErr_V_read;
        tmp_i2_fu_6321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i2_fu_6321_p0),64));

    tmp_i3_fu_6336_p0 <= track_4_hwPtErr_V_read;
        tmp_i3_fu_6336_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i3_fu_6336_p0),64));

    tmp_i4_fu_6341_p0 <= track_5_hwPtErr_V_read;
        tmp_i4_fu_6341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i4_fu_6341_p0),64));

    tmp_i5_fu_6346_p0 <= track_6_hwPtErr_V_read;
        tmp_i5_fu_6346_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i5_fu_6346_p0),64));

    tmp_i6_fu_6351_p0 <= track_7_hwPtErr_V_read;
        tmp_i6_fu_6351_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i6_fu_6351_p0),64));

    tmp_i7_fu_6326_p0 <= track_2_hwPtErr_V_read;
        tmp_i7_fu_6326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i7_fu_6326_p0),64));

    tmp_i8_fu_7669_p0 <= ap_port_reg_track_8_hwPtErr_V_read;
        tmp_i8_fu_7669_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i8_fu_7669_p0),64));

    tmp_i9_fu_7816_p0 <= ap_port_reg_track_9_hwPtErr_V_read;
        tmp_i9_fu_7816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i9_fu_7816_p0),64));

    tmp_i_fu_6316_p0 <= track_0_hwPtErr_V_read;
        tmp_i_fu_6316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_i_fu_6316_p0),64));

    tmp_s_fu_6413_p2 <= "1" when (signed(p_cast_fu_6409_p1) < signed(ap_port_reg_calo_0_hwPt_V_read)) else "0";
end behav;
