INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'dut_monitor' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'dut_monitor'...
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'dut_monitor' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'dut_monitor'...
Delivering associated files for 'dut_monitor'...
Generating implementation netlist for 'dut_monitor'...
INFO:sim - Pre-processing HDL files for 'dut_monitor'...
Running synthesis for 'dut_monitor'
Running ngcbuild...
Delivered 3 files into directory
/upb/scratch/users/w/waqas/styx/hw/ise/ipcore_dir/tmp/_cg/dut_monitor
INFO:sim - Running microblaze_mcs_gen_script.tcl
INFO:sim - Please source the "microblaze_mcs_setup.tcl" script in the Tcl
   Console to complete MicroBlaze MCS core generation
Writing VHO instantiation template for 'dut_monitor'...
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
Writing VHDL structural simulation model for 'dut_monitor'...
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
INFO:sim - Running microblaze_mcs_sim_script.tcl
INFO:sim - C_MICROBLAZE_INSTANCE = dut_monitor
INFO:sim - Netlist filename = ./_cg/dut_monitor.vhd
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_15.mem" for BRAM 15
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_14.mem" for BRAM 14
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_13.mem" for BRAM 13
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_12.mem" for BRAM 12
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_11.mem" for BRAM 11
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_10.mem" for BRAM 10
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_9.mem" for BRAM 9
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_8.mem" for BRAM 8
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_7.mem" for BRAM 7
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_6.mem" for BRAM 6
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_5.mem" for BRAM 5
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_4.mem" for BRAM 4
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_3.mem" for BRAM 3
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_2.mem" for BRAM 2
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_1.mem" for BRAM 1
INFO:sim - Setting INIT_FILE = "dut_monitor.lmb_bram_0.mem" for BRAM 0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'dut_monitor'...
Regenerating ISE project file for 'dut_monitor'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'dut_monitor'.
