

================================================================
== Vitis HLS Report for 'read_data_arbiter_512_s'
================================================================
* Date:           Tue Jul 19 06:13:03 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.877 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txApp2txEng_data_stream, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txApp2txEng_data_stream, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txApp2txEng_data_stream, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferReadDataStitched, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferReadDataStitched, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferReadDataStitched, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEng_isDDRbypass, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEng_isDDRbypass, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEng_isDDRbypass, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txApp2txEng_data_stream, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferReadDataStitched, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %txEng_isDDRbypass, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln1397 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1397]   --->   Operation 19 'specpipeline' 'specpipeline_ln1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tps_state_V_load = load i2 %tps_state_V"   --->   Operation 20 'load' 'tps_state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "%switch_ln1409 = switch i2 %tps_state_V_load, void %read_data_arbiter<512>.exit, i2 0, void, i2 1, void, i2 2, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1409]   --->   Operation 21 'switch' 'switch_ln1409' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_20_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txApp2txEng_data_stream, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 22 'nbreadreq' 'tmp_20_i' <Predicate = (tps_state_V_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1024> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln1443 = br i1 %tmp_20_i, void %read_data_arbiter<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1443]   --->   Operation 23 'br' 'br_ln1443' <Predicate = (tps_state_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.16ns)   --->   "%txApp2txEng_data_stream_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txApp2txEng_data_stream" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'read' 'txApp2txEng_data_stream_read' <Predicate = (tps_state_V_load == 2 & tmp_20_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1024> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_last_V_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txApp2txEng_data_stream_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'bitselect' 'tmp_last_V_6' <Predicate = (tps_state_V_load == 2 & tmp_20_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1450 = br i1 %tmp_last_V_6, void %read_data_arbiter<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1450]   --->   Operation 26 'br' 'br_ln1450' <Predicate = (tps_state_V_load == 2 & tmp_20_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.41ns)   --->   "%store_ln1452 = store i2 0, i2 %tps_state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1452]   --->   Operation 27 'store' 'store_ln1452' <Predicate = (tps_state_V_load == 2 & tmp_20_i & tmp_last_V_6)> <Delay = 0.41>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1453 = br void %read_data_arbiter<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1453]   --->   Operation 28 'br' 'br_ln1453' <Predicate = (tps_state_V_load == 2 & tmp_20_i & tmp_last_V_6)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_i_271 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txBufferReadDataStitched, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 29 'nbreadreq' 'tmp_i_271' <Predicate = (tps_state_V_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln1431 = br i1 %tmp_i_271, void %read_data_arbiter<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1431]   --->   Operation 30 'br' 'br_ln1431' <Predicate = (tps_state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.16ns)   --->   "%txBufferReadDataStitched_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txBufferReadDataStitched" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'txBufferReadDataStitched_read' <Predicate = (tps_state_V_load == 1 & tmp_i_271)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txBufferReadDataStitched_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'bitselect' 'tmp_last_V' <Predicate = (tps_state_V_load == 1 & tmp_i_271)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1435 = br i1 %tmp_last_V, void %read_data_arbiter<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1435]   --->   Operation 33 'br' 'br_ln1435' <Predicate = (tps_state_V_load == 1 & tmp_i_271)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.41ns)   --->   "%store_ln1437 = store i2 0, i2 %tps_state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1437]   --->   Operation 34 'store' 'store_ln1437' <Predicate = (tps_state_V_load == 1 & tmp_i_271 & tmp_last_V)> <Delay = 0.41>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1438 = br void %read_data_arbiter<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1438]   --->   Operation 35 'br' 'br_ln1438' <Predicate = (tps_state_V_load == 1 & tmp_i_271 & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %txEng_isDDRbypass, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 36 'nbreadreq' 'tmp_i' <Predicate = (tps_state_V_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1413 = br i1 %tmp_i, void %read_data_arbiter<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1413]   --->   Operation 37 'br' 'br_ln1413' <Predicate = (tps_state_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.16ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %txEng_isDDRbypass" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'read' 'tmp' <Predicate = (tps_state_V_load == 0 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1416 = br i1 %tmp, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1416]   --->   Operation 39 'br' 'br_ln1416' <Predicate = (tps_state_V_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.41ns)   --->   "%store_ln1422 = store i2 1, i2 %tps_state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1422]   --->   Operation 40 'store' 'store_ln1422' <Predicate = (tps_state_V_load == 0 & tmp_i & !tmp)> <Delay = 0.41>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %read_data_arbiter<512>.exit"   --->   Operation 41 'br' 'br_ln0' <Predicate = (tps_state_V_load == 0 & tmp_i & !tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.41ns)   --->   "%store_ln1418 = store i2 2, i2 %tps_state_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1418]   --->   Operation 42 'store' 'store_ln1418' <Predicate = (tps_state_V_load == 0 & tmp_i & tmp)> <Delay = 0.41>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1419 = br void %read_data_arbiter<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1419]   --->   Operation 43 'br' 'br_ln1419' <Predicate = (tps_state_V_load == 0 & tmp_i & tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 44 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer0, i1024 %txApp2txEng_data_stream_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'write' 'write_ln174' <Predicate = (tps_state_V_load == 2 & tmp_20_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer0, i1024 %txBufferReadDataStitched_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'write' 'write_ln174' <Predicate = (tps_state_V_load == 1 & tmp_i_271)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tps_state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txEng_isDDRbypass]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txBufferReadDataStitched]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txEng_tcpPkgBuffer0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txApp2txEng_data_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specinterface_ln0             (specinterface) [ 000]
specpipeline_ln1397           (specpipeline ) [ 000]
tps_state_V_load              (load         ) [ 011]
switch_ln1409                 (switch       ) [ 000]
tmp_20_i                      (nbreadreq    ) [ 011]
br_ln1443                     (br           ) [ 000]
txApp2txEng_data_stream_read  (read         ) [ 011]
tmp_last_V_6                  (bitselect    ) [ 010]
br_ln1450                     (br           ) [ 000]
store_ln1452                  (store        ) [ 000]
br_ln1453                     (br           ) [ 000]
tmp_i_271                     (nbreadreq    ) [ 011]
br_ln1431                     (br           ) [ 000]
txBufferReadDataStitched_read (read         ) [ 011]
tmp_last_V                    (bitselect    ) [ 010]
br_ln1435                     (br           ) [ 000]
store_ln1437                  (store        ) [ 000]
br_ln1438                     (br           ) [ 000]
tmp_i                         (nbreadreq    ) [ 010]
br_ln1413                     (br           ) [ 000]
tmp                           (read         ) [ 010]
br_ln1416                     (br           ) [ 000]
store_ln1422                  (store        ) [ 000]
br_ln0                        (br           ) [ 000]
store_ln1418                  (store        ) [ 000]
br_ln1419                     (br           ) [ 000]
write_ln174                   (write        ) [ 000]
write_ln174                   (write        ) [ 000]
ret_ln0                       (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tps_state_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tps_state_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="txEng_isDDRbypass">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_isDDRbypass"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="txBufferReadDataStitched">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txBufferReadDataStitched"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="txEng_tcpPkgBuffer0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpPkgBuffer0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="txApp2txEng_data_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2txEng_data_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_20_i_nbreadreq_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="1024" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_20_i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="txApp2txEng_data_stream_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1024" slack="0"/>
<pin id="52" dir="0" index="1" bw="1024" slack="0"/>
<pin id="53" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txApp2txEng_data_stream_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_i_271_nbreadreq_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1024" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_271/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="txBufferReadDataStitched_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1024" slack="0"/>
<pin id="66" dir="0" index="1" bw="1024" slack="0"/>
<pin id="67" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txBufferReadDataStitched_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_i_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="1024" slack="0"/>
<pin id="87" dir="0" index="2" bw="1024" slack="1"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="2" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1452/1 store_ln1437/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tps_state_V_load_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="0"/>
<pin id="99" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tps_state_V_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_last_V_6_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="1024" slack="0"/>
<pin id="104" dir="0" index="2" bw="11" slack="0"/>
<pin id="105" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V_6/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_last_V_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="1024" slack="0"/>
<pin id="112" dir="0" index="2" bw="11" slack="0"/>
<pin id="113" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln1422_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="2" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1422/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln1418_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="0" index="1" bw="2" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1418/1 "/>
</bind>
</comp>

<comp id="129" class="1005" name="tps_state_V_load_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="1"/>
<pin id="131" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tps_state_V_load "/>
</bind>
</comp>

<comp id="133" class="1005" name="tmp_20_i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20_i "/>
</bind>
</comp>

<comp id="137" class="1005" name="txApp2txEng_data_stream_read_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1024" slack="1"/>
<pin id="139" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="txApp2txEng_data_stream_read "/>
</bind>
</comp>

<comp id="145" class="1005" name="tmp_i_271_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_271 "/>
</bind>
</comp>

<comp id="149" class="1005" name="txBufferReadDataStitched_read_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1024" slack="1"/>
<pin id="151" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="txBufferReadDataStitched_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="28" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="20" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="54"><net_src comp="30" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="28" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="36" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="50" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="64" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="97" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="42" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="50" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="148"><net_src comp="56" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="64" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tps_state_V | {1 }
	Port: txEng_tcpPkgBuffer0 | {2 }
 - Input state : 
	Port: read_data_arbiter<512> : tps_state_V | {1 }
	Port: read_data_arbiter<512> : txEng_isDDRbypass | {1 }
	Port: read_data_arbiter<512> : txBufferReadDataStitched | {1 }
	Port: read_data_arbiter<512> : txApp2txEng_data_stream | {1 }
  - Chain level:
	State 1
		switch_ln1409 : 1
		br_ln1450 : 1
		br_ln1435 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|
| Operation|              Functional Unit             |
|----------|------------------------------------------|
|          |         tmp_20_i_nbreadreq_fu_42         |
| nbreadreq|         tmp_i_271_nbreadreq_fu_56        |
|          |           tmp_i_nbreadreq_fu_70          |
|----------|------------------------------------------|
|          |  txApp2txEng_data_stream_read_read_fu_50 |
|   read   | txBufferReadDataStitched_read_read_fu_64 |
|          |              tmp_read_fu_78              |
|----------|------------------------------------------|
|   write  |              grp_write_fu_84             |
|----------|------------------------------------------|
| bitselect|            tmp_last_V_6_fu_101           |
|          |             tmp_last_V_fu_109            |
|----------|------------------------------------------|
|   Total  |                                          |
|----------|------------------------------------------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|           tmp_20_i_reg_133          |    1   |
|          tmp_i_271_reg_145          |    1   |
|       tps_state_V_load_reg_129      |    2   |
| txApp2txEng_data_stream_read_reg_137|  1024  |
|txBufferReadDataStitched_read_reg_149|  1024  |
+-------------------------------------+--------+
|                Total                |  2052  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_84 |  p2  |   2  | 1024 |  2048  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  2048  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  2052  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  2052  |    9   |
+-----------+--------+--------+--------+
