xrun(64): 23.03-s007: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.03-s007: Started on Nov 01, 2024 at 18:58:03 CET
xrun
	./SRC/and2_include_netlists.v
	-access +rwc
	-64bit
	-gui
file: ./SRC/and2_include_netlists.v
	primitive worklib.sky130_fd_sc_hd__udp_dff$NSR:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_dff$NSR_pp$PG$N:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_dff$P:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_dff$P_pp$PG$N:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_dff$PR:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_dff$PR_pp$PG$N:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_dff$PS:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_dff$PS_pp$PG$N:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_dlatch$lP:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_dlatch$lP_pp$PG$N:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_dlatch$P:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_dlatch$P_pp$PG$N:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_dlatch$PR:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_dlatch$PR_pp$PG$N:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_mux_2to1:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_mux_2to1_N:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_mux_4to2:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_pwrgood$l_pp$G:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_pwrgood$l_pp$PG:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_pwrgood$l_pp$PG$S:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_pwrgood_pp$G:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_pwrgood_pp$P:v
		errors: 0, warnings: 0
	primitive worklib.sky130_fd_sc_hd__udp_pwrgood_pp$PG:v
		errors: 0, warnings: 0
	module worklib.sky130_ef_sc_hd__decap_12:v
		errors: 0, warnings: 0
	module worklib.sky130_ef_sc_hd__fill_4:v
		errors: 0, warnings: 0
	module worklib.sky130_ef_sc_hd__fill_8:v
		errors: 0, warnings: 0
	module worklib.sky130_ef_sc_hd__fill_12:v
		errors: 0, warnings: 0
	module worklib.sky130_ef_sc_hd__newfill_12:v
		errors: 0, warnings: 0
    output X   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,2407|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,2408|14): Implicit net port (A1_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,2409|14): Implicit net port (A2_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,2410|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,2411|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a2bb2o_1:v
		errors: 0, warnings: 5
    output X   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,2784|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,2785|14): Implicit net port (A1_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,2786|14): Implicit net port (A2_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,2787|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,2788|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a2bb2o_2:v
		errors: 0, warnings: 5
    output X   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3161|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3162|14): Implicit net port (A1_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3163|14): Implicit net port (A2_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3164|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3165|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a2bb2o_4:v
		errors: 0, warnings: 5
    output Y   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3538|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3539|14): Implicit net port (A1_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3540|14): Implicit net port (A2_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3541|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3542|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a2bb2oi_1:v
		errors: 0, warnings: 5
    output Y   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3915|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3916|14): Implicit net port (A1_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3917|14): Implicit net port (A2_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3918|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,3919|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a2bb2oi_2:v
		errors: 0, warnings: 5
    output Y   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,4292|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,4293|14): Implicit net port (A1_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,4294|14): Implicit net port (A2_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,4295|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,4296|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a2bb2oi_4:v
		errors: 0, warnings: 5
    output X   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,4649|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,4650|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,4651|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,4652|14): Implicit net port (B1_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a21bo_1:v
		errors: 0, warnings: 4
    output X   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,4996|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,4997|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,4998|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,4999|14): Implicit net port (B1_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a21bo_2:v
		errors: 0, warnings: 4
    output X   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,5343|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,5344|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,5345|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,5346|14): Implicit net port (B1_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a21bo_4:v
		errors: 0, warnings: 4
    output Y   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,5696|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,5697|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,5698|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,5699|14): Implicit net port (B1_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a21boi_0:v
		errors: 0, warnings: 4
    output Y   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,6051|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,6052|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,6053|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,6054|14): Implicit net port (B1_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a21boi_1:v
		errors: 0, warnings: 4
    output Y   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,6406|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,6407|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,6408|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,6409|14): Implicit net port (B1_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a21boi_2:v
		errors: 0, warnings: 4
    output Y   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,6761|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,6762|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,6763|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1_N;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,6764|14): Implicit net port (B1_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a21boi_4:v
		errors: 0, warnings: 4
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,7105|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,7106|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,7107|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,7108|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a21o_1:v
		errors: 0, warnings: 4
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,7447|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,7448|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,7449|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,7450|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a21o_2:v
		errors: 0, warnings: 4
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,7789|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,7790|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,7791|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,7792|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a21o_4:v
		errors: 0, warnings: 4
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,8131|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,8132|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,8133|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,8134|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a21oi_1:v
		errors: 0, warnings: 4
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,8473|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,8474|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,8475|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,8476|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a21oi_2:v
		errors: 0, warnings: 4
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,8815|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,8816|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,8817|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,8818|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a21oi_4:v
		errors: 0, warnings: 4
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9177|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9178|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9179|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9180|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9181|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a22o_1:v
		errors: 0, warnings: 5
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9549|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9550|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9551|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9552|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9553|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a22o_2:v
		errors: 0, warnings: 5
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9921|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9922|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9923|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9924|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,9925|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a22o_4:v
		errors: 0, warnings: 5
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,10293|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,10294|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,10295|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,10296|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,10297|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a22oi_1:v
		errors: 0, warnings: 5
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,10665|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,10666|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,10667|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,10668|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,10669|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a22oi_2:v
		errors: 0, warnings: 5
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11037|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11038|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11039|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11040|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11041|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a22oi_4:v
		errors: 0, warnings: 5
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11401|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11402|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11403|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11404|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11405|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a31o_1:v
		errors: 0, warnings: 5
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11761|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11762|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11763|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11764|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,11765|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a31o_2:v
		errors: 0, warnings: 5
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12121|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12122|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12123|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12124|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12125|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a31o_4:v
		errors: 0, warnings: 5
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12481|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12482|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12483|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12484|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12485|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a31oi_1:v
		errors: 0, warnings: 5
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12841|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12842|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12843|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12844|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,12845|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a31oi_2:v
		errors: 0, warnings: 5
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,13201|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,13202|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,13203|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,13204|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,13205|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a31oi_4:v
		errors: 0, warnings: 5
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,13592|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,13593|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,13594|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,13595|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,13596|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,13597|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a32o_1:v
		errors: 0, warnings: 6
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,13999|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14000|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14001|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14002|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14003|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14004|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a32o_2:v
		errors: 0, warnings: 6
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14406|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14407|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14408|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14409|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14410|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14411|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a32o_4:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14813|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14814|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14815|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14816|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14817|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,14818|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a32oi_1:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,15220|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,15221|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,15222|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,15223|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,15224|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,15225|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a32oi_2:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,15627|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,15628|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,15629|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,15630|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,15631|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,15632|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a32oi_4:v
		errors: 0, warnings: 6
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16019|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16020|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16021|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16022|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A4;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16023|12): Implicit net port (A4) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16024|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a41o_1:v
		errors: 0, warnings: 6
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16405|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16406|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16407|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16408|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A4;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16409|12): Implicit net port (A4) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16410|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a41o_2:v
		errors: 0, warnings: 6
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16791|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16792|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16793|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16794|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A4;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16795|12): Implicit net port (A4) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,16796|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a41o_4:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17177|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17178|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17179|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17180|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A4;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17181|12): Implicit net port (A4) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17182|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a41oi_1:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17563|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17564|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17565|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17566|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A4;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17567|12): Implicit net port (A4) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17568|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a41oi_2:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17949|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17950|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17951|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17952|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A4;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17953|12): Implicit net port (A4) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,17954|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a41oi_4:v
		errors: 0, warnings: 6
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,18317|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,18318|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,18319|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,18320|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,18321|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a211o_1:v
		errors: 0, warnings: 5
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,18673|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,18674|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,18675|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,18676|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,18677|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a211o_2:v
		errors: 0, warnings: 5
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19029|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19030|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19031|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19032|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19033|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a211o_4:v
		errors: 0, warnings: 5
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19385|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19386|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19387|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19388|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19389|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a211oi_1:v
		errors: 0, warnings: 5
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19741|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19742|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19743|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19744|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,19745|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a211oi_2:v
		errors: 0, warnings: 5
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20097|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20098|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20099|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20100|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20101|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a211oi_4:v
		errors: 0, warnings: 5
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20479|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20480|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20481|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20482|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20483|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20484|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a221o_1:v
		errors: 0, warnings: 6
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20877|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20878|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20879|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20880|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20881|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,20882|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a221o_2:v
		errors: 0, warnings: 6
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,21275|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,21276|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,21277|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,21278|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,21279|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,21280|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a221o_4:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,21673|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,21674|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,21675|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,21676|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,21677|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,21678|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a221oi_1:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22071|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22072|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22073|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22074|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22075|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22076|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a221oi_2:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22469|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22470|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22471|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22472|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22473|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22474|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a221oi_4:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22913|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22914|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22915|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22916|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22917|12): Implicit net port (B2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22918|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,22919|12): Implicit net port (C2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a222oi_1:v
		errors: 0, warnings: 7
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,23337|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,23338|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,23339|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,23340|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,23341|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,23342|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a311o_1:v
		errors: 0, warnings: 6
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,23719|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,23720|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,23721|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,23722|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,23723|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,23724|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a311o_2:v
		errors: 0, warnings: 6
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24101|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24102|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24103|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24104|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24105|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24106|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a311o_4:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24483|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24484|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24485|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24486|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24487|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24488|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a311oi_1:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24865|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24866|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24867|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24868|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24869|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,24870|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a311oi_2:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25247|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25248|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25249|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25250|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25251|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25252|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a311oi_4:v
		errors: 0, warnings: 6
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25623|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25624|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25625|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25626|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25627|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25628|12): Implicit net port (D1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a2111o_1:v
		errors: 0, warnings: 6
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25993|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25994|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25995|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25996|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25997|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,25998|12): Implicit net port (D1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a2111o_2:v
		errors: 0, warnings: 6
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,26363|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,26364|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,26365|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,26366|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,26367|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,26368|12): Implicit net port (D1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a2111o_4:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,26733|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,26734|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,26735|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,26736|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,26737|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,26738|12): Implicit net port (D1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a2111oi_0:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27103|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27104|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27105|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27106|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27107|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27108|12): Implicit net port (D1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a2111oi_1:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27473|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27474|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27475|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27476|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27477|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27478|12): Implicit net port (D1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a2111oi_2:v
		errors: 0, warnings: 6
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27843|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27844|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27845|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27846|12): Implicit net port (B1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27847|12): Implicit net port (C1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,27848|12): Implicit net port (D1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__a2111oi_4:v
		errors: 0, warnings: 6
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,28167|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,28168|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,28169|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and2_0:v
		errors: 0, warnings: 3
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,28477|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,28478|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,28479|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and2_1:v
		errors: 0, warnings: 3
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,28787|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,28788|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,28789|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and2_2:v
		errors: 0, warnings: 3
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,29097|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,29098|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,29099|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and2_4:v
		errors: 0, warnings: 3
    output X  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,29413|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,29414|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,29415|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and2b_1:v
		errors: 0, warnings: 3
    output X  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,29731|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,29732|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,29733|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and2b_2:v
		errors: 0, warnings: 3
    output X  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,30049|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,30050|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,30051|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and2b_4:v
		errors: 0, warnings: 3
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,30369|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,30370|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,30371|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,30372|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and3_1:v
		errors: 0, warnings: 4
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,30689|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,30690|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,30691|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,30692|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and3_2:v
		errors: 0, warnings: 4
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31009|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31010|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31011|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31012|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and3_4:v
		errors: 0, warnings: 4
    output X  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31335|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31336|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31337|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31338|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and3b_1:v
		errors: 0, warnings: 4
    output X  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31663|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31664|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31665|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31666|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and3b_2:v
		errors: 0, warnings: 4
    output X  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31991|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31992|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31993|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,31994|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and3b_4:v
		errors: 0, warnings: 4
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32321|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32322|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32323|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32324|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32325|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and4_1:v
		errors: 0, warnings: 5
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32651|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32652|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32653|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32654|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32655|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and4_2:v
		errors: 0, warnings: 5
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32981|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32982|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32983|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32984|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,32985|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and4_4:v
		errors: 0, warnings: 5
    output X  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33317|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33318|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33319|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33320|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33321|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and4b_1:v
		errors: 0, warnings: 5
    output X  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33655|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33656|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33657|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33658|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33659|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and4b_2:v
		errors: 0, warnings: 5
    output X  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33993|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33994|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33995|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33996|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,33997|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and4b_4:v
		errors: 0, warnings: 5
    output X  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,34331|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,34332|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,34333|13): Implicit net port (B_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,34334|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,34335|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and4bb_1:v
		errors: 0, warnings: 5
    output X  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,34669|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,34670|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,34671|13): Implicit net port (B_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,34672|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,34673|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and4bb_2:v
		errors: 0, warnings: 5
    output X  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,35007|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,35008|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,35009|13): Implicit net port (B_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,35010|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,35011|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__and4bb_4:v
		errors: 0, warnings: 5
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,35315|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,35316|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__buf_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,35615|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,35616|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__buf_2:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,35915|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,35916|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__buf_4:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,36215|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,36216|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__buf_6:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,36515|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,36516|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__buf_8:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,36815|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,36816|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__buf_12:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,37115|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,37116|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__buf_16:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,37415|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,37416|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__bufbuf_8:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,37715|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,37716|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__bufbuf_16:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,38015|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,38016|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__bufinv_8:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,38315|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,38316|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__bufinv_16:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,38615|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,38616|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkbuf_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,38915|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,38916|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkbuf_2:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,39215|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,39216|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkbuf_4:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,39515|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,39516|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkbuf_8:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,39815|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,39816|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkbuf_16:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,40120|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,40121|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkdlybuf4s15_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,40425|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,40426|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkdlybuf4s15_2:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,40730|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,40731|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkdlybuf4s18_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,41035|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,41036|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkdlybuf4s18_2:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,41340|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,41341|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkdlybuf4s25_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,41645|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,41646|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkdlybuf4s25_2:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,41950|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,41951|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkdlybuf4s50_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,42255|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,42256|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkdlybuf4s50_2:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,42555|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,42556|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkinv_1:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,42855|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,42856|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkinv_2:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,43155|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,43156|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkinv_4:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,43455|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,43456|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkinv_8:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,43755|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,43756|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkinv_16:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,44055|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,44056|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkinvlp_2:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,44355|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,44356|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__clkinvlp_4:v
		errors: 0, warnings: 2
    output HI;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,44651|12): Implicit net port (HI) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output LO;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,44652|12): Implicit net port (LO) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__conb_1:v
		errors: 0, warnings: 2
	module worklib.sky130_fd_sc_hd__decap_3:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__decap_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__decap_6:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__decap_8:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__decap_12:v
		errors: 0, warnings: 0
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,46207|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,46208|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,46209|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK_N  ;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,46210|15): Implicit net port (CLK_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SET_B  ;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,46211|15): Implicit net port (SET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,46212|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfbbn_1:v
		errors: 0, warnings: 6
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,46628|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,46629|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,46630|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK_N  ;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,46631|15): Implicit net port (CLK_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SET_B  ;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,46632|15): Implicit net port (SET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,46633|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfbbn_2:v
		errors: 0, warnings: 6
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47043|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47044|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47045|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47046|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SET_B  ;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47047|15): Implicit net port (SET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47048|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfbbp_1:v
		errors: 0, warnings: 6
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47428|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47429|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47430|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47431|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47432|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfrbp_1:v
		errors: 0, warnings: 5
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47800|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47801|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47802|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47803|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,47804|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfrbp_2:v
		errors: 0, warnings: 5
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,48172|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK_N  ;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,48173|15): Implicit net port (CLK_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,48174|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,48175|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfrtn_1:v
		errors: 0, warnings: 4
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,48532|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,48533|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,48534|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,48535|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfrtp_1:v
		errors: 0, warnings: 4
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,48890|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,48891|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,48892|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,48893|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfrtp_2:v
		errors: 0, warnings: 4
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49248|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49249|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49250|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49251|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfrtp_4:v
		errors: 0, warnings: 4
    output Q    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49618|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N  ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49619|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK  ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49620|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49621|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SET_B;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49622|15): Implicit net port (SET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfsbp_1:v
		errors: 0, warnings: 5
    output Q    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49992|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N  ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49993|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK  ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49994|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49995|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SET_B;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,49996|15): Implicit net port (SET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfsbp_2:v
		errors: 0, warnings: 5
    output Q    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,50354|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK  ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,50355|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,50356|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SET_B;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,50357|15): Implicit net port (SET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfstp_1:v
		errors: 0, warnings: 4
    output Q    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,50712|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK  ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,50713|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,50714|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SET_B;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,50715|15): Implicit net port (SET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfstp_2:v
		errors: 0, warnings: 4
    output Q    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,51070|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK  ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,51071|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,51072|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SET_B;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,51073|15): Implicit net port (SET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfstp_4:v
		errors: 0, warnings: 4
    output Q  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,51418|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,51419|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,51420|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,51421|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfxbp_1:v
		errors: 0, warnings: 4
    output Q  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,51758|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,51759|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,51760|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,51761|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfxbp_2:v
		errors: 0, warnings: 4
    output Q  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,52087|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,52088|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,52089|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfxtp_1:v
		errors: 0, warnings: 3
    output Q  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,52413|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,52414|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,52415|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfxtp_2:v
		errors: 0, warnings: 3
    output Q  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,52739|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,52740|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,52741|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dfxtp_4:v
		errors: 0, warnings: 3
    input DIODE;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,53010|14): Implicit net port (DIODE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__diode_2:v
		errors: 0, warnings: 1
    output GCLK;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,53320|14): Implicit net port (GCLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,53321|14): Implicit net port (GATE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,53322|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlclkp_1:v
		errors: 0, warnings: 3
    output GCLK;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,53652|14): Implicit net port (GCLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,53653|14): Implicit net port (GATE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,53654|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlclkp_2:v
		errors: 0, warnings: 3
    output GCLK;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,53984|14): Implicit net port (GCLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,53985|14): Implicit net port (GATE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,53986|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlclkp_4:v
		errors: 0, warnings: 3
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,54358|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,54359|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,54360|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,54361|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE_N ;
                |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,54362|16): Implicit net port (GATE_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlrbn_1:v
		errors: 0, warnings: 5
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,54751|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,54752|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,54753|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,54754|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE_N ;
                |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,54755|16): Implicit net port (GATE_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlrbn_2:v
		errors: 0, warnings: 5
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55138|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55139|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55140|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55141|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE   ;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55142|14): Implicit net port (GATE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlrbp_1:v
		errors: 0, warnings: 5
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55523|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N    ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55524|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55525|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55526|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE   ;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55527|14): Implicit net port (GATE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlrbp_2:v
		errors: 0, warnings: 5
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55896|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55897|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55898|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE_N ;
                |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,55899|16): Implicit net port (GATE_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlrtn_1:v
		errors: 0, warnings: 4
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,56266|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,56267|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,56268|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE_N ;
                |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,56269|16): Implicit net port (GATE_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlrtn_2:v
		errors: 0, warnings: 4
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,56636|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,56637|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,56638|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE_N ;
                |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,56639|16): Implicit net port (GATE_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlrtn_4:v
		errors: 0, warnings: 4
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,57005|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,57006|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,57007|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE   ;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,57008|14): Implicit net port (GATE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlrtp_1:v
		errors: 0, warnings: 4
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,57372|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,57373|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,57374|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE   ;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,57375|14): Implicit net port (GATE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlrtp_2:v
		errors: 0, warnings: 4
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,57739|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  RESET_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,57740|17): Implicit net port (RESET_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,57741|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE   ;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,57742|14): Implicit net port (GATE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlrtp_4:v
		errors: 0, warnings: 4
    output Q     ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,58096|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N   ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,58097|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D     ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,58098|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE_N;
                |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,58099|16): Implicit net port (GATE_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlxbn_1:v
		errors: 0, warnings: 4
    output Q     ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,58446|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N   ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,58447|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D     ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,58448|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE_N;
                |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,58449|16): Implicit net port (GATE_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlxbn_2:v
		errors: 0, warnings: 4
    output Q   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,58790|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,58791|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,58792|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,58793|14): Implicit net port (GATE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlxbp_1:v
		errors: 0, warnings: 4
    output Q     ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,59126|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D     ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,59127|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE_N;
                |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,59128|16): Implicit net port (GATE_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlxtn_1:v
		errors: 0, warnings: 3
    output Q     ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,59460|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D     ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,59461|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE_N;
                |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,59462|16): Implicit net port (GATE_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlxtn_2:v
		errors: 0, warnings: 3
    output Q     ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,59794|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D     ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,59795|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE_N;
                |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,59796|16): Implicit net port (GATE_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlxtn_4:v
		errors: 0, warnings: 3
    output Q   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,60122|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,60123|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  GATE;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,60124|14): Implicit net port (GATE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlxtp_1:v
		errors: 0, warnings: 3
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,60432|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,60433|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlygate4sd1_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,60732|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,60733|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlygate4sd2_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,61032|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,61033|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlygate4sd3_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,61337|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,61338|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlymetal6s2s_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,61642|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,61643|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlymetal6s4s_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,61947|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,61948|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__dlymetal6s6s_1:v
		errors: 0, warnings: 2
    output Z   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,62251|11): Implicit net port (Z) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,62252|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  TE_B;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,62253|14): Implicit net port (TE_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__ebufn_1:v
		errors: 0, warnings: 3
    output Z   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,62553|11): Implicit net port (Z) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,62554|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  TE_B;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,62555|14): Implicit net port (TE_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__ebufn_2:v
		errors: 0, warnings: 3
    output Z   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,62855|11): Implicit net port (Z) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,62856|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  TE_B;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,62857|14): Implicit net port (TE_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__ebufn_4:v
		errors: 0, warnings: 3
    output Z   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,63157|11): Implicit net port (Z) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,63158|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  TE_B;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,63159|14): Implicit net port (TE_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__ebufn_8:v
		errors: 0, warnings: 3
    output Q  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,63505|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output Q_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,63506|13): Implicit net port (Q_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,63507|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,63508|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  DE ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,63509|12): Implicit net port (DE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__edfxbp_1:v
		errors: 0, warnings: 5
    output Q  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,63865|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CLK;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,63866|13): Implicit net port (CLK) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,63867|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  DE ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,63868|12): Implicit net port (DE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__edfxtp_1:v
		errors: 0, warnings: 4
    output Z   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,64187|11): Implicit net port (Z) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,64188|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  TE_B;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,64189|14): Implicit net port (TE_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__einvn_0:v
		errors: 0, warnings: 3
    output Z   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,64489|11): Implicit net port (Z) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,64490|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  TE_B;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,64491|14): Implicit net port (TE_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__einvn_1:v
		errors: 0, warnings: 3
    output Z   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,64791|11): Implicit net port (Z) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,64792|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  TE_B;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,64793|14): Implicit net port (TE_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__einvn_2:v
		errors: 0, warnings: 3
    output Z   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,65093|11): Implicit net port (Z) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,65094|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  TE_B;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,65095|14): Implicit net port (TE_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__einvn_4:v
		errors: 0, warnings: 3
    output Z   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,65395|11): Implicit net port (Z) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,65396|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  TE_B;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,65397|14): Implicit net port (TE_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__einvn_8:v
		errors: 0, warnings: 3
    output Z ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,65697|11): Implicit net port (Z) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,65698|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  TE;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,65699|12): Implicit net port (TE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__einvp_1:v
		errors: 0, warnings: 3
    output Z ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,65999|11): Implicit net port (Z) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,66000|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  TE;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,66001|12): Implicit net port (TE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__einvp_2:v
		errors: 0, warnings: 3
    output Z ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,66301|11): Implicit net port (Z) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,66302|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  TE;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,66303|12): Implicit net port (TE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__einvp_4:v
		errors: 0, warnings: 3
    output Z ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,66603|11): Implicit net port (Z) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,66604|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  TE;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,66605|12): Implicit net port (TE) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__einvp_8:v
		errors: 0, warnings: 3
    output COUT;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,66988|14): Implicit net port (COUT) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output SUM ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,66989|13): Implicit net port (SUM) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,66990|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,66991|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CIN ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,66992|13): Implicit net port (CIN) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__fa_1:v
		errors: 0, warnings: 5
    output COUT;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,67410|14): Implicit net port (COUT) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output SUM ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,67411|13): Implicit net port (SUM) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,67412|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,67413|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CIN ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,67414|13): Implicit net port (CIN) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__fa_2:v
		errors: 0, warnings: 5
    output COUT;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,67832|14): Implicit net port (COUT) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output SUM ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,67833|13): Implicit net port (SUM) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,67834|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,67835|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CIN ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,67836|13): Implicit net port (CIN) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__fa_4:v
		errors: 0, warnings: 5
    output COUT;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,68236|14): Implicit net port (COUT) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output SUM ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,68237|13): Implicit net port (SUM) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,68238|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,68239|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CI  ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,68240|12): Implicit net port (CI) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__fah_1:v
		errors: 0, warnings: 5
    output COUT;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,68640|14): Implicit net port (COUT) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output SUM ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,68641|13): Implicit net port (SUM) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,68642|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,68643|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CIN ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,68644|13): Implicit net port (CIN) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__fahcin_1:v
		errors: 0, warnings: 5
    output COUT_N;
                |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,69040|16): Implicit net port (COUT_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output SUM   ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,69041|13): Implicit net port (SUM) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A     ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,69042|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B     ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,69043|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  CI    ;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,69044|12): Implicit net port (CI) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__fahcon_1:v
		errors: 0, warnings: 5
	module worklib.sky130_fd_sc_hd__fill_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__fill_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__fill_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__fill_8:v
		errors: 0, warnings: 0
    output COUT;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,70369|14): Implicit net port (COUT) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output SUM ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,70370|13): Implicit net port (SUM) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,70371|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,70372|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__ha_1:v
		errors: 0, warnings: 4
    output COUT;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,70711|14): Implicit net port (COUT) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output SUM ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,70712|13): Implicit net port (SUM) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,70713|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,70714|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__ha_2:v
		errors: 0, warnings: 4
    output COUT;
              |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,71053|14): Implicit net port (COUT) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    output SUM ;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,71054|13): Implicit net port (SUM) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,71055|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B   ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,71056|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__ha_4:v
		errors: 0, warnings: 4
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,71363|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,71364|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__inv_1:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,71663|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,71664|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__inv_2:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,71963|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,71964|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__inv_4:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,72263|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,72264|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__inv_6:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,72563|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,72564|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__inv_8:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,72863|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,72864|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__inv_12:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,73163|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,73164|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__inv_16:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,73468|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,73469|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_clkbufkapwr_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,73773|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,73774|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_clkbufkapwr_2:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,74078|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,74079|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_clkbufkapwr_4:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,74383|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,74384|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_clkbufkapwr_8:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,74688|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,74689|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_clkbufkapwr_16:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,74993|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,74994|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_clkinvkapwr_1:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,75298|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,75299|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_clkinvkapwr_2:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,75603|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,75604|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_clkinvkapwr_4:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,75908|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,75909|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_clkinvkapwr_8:v
		errors: 0, warnings: 2
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,76213|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,76214|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_clkinvkapwr_16:v
		errors: 0, warnings: 2
	module worklib.sky130_fd_sc_hd__lpflow_decapkapwr_3:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__lpflow_decapkapwr_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__lpflow_decapkapwr_6:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__lpflow_decapkapwr_8:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__lpflow_decapkapwr_12:v
		errors: 0, warnings: 0
    output X      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,77754|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,77755|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SLEEP_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,77756|17): Implicit net port (SLEEP_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_inputiso0n_1:v
		errors: 0, warnings: 3
    output X    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,78070|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,78071|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SLEEP;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,78072|15): Implicit net port (SLEEP) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_inputiso0p_1:v
		errors: 0, warnings: 3
    output X      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,78390|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,78391|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SLEEP_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,78392|17): Implicit net port (SLEEP_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_inputiso1n_1:v
		errors: 0, warnings: 3
    output X    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,78702|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,78703|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SLEEP;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,78704|15): Implicit net port (SLEEP) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_inputiso1p_1:v
		errors: 0, warnings: 3
    output Q      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,79015|11): Implicit net port (Q) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D      ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,79016|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SLEEP_B;
                 |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,79017|17): Implicit net port (SLEEP_B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_inputisolatch_1:v
		errors: 0, warnings: 3
    output X    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,79348|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SLEEP;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,79349|15): Implicit net port (SLEEP) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,79350|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_isobufsrc_1:v
		errors: 0, warnings: 3
    output X    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,79676|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SLEEP;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,79677|15): Implicit net port (SLEEP) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,79678|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_isobufsrc_2:v
		errors: 0, warnings: 3
    output X    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,80004|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SLEEP;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,80005|15): Implicit net port (SLEEP) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,80006|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_isobufsrc_4:v
		errors: 0, warnings: 3
    output X    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,80332|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SLEEP;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,80333|15): Implicit net port (SLEEP) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,80334|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_isobufsrc_8:v
		errors: 0, warnings: 3
    output X    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,80660|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SLEEP;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,80661|15): Implicit net port (SLEEP) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,80662|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_isobufsrc_16:v
		errors: 0, warnings: 3
    output X    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,81001|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  SLEEP;
               |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,81002|15): Implicit net port (SLEEP) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A    ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,81003|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_isobufsrckapwr_16:v
		errors: 0, warnings: 3
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,81317|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,81318|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,81623|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,81624|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,81929|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,81930|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,82234|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,82235|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,82536|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,82537|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,82837|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,82838|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2:v
		errors: 0, warnings: 2
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,83138|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,83139|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4:v
		errors: 0, warnings: 2
    output LO;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,83477|12): Implicit net port (LO) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__macro_sparecell:v
		errors: 0, warnings: 1
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,83822|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,83823|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,83824|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,83825|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__maj3_1:v
		errors: 0, warnings: 4
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,84172|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,84173|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,84174|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,84175|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__maj3_2:v
		errors: 0, warnings: 4
    output X;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,84522|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,84523|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,84524|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,84525|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__maj3_4:v
		errors: 0, warnings: 4
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,84858|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A0;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,84859|12): Implicit net port (A0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,84860|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  S ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,84861|11): Implicit net port (S) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__mux2_1:v
		errors: 0, warnings: 4
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,85188|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A0;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,85189|12): Implicit net port (A0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,85190|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  S ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,85191|11): Implicit net port (S) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__mux2_2:v
		errors: 0, warnings: 4
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,85518|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A0;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,85519|12): Implicit net port (A0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,85520|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  S ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,85521|11): Implicit net port (S) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__mux2_4:v
		errors: 0, warnings: 4
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,85848|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A0;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,85849|12): Implicit net port (A0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,85850|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  S ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,85851|11): Implicit net port (S) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__mux2_8:v
		errors: 0, warnings: 4
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,86178|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A0;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,86179|12): Implicit net port (A0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,86180|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  S ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,86181|11): Implicit net port (S) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__mux2i_1:v
		errors: 0, warnings: 4
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,86508|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A0;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,86509|12): Implicit net port (A0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,86510|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  S ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,86511|11): Implicit net port (S) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__mux2i_2:v
		errors: 0, warnings: 4
    output Y ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,86838|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A0;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,86839|12): Implicit net port (A0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,86840|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  S ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,86841|11): Implicit net port (S) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__mux2i_4:v
		errors: 0, warnings: 4
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87247|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A0;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87248|12): Implicit net port (A0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87249|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87250|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87251|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  S0;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87252|12): Implicit net port (S0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  S1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87253|12): Implicit net port (S1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__mux4_1:v
		errors: 0, warnings: 7
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87717|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A0;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87718|12): Implicit net port (A0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87719|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87720|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87721|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  S0;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87722|12): Implicit net port (S0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  S1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,87723|12): Implicit net port (S1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__mux4_2:v
		errors: 0, warnings: 7
    output X ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,88187|11): Implicit net port (X) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A0;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,88188|12): Implicit net port (A0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,88189|12): Implicit net port (A1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A2;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,88190|12): Implicit net port (A2) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A3;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,88191|12): Implicit net port (A3) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  S0;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,88192|12): Implicit net port (S0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  S1;
            |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,88193|12): Implicit net port (S1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__mux4_4:v
		errors: 0, warnings: 7
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,88563|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,88564|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,88565|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand2_1:v
		errors: 0, warnings: 3
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,88873|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,88874|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,88875|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand2_2:v
		errors: 0, warnings: 3
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,89183|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,89184|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,89185|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand2_4:v
		errors: 0, warnings: 3
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,89493|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,89494|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,89495|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand2_8:v
		errors: 0, warnings: 3
    output Y  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,89809|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,89810|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,89811|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand2b_1:v
		errors: 0, warnings: 3
    output Y  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,90127|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,90128|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,90129|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand2b_2:v
		errors: 0, warnings: 3
    output Y  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,90445|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,90446|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,90447|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand2b_4:v
		errors: 0, warnings: 3
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,90765|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,90766|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,90767|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,90768|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand3_1:v
		errors: 0, warnings: 4
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,91085|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,91086|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,91087|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,91088|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand3_2:v
		errors: 0, warnings: 4
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,91405|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,91406|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,91407|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,91408|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand3_4:v
		errors: 0, warnings: 4
    output Y  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,91731|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,91732|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,91733|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,91734|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand3b_1:v
		errors: 0, warnings: 4
    output Y  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,92059|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,92060|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,92061|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,92062|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand3b_2:v
		errors: 0, warnings: 4
    output Y  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,92387|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,92388|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,92389|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,92390|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand3b_4:v
		errors: 0, warnings: 4
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,92717|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,92718|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,92719|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,92720|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,92721|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand4_1:v
		errors: 0, warnings: 5
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93047|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93048|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93049|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93050|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93051|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand4_2:v
		errors: 0, warnings: 5
    output Y;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93377|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93378|11): Implicit net port (A) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93379|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93380|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93381|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand4_4:v
		errors: 0, warnings: 5
    output Y  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93713|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93714|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93715|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93716|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,93717|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand4b_1:v
		errors: 0, warnings: 5
    output Y  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,94051|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,94052|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,94053|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,94054|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,94055|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand4b_2:v
		errors: 0, warnings: 5
    output Y  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,94389|11): Implicit net port (Y) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  A_N;
             |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,94390|13): Implicit net port (A_N) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  B  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,94391|11): Implicit net port (B) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  C  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,94392|11): Implicit net port (C) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
    input  D  ;
           |
xmvlog: *W,NODNTW (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,94393|11): Implicit net port (D) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sky130_fd_sc_hd__nand4b_4:v
		errors: 0, warnings: 5
xmvlog: *W,MXWARN: Reached maximum warning limit for 'NODNTW'(1000).
	module worklib.sky130_fd_sc_hd__nand4bb_1:v
		errors: 0, warnings: 1
	module worklib.sky130_fd_sc_hd__nand4bb_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nand4bb_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor2_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor2_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor2_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor2_8:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor2b_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor2b_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor2b_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor3_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor3_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor3_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor3b_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor3b_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor3b_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor4_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor4_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor4_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor4b_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor4b_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor4b_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor4bb_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor4bb_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__nor4bb_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o2bb2a_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o2bb2a_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o2bb2a_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o2bb2ai_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o2bb2ai_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o2bb2ai_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o21a_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o21a_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o21a_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o21ai_0:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o21ai_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o21ai_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o21ai_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o21ba_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o21ba_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o21ba_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o21bai_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o21bai_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o21bai_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o22a_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o22a_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o22a_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o22ai_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o22ai_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o22ai_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o31a_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o31a_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o31a_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o31ai_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o31ai_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o31ai_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o32a_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o32a_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o32a_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o32ai_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o32ai_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o32ai_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o41a_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o41a_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o41a_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o41ai_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o41ai_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o41ai_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o211a_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o211a_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o211a_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o211ai_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o211ai_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o211ai_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o221a_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o221a_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o221a_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o221ai_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o221ai_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o221ai_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o311a_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o311a_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o311a_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o311ai_0:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o311ai_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o311ai_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o311ai_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o2111a_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o2111a_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o2111a_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o2111ai_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o2111ai_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__o2111ai_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or2_0:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or2_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or2_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or2_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or2b_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or2b_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or2b_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or3_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or3_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or3_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or3b_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or3b_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or3b_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or4_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or4_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or4_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or4b_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or4b_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or4b_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or4bb_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or4bb_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__or4bb_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__probe_p_8:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__probec_p_8:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfbbn_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfbbn_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfbbp_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfrbp_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfrbp_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfrtn_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfrtp_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfrtp_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfrtp_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfsbp_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfsbp_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfstp_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfstp_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfstp_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfxbp_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfxbp_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfxtp_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfxtp_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdfxtp_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdlclkp_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdlclkp_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sdlclkp_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sedfxbp_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sedfxbp_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sedfxtp_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sedfxtp_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__sedfxtp_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__tap_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__tap_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__tapvgnd2_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__tapvgnd_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__tapvpwrvgnd_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__xnor2_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__xnor2_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__xnor2_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__xnor3_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__xnor3_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__xnor3_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__xor2_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__xor2_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__xor2_4:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__xor3_1:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__xor3_2:v
		errors: 0, warnings: 0
	module worklib.sky130_fd_sc_hd__xor3_4:v
		errors: 0, warnings: 0
	module worklib.GPIO:v
		errors: 0, warnings: 0
	module worklib.const0:v
		errors: 0, warnings: 0
	module worklib.const1:v
		errors: 0, warnings: 0
	module worklib.mux_tree_tapbuf_size4:v
		errors: 0, warnings: 0
	module worklib.mux_tree_tapbuf_size2:v
		errors: 0, warnings: 0
	module worklib.mux_tree_tapbuf_size3:v
		errors: 0, warnings: 0
	module worklib.mux_tree_size60:v
		errors: 0, warnings: 0
	module worklib.mux_tree_size2:v
		errors: 0, warnings: 0
	module worklib.frac_lut6_mux:v
		errors: 0, warnings: 0
	module worklib.frac_lut6:v
		errors: 0, warnings: 0
	module worklib.direct_interc:v
		errors: 0, warnings: 0
	module worklib.mux_tree_tapbuf_size4_mem:v
		errors: 0, warnings: 0
	module worklib.mux_tree_tapbuf_size2_mem:v
		errors: 0, warnings: 0
	module worklib.mux_tree_tapbuf_size3_mem:v
		errors: 0, warnings: 0
	module worklib.mux_tree_size60_mem:v
		errors: 0, warnings: 0
	module worklib.mux_tree_size2_mem:v
		errors: 0, warnings: 0
	module worklib.frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem:v
		errors: 0, warnings: 0
	module worklib.GPIO_sky130_fd_sc_hd__dfrbp_1_mem:v
		errors: 0, warnings: 0
	module worklib.logical_tile_io_mode_physical__iopad:v
		errors: 0, warnings: 0
	module worklib.logical_tile_io_mode_io_:v
		errors: 0, warnings: 0
	module worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6:v
		errors: 0, warnings: 0
	module worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic:v
		errors: 0, warnings: 0
	module worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff:v
		errors: 0, warnings: 0
	module worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric:v
		errors: 0, warnings: 0
	module worklib.logical_tile_clb_mode_default__fle:v
		errors: 0, warnings: 0
	module worklib.logical_tile_clb_mode_clb_:v
		errors: 0, warnings: 0
	module worklib.grid_io_top:v
		errors: 0, warnings: 0
	module worklib.grid_io_right:v
		errors: 0, warnings: 0
	module worklib.grid_io_bottom:v
		errors: 0, warnings: 0
	module worklib.grid_io_left:v
		errors: 0, warnings: 0
	module worklib.grid_clb:v
		errors: 0, warnings: 0
	module worklib.sb_0__0_:v
		errors: 0, warnings: 0
	module worklib.sb_0__1_:v
		errors: 0, warnings: 0
	module worklib.sb_1__0_:v
		errors: 0, warnings: 0
	module worklib.sb_1__1_:v
		errors: 0, warnings: 0
	module worklib.cbx_1__0_:v
		errors: 0, warnings: 0
	module worklib.cbx_1__1_:v
		errors: 0, warnings: 0
	module worklib.cby_0__1_:v
		errors: 0, warnings: 0
	module worklib.cby_1__1_:v
		errors: 0, warnings: 0
	module worklib.fpga_top:v
		errors: 0, warnings: 0
	module worklib.and2:v
		errors: 0, warnings: 0
	module worklib.and2_autocheck_top_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_ (
	                                                     |
xmelab: *W,CUVWSP (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v,48|54): 1 output port was not connected:
xmelab: (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,137049): Q_N

	sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_ (
	                                                     |
xmelab: *W,CUVWSI (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v,48|54): 2 input ports were not connected:
xmelab: (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,137051): SCD
xmelab: (/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v,137052): SCE

	Top level design units:
		sky130_ef_sc_hd__decap_12
		sky130_ef_sc_hd__fill_4
		sky130_ef_sc_hd__fill_8
		sky130_ef_sc_hd__fill_12
		sky130_ef_sc_hd__newfill_12
		sky130_fd_sc_hd__a2bb2o_1
		sky130_fd_sc_hd__a2bb2o_2
		sky130_fd_sc_hd__a2bb2o_4
		sky130_fd_sc_hd__a2bb2oi_1
		sky130_fd_sc_hd__a2bb2oi_2
		sky130_fd_sc_hd__a2bb2oi_4
		sky130_fd_sc_hd__a21bo_1
		sky130_fd_sc_hd__a21bo_2
		sky130_fd_sc_hd__a21bo_4
		sky130_fd_sc_hd__a21boi_0
		sky130_fd_sc_hd__a21boi_1
		sky130_fd_sc_hd__a21boi_2
		sky130_fd_sc_hd__a21boi_4
		sky130_fd_sc_hd__a21o_1
		sky130_fd_sc_hd__a21o_2
		sky130_fd_sc_hd__a21o_4
		sky130_fd_sc_hd__a21oi_1
		sky130_fd_sc_hd__a21oi_2
		sky130_fd_sc_hd__a21oi_4
		sky130_fd_sc_hd__a22o_1
		sky130_fd_sc_hd__a22o_2
		sky130_fd_sc_hd__a22o_4
		sky130_fd_sc_hd__a22oi_1
		sky130_fd_sc_hd__a22oi_2
		sky130_fd_sc_hd__a22oi_4
		sky130_fd_sc_hd__a31o_1
		sky130_fd_sc_hd__a31o_2
		sky130_fd_sc_hd__a31o_4
		sky130_fd_sc_hd__a31oi_1
		sky130_fd_sc_hd__a31oi_2
		sky130_fd_sc_hd__a31oi_4
		sky130_fd_sc_hd__a32o_1
		sky130_fd_sc_hd__a32o_2
		sky130_fd_sc_hd__a32o_4
		sky130_fd_sc_hd__a32oi_1
		sky130_fd_sc_hd__a32oi_2
		sky130_fd_sc_hd__a32oi_4
		sky130_fd_sc_hd__a41o_1
		sky130_fd_sc_hd__a41o_2
		sky130_fd_sc_hd__a41o_4
		sky130_fd_sc_hd__a41oi_1
		sky130_fd_sc_hd__a41oi_2
		sky130_fd_sc_hd__a41oi_4
		sky130_fd_sc_hd__a211o_1
		sky130_fd_sc_hd__a211o_2
		sky130_fd_sc_hd__a211o_4
		sky130_fd_sc_hd__a211oi_1
		sky130_fd_sc_hd__a211oi_2
		sky130_fd_sc_hd__a211oi_4
		sky130_fd_sc_hd__a221o_1
		sky130_fd_sc_hd__a221o_2
		sky130_fd_sc_hd__a221o_4
		sky130_fd_sc_hd__a221oi_1
		sky130_fd_sc_hd__a221oi_2
		sky130_fd_sc_hd__a221oi_4
		sky130_fd_sc_hd__a222oi_1
		sky130_fd_sc_hd__a311o_1
		sky130_fd_sc_hd__a311o_2
		sky130_fd_sc_hd__a311o_4
		sky130_fd_sc_hd__a311oi_1
		sky130_fd_sc_hd__a311oi_2
		sky130_fd_sc_hd__a311oi_4
		sky130_fd_sc_hd__a2111o_1
		sky130_fd_sc_hd__a2111o_2
		sky130_fd_sc_hd__a2111o_4
		sky130_fd_sc_hd__a2111oi_0
		sky130_fd_sc_hd__a2111oi_1
		sky130_fd_sc_hd__a2111oi_2
		sky130_fd_sc_hd__a2111oi_4
		sky130_fd_sc_hd__and2_0
		sky130_fd_sc_hd__and2_1
		sky130_fd_sc_hd__and2_2
		sky130_fd_sc_hd__and2_4
		sky130_fd_sc_hd__and2b_1
		sky130_fd_sc_hd__and2b_2
		sky130_fd_sc_hd__and2b_4
		sky130_fd_sc_hd__and3_1
		sky130_fd_sc_hd__and3_2
		sky130_fd_sc_hd__and3_4
		sky130_fd_sc_hd__and3b_1
		sky130_fd_sc_hd__and3b_2
		sky130_fd_sc_hd__and3b_4
		sky130_fd_sc_hd__and4_1
		sky130_fd_sc_hd__and4_2
		sky130_fd_sc_hd__and4_4
		sky130_fd_sc_hd__and4b_1
		sky130_fd_sc_hd__and4b_2
		sky130_fd_sc_hd__and4b_4
		sky130_fd_sc_hd__and4bb_1
		sky130_fd_sc_hd__and4bb_2
		sky130_fd_sc_hd__and4bb_4
		sky130_fd_sc_hd__buf_1
		sky130_fd_sc_hd__buf_2
		sky130_fd_sc_hd__buf_6
		sky130_fd_sc_hd__buf_8
		sky130_fd_sc_hd__buf_12
		sky130_fd_sc_hd__buf_16
		sky130_fd_sc_hd__bufbuf_8
		sky130_fd_sc_hd__bufbuf_16
		sky130_fd_sc_hd__bufinv_8
		sky130_fd_sc_hd__bufinv_16
		sky130_fd_sc_hd__clkbuf_1
		sky130_fd_sc_hd__clkbuf_2
		sky130_fd_sc_hd__clkbuf_4
		sky130_fd_sc_hd__clkbuf_8
		sky130_fd_sc_hd__clkbuf_16
		sky130_fd_sc_hd__clkdlybuf4s15_1
		sky130_fd_sc_hd__clkdlybuf4s15_2
		sky130_fd_sc_hd__clkdlybuf4s18_1
		sky130_fd_sc_hd__clkdlybuf4s18_2
		sky130_fd_sc_hd__clkdlybuf4s25_1
		sky130_fd_sc_hd__clkdlybuf4s25_2
		sky130_fd_sc_hd__clkdlybuf4s50_1
		sky130_fd_sc_hd__clkdlybuf4s50_2
		sky130_fd_sc_hd__clkinv_1
		sky130_fd_sc_hd__clkinv_2
		sky130_fd_sc_hd__clkinv_4
		sky130_fd_sc_hd__clkinv_8
		sky130_fd_sc_hd__clkinv_16
		sky130_fd_sc_hd__clkinvlp_2
		sky130_fd_sc_hd__clkinvlp_4
		sky130_fd_sc_hd__decap_3
		sky130_fd_sc_hd__decap_4
		sky130_fd_sc_hd__decap_6
		sky130_fd_sc_hd__decap_8
		sky130_fd_sc_hd__decap_12
		sky130_fd_sc_hd__dfbbn_1
		sky130_fd_sc_hd__dfbbn_2
		sky130_fd_sc_hd__dfbbp_1
		sky130_fd_sc_hd__dfrbp_2
		sky130_fd_sc_hd__dfrtn_1
		sky130_fd_sc_hd__dfrtp_1
		sky130_fd_sc_hd__dfrtp_2
		sky130_fd_sc_hd__dfrtp_4
		sky130_fd_sc_hd__dfsbp_1
		sky130_fd_sc_hd__dfsbp_2
		sky130_fd_sc_hd__dfstp_1
		sky130_fd_sc_hd__dfstp_2
		sky130_fd_sc_hd__dfstp_4
		sky130_fd_sc_hd__dfxbp_1
		sky130_fd_sc_hd__dfxbp_2
		sky130_fd_sc_hd__dfxtp_1
		sky130_fd_sc_hd__dfxtp_2
		sky130_fd_sc_hd__dfxtp_4
		sky130_fd_sc_hd__diode_2
		sky130_fd_sc_hd__dlclkp_1
		sky130_fd_sc_hd__dlclkp_2
		sky130_fd_sc_hd__dlclkp_4
		sky130_fd_sc_hd__dlrbn_1
		sky130_fd_sc_hd__dlrbn_2
		sky130_fd_sc_hd__dlrbp_1
		sky130_fd_sc_hd__dlrbp_2
		sky130_fd_sc_hd__dlrtn_1
		sky130_fd_sc_hd__dlrtn_2
		sky130_fd_sc_hd__dlrtn_4
		sky130_fd_sc_hd__dlrtp_1
		sky130_fd_sc_hd__dlrtp_2
		sky130_fd_sc_hd__dlrtp_4
		sky130_fd_sc_hd__dlxbn_1
		sky130_fd_sc_hd__dlxbn_2
		sky130_fd_sc_hd__dlxbp_1
		sky130_fd_sc_hd__dlxtn_1
		sky130_fd_sc_hd__dlxtn_2
		sky130_fd_sc_hd__dlxtn_4
		sky130_fd_sc_hd__dlxtp_1
		sky130_fd_sc_hd__dlygate4sd1_1
		sky130_fd_sc_hd__dlygate4sd2_1
		sky130_fd_sc_hd__dlygate4sd3_1
		sky130_fd_sc_hd__dlymetal6s2s_1
		sky130_fd_sc_hd__dlymetal6s4s_1
		sky130_fd_sc_hd__dlymetal6s6s_1
		sky130_fd_sc_hd__ebufn_1
		sky130_fd_sc_hd__ebufn_2
		sky130_fd_sc_hd__ebufn_4
		sky130_fd_sc_hd__ebufn_8
		sky130_fd_sc_hd__edfxbp_1
		sky130_fd_sc_hd__edfxtp_1
		sky130_fd_sc_hd__einvn_1
		sky130_fd_sc_hd__einvn_2
		sky130_fd_sc_hd__einvn_4
		sky130_fd_sc_hd__einvn_8
		sky130_fd_sc_hd__einvp_2
		sky130_fd_sc_hd__einvp_4
		sky130_fd_sc_hd__einvp_8
		sky130_fd_sc_hd__fa_1
		sky130_fd_sc_hd__fa_2
		sky130_fd_sc_hd__fa_4
		sky130_fd_sc_hd__fah_1
		sky130_fd_sc_hd__fahcin_1
		sky130_fd_sc_hd__fahcon_1
		sky130_fd_sc_hd__fill_1
		sky130_fd_sc_hd__fill_2
		sky130_fd_sc_hd__fill_4
		sky130_fd_sc_hd__fill_8
		sky130_fd_sc_hd__ha_1
		sky130_fd_sc_hd__ha_2
		sky130_fd_sc_hd__ha_4
		sky130_fd_sc_hd__inv_6
		sky130_fd_sc_hd__inv_8
		sky130_fd_sc_hd__inv_12
		sky130_fd_sc_hd__inv_16
		sky130_fd_sc_hd__lpflow_clkbufkapwr_1
		sky130_fd_sc_hd__lpflow_clkbufkapwr_2
		sky130_fd_sc_hd__lpflow_clkbufkapwr_4
		sky130_fd_sc_hd__lpflow_clkbufkapwr_8
		sky130_fd_sc_hd__lpflow_clkbufkapwr_16
		sky130_fd_sc_hd__lpflow_clkinvkapwr_1
		sky130_fd_sc_hd__lpflow_clkinvkapwr_2
		sky130_fd_sc_hd__lpflow_clkinvkapwr_4
		sky130_fd_sc_hd__lpflow_clkinvkapwr_8
		sky130_fd_sc_hd__lpflow_clkinvkapwr_16
		sky130_fd_sc_hd__lpflow_decapkapwr_3
		sky130_fd_sc_hd__lpflow_decapkapwr_4
		sky130_fd_sc_hd__lpflow_decapkapwr_6
		sky130_fd_sc_hd__lpflow_decapkapwr_8
		sky130_fd_sc_hd__lpflow_decapkapwr_12
		sky130_fd_sc_hd__lpflow_inputiso0n_1
		sky130_fd_sc_hd__lpflow_inputiso0p_1
		sky130_fd_sc_hd__lpflow_inputiso1n_1
		sky130_fd_sc_hd__lpflow_inputiso1p_1
		sky130_fd_sc_hd__lpflow_inputisolatch_1
		sky130_fd_sc_hd__lpflow_isobufsrc_1
		sky130_fd_sc_hd__lpflow_isobufsrc_2
		sky130_fd_sc_hd__lpflow_isobufsrc_4
		sky130_fd_sc_hd__lpflow_isobufsrc_8
		sky130_fd_sc_hd__lpflow_isobufsrc_16
		sky130_fd_sc_hd__lpflow_isobufsrckapwr_16
		sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1
		sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2
		sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4
		sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4
		sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1
		sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2
		sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4
		sky130_fd_sc_hd__macro_sparecell
		sky130_fd_sc_hd__maj3_1
		sky130_fd_sc_hd__maj3_2
		sky130_fd_sc_hd__maj3_4
		sky130_fd_sc_hd__mux2_2
		sky130_fd_sc_hd__mux2_4
		sky130_fd_sc_hd__mux2_8
		sky130_fd_sc_hd__mux2i_1
		sky130_fd_sc_hd__mux2i_2
		sky130_fd_sc_hd__mux2i_4
		sky130_fd_sc_hd__mux4_1
		sky130_fd_sc_hd__mux4_2
		sky130_fd_sc_hd__mux4_4
		sky130_fd_sc_hd__nand2_1
		sky130_fd_sc_hd__nand2_4
		sky130_fd_sc_hd__nand2_8
		sky130_fd_sc_hd__nand2b_1
		sky130_fd_sc_hd__nand2b_2
		sky130_fd_sc_hd__nand2b_4
		sky130_fd_sc_hd__nand3_1
		sky130_fd_sc_hd__nand3_2
		sky130_fd_sc_hd__nand3_4
		sky130_fd_sc_hd__nand3b_1
		sky130_fd_sc_hd__nand3b_2
		sky130_fd_sc_hd__nand3b_4
		sky130_fd_sc_hd__nand4_1
		sky130_fd_sc_hd__nand4_2
		sky130_fd_sc_hd__nand4_4
		sky130_fd_sc_hd__nand4b_1
		sky130_fd_sc_hd__nand4b_2
		sky130_fd_sc_hd__nand4b_4
		sky130_fd_sc_hd__nand4bb_1
		sky130_fd_sc_hd__nand4bb_2
		sky130_fd_sc_hd__nand4bb_4
		sky130_fd_sc_hd__nor2_1
		sky130_fd_sc_hd__nor2_4
		sky130_fd_sc_hd__nor2_8
		sky130_fd_sc_hd__nor2b_1
		sky130_fd_sc_hd__nor2b_2
		sky130_fd_sc_hd__nor2b_4
		sky130_fd_sc_hd__nor3_1
		sky130_fd_sc_hd__nor3_2
		sky130_fd_sc_hd__nor3_4
		sky130_fd_sc_hd__nor3b_1
		sky130_fd_sc_hd__nor3b_2
		sky130_fd_sc_hd__nor3b_4
		sky130_fd_sc_hd__nor4_1
		sky130_fd_sc_hd__nor4_2
		sky130_fd_sc_hd__nor4_4
		sky130_fd_sc_hd__nor4b_1
		sky130_fd_sc_hd__nor4b_2
		sky130_fd_sc_hd__nor4b_4
		sky130_fd_sc_hd__nor4bb_1
		sky130_fd_sc_hd__nor4bb_2
		sky130_fd_sc_hd__nor4bb_4
		sky130_fd_sc_hd__o2bb2a_1
		sky130_fd_sc_hd__o2bb2a_2
		sky130_fd_sc_hd__o2bb2a_4
		sky130_fd_sc_hd__o2bb2ai_1
		sky130_fd_sc_hd__o2bb2ai_2
		sky130_fd_sc_hd__o2bb2ai_4
		sky130_fd_sc_hd__o21a_1
		sky130_fd_sc_hd__o21a_2
		sky130_fd_sc_hd__o21a_4
		sky130_fd_sc_hd__o21ai_0
		sky130_fd_sc_hd__o21ai_1
		sky130_fd_sc_hd__o21ai_2
		sky130_fd_sc_hd__o21ai_4
		sky130_fd_sc_hd__o21ba_1
		sky130_fd_sc_hd__o21ba_2
		sky130_fd_sc_hd__o21ba_4
		sky130_fd_sc_hd__o21bai_1
		sky130_fd_sc_hd__o21bai_2
		sky130_fd_sc_hd__o21bai_4
		sky130_fd_sc_hd__o22a_1
		sky130_fd_sc_hd__o22a_2
		sky130_fd_sc_hd__o22a_4
		sky130_fd_sc_hd__o22ai_1
		sky130_fd_sc_hd__o22ai_2
		sky130_fd_sc_hd__o22ai_4
		sky130_fd_sc_hd__o31a_1
		sky130_fd_sc_hd__o31a_2
		sky130_fd_sc_hd__o31a_4
		sky130_fd_sc_hd__o31ai_1
		sky130_fd_sc_hd__o31ai_2
		sky130_fd_sc_hd__o31ai_4
		sky130_fd_sc_hd__o32a_1
		sky130_fd_sc_hd__o32a_2
		sky130_fd_sc_hd__o32a_4
		sky130_fd_sc_hd__o32ai_1
		sky130_fd_sc_hd__o32ai_2
		sky130_fd_sc_hd__o32ai_4
		sky130_fd_sc_hd__o41a_1
		sky130_fd_sc_hd__o41a_2
		sky130_fd_sc_hd__o41a_4
		sky130_fd_sc_hd__o41ai_1
		sky130_fd_sc_hd__o41ai_2
		sky130_fd_sc_hd__o41ai_4
		sky130_fd_sc_hd__o211a_1
		sky130_fd_sc_hd__o211a_2
		sky130_fd_sc_hd__o211a_4
		sky130_fd_sc_hd__o211ai_1
		sky130_fd_sc_hd__o211ai_2
		sky130_fd_sc_hd__o211ai_4
		sky130_fd_sc_hd__o221a_1
		sky130_fd_sc_hd__o221a_2
		sky130_fd_sc_hd__o221a_4
		sky130_fd_sc_hd__o221ai_1
		sky130_fd_sc_hd__o221ai_2
		sky130_fd_sc_hd__o221ai_4
		sky130_fd_sc_hd__o311a_1
		sky130_fd_sc_hd__o311a_2
		sky130_fd_sc_hd__o311a_4
		sky130_fd_sc_hd__o311ai_0
		sky130_fd_sc_hd__o311ai_1
		sky130_fd_sc_hd__o311ai_2
		sky130_fd_sc_hd__o311ai_4
		sky130_fd_sc_hd__o2111a_1
		sky130_fd_sc_hd__o2111a_2
		sky130_fd_sc_hd__o2111a_4
		sky130_fd_sc_hd__o2111ai_1
		sky130_fd_sc_hd__o2111ai_2
		sky130_fd_sc_hd__o2111ai_4
		sky130_fd_sc_hd__or2_0
		sky130_fd_sc_hd__or2_2
		sky130_fd_sc_hd__or2_4
		sky130_fd_sc_hd__or2b_1
		sky130_fd_sc_hd__or2b_2
		sky130_fd_sc_hd__or2b_4
		sky130_fd_sc_hd__or3_1
		sky130_fd_sc_hd__or3_2
		sky130_fd_sc_hd__or3_4
		sky130_fd_sc_hd__or3b_1
		sky130_fd_sc_hd__or3b_2
		sky130_fd_sc_hd__or3b_4
		sky130_fd_sc_hd__or4_1
		sky130_fd_sc_hd__or4_2
		sky130_fd_sc_hd__or4_4
		sky130_fd_sc_hd__or4b_1
		sky130_fd_sc_hd__or4b_2
		sky130_fd_sc_hd__or4b_4
		sky130_fd_sc_hd__or4bb_1
		sky130_fd_sc_hd__or4bb_2
		sky130_fd_sc_hd__or4bb_4
		sky130_fd_sc_hd__probe_p_8
		sky130_fd_sc_hd__probec_p_8
		sky130_fd_sc_hd__sdfbbn_1
		sky130_fd_sc_hd__sdfbbn_2
		sky130_fd_sc_hd__sdfrbp_1
		sky130_fd_sc_hd__sdfrbp_2
		sky130_fd_sc_hd__sdfrtn_1
		sky130_fd_sc_hd__sdfrtp_1
		sky130_fd_sc_hd__sdfrtp_2
		sky130_fd_sc_hd__sdfrtp_4
		sky130_fd_sc_hd__sdfsbp_1
		sky130_fd_sc_hd__sdfsbp_2
		sky130_fd_sc_hd__sdfstp_1
		sky130_fd_sc_hd__sdfstp_2
		sky130_fd_sc_hd__sdfstp_4
		sky130_fd_sc_hd__sdfxbp_1
		sky130_fd_sc_hd__sdfxbp_2
		sky130_fd_sc_hd__sdfxtp_1
		sky130_fd_sc_hd__sdfxtp_2
		sky130_fd_sc_hd__sdfxtp_4
		sky130_fd_sc_hd__sdlclkp_1
		sky130_fd_sc_hd__sdlclkp_2
		sky130_fd_sc_hd__sdlclkp_4
		sky130_fd_sc_hd__sedfxbp_1
		sky130_fd_sc_hd__sedfxbp_2
		sky130_fd_sc_hd__sedfxtp_1
		sky130_fd_sc_hd__sedfxtp_2
		sky130_fd_sc_hd__sedfxtp_4
		sky130_fd_sc_hd__tap_1
		sky130_fd_sc_hd__tap_2
		sky130_fd_sc_hd__tapvgnd2_1
		sky130_fd_sc_hd__tapvgnd_1
		sky130_fd_sc_hd__tapvpwrvgnd_1
		sky130_fd_sc_hd__xnor2_1
		sky130_fd_sc_hd__xnor2_2
		sky130_fd_sc_hd__xnor2_4
		sky130_fd_sc_hd__xnor3_1
		sky130_fd_sc_hd__xnor3_2
		sky130_fd_sc_hd__xnor3_4
		sky130_fd_sc_hd__xor2_1
		sky130_fd_sc_hd__xor2_2
		sky130_fd_sc_hd__xor2_4
		sky130_fd_sc_hd__xor3_1
		sky130_fd_sc_hd__xor3_2
		sky130_fd_sc_hd__xor3_4
		const0
		and2_autocheck_top_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.and2:v <0x26eba44e>
			streams:   0, words:     0
		worklib.cby_1__1_:v <0x5c7803a5>
			streams:   0, words:     0
		worklib.cby_0__1_:v <0x38022338>
			streams:   0, words:     0
		worklib.cbx_1__1_:v <0x1a09e920>
			streams:   0, words:     0
		worklib.mux_tree_tapbuf_size4_mem:v <0x65b34aea>
			streams:   0, words:     0
		worklib.cbx_1__0_:v <0x1502fa60>
			streams:   0, words:     0
		worklib.sb_1__1_:v <0x57a0247c>
			streams:   0, words:     0
		worklib.sb_1__0_:v <0x332d48d0>
			streams:   0, words:     0
		worklib.sb_0__1_:v <0x0eb8def0>
			streams:   0, words:     0
		worklib.mux_tree_tapbuf_size2_mem:v <0x7b62201c>
			streams:   0, words:     0
		worklib.mux_tree_tapbuf_size3_mem:v <0x09b29893>
			streams:   0, words:     0
		worklib.sb_0__0_:v <0x6a35b25c>
			streams:   0, words:     0
		worklib.mux_tree_size60_mem:v <0x2dc2c1e2>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__sdfbbp_1:v <0x684917ad>
			streams:   1, words:   117
		worklib.direct_interc:v <0x680e00d8>
			streams:   0, words:     0
		worklib.mux_tree_size2_mem:v <0x0535eb63>
			streams:   0, words:     0
		worklib.const1:v <0x1b56a12f>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__dfrbp_1:v <0x0ec2bde2>
			streams:   0, words:     0
		worklib.frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem:v <0x14feda70>
			streams:   0, words:     0
		worklib.frac_lut6:v <0x0190af7a>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6:v <0x24b42b2b>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic:v <0x56d8d144>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric:v <0x459f6f7b>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle:v <0x20937509>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_clb_:v <0x7fcae22b>
			streams:   0, words:     0
		worklib.grid_clb:v <0x7b2922cb>
			streams:   0, words:     0
		worklib.direct_interc:v <0x7200b3bc>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__dfrbp_1:v <0x3067ff5d>
			streams:   0, words:     0
		worklib.GPIO_sky130_fd_sc_hd__dfrbp_1_mem:v <0x2c7d0b43>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__einvn_0:v <0x7e552ff4>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__einvp_1:v <0x298b4846>
			streams:   0, words:     0
		worklib.and2_autocheck_top_tb:v <0x47e539b9>
			streams:  43, words: 4191176
		worklib.const0:v <0x79677006>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__xor3_4:v <0x1c6eb4ef>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__xor3_2:v <0x1ca50619>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__xor3_1:v <0x2d266ff0>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__xor2_4:v <0x176731e7>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__xor2_2:v <0x0c331fed>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__xor2_1:v <0x596a50a1>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__xnor3_4:v <0x7aabcb4c>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__xnor3_2:v <0x7b3d021a>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__xnor3_1:v <0x12e38e6a>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__xnor2_4:v <0x235c9e00>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__xnor2_2:v <0x00470369>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__xnor2_1:v <0x4d94fe6f>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__sedfxtp_4:v <0x0ce34563>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sedfxtp_2:v <0x7d87817c>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sedfxtp_1:v <0x01988888>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sedfxbp_2:v <0x7770d8de>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sedfxbp_1:v <0x00eea2ee>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdlclkp_4:v <0x5cb4bca5>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdlclkp_2:v <0x6da3553f>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdlclkp_1:v <0x1c3d4929>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfxtp_4:v <0x1beedf3f>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfxtp_2:v <0x1fa5f750>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfxtp_1:v <0x192d089c>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfxbp_2:v <0x7d073a61>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfxbp_1:v <0x3f30775f>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfstp_4:v <0x575ba8d0>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfstp_2:v <0x57dc1d26>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfstp_1:v <0x7e8a2f06>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfsbp_2:v <0x3beddee1>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfsbp_1:v <0x24bd4e06>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfrtp_4:v <0x36857ddf>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfrtp_2:v <0x3602c829>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfrtp_1:v <0x1f54fa09>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfrtn_1:v <0x2d024a51>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfrbp_2:v <0x0c579fe6>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfrbp_1:v <0x13070f01>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfbbn_2:v <0x16e775b6>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__sdfbbn_1:v <0x0d3cfd57>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__o2111ai_4:v <0x4a2435a0>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o2111ai_2:v <0x314c64cb>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o2111ai_1:v <0x50a67fcc>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o2111a_4:v <0x0e515cb7>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o2111a_2:v <0x15b05a23>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o2111a_1:v <0x00b38120>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o311ai_4:v <0x1603f5b6>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o311ai_2:v <0x6c6ca16b>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o311ai_1:v <0x2410d06c>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o311ai_0:v <0x64f2b23c>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o311a_4:v <0x78573d0b>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o311a_2:v <0x25477a4e>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o311a_1:v <0x7e848285>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o221ai_4:v <0x18ccf793>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o221ai_2:v <0x31b45b51>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o221ai_1:v <0x65080d30>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o221a_4:v <0x7dfbe919>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o221a_2:v <0x2eadc1cf>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o221a_1:v <0x5ff58ded>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o211ai_4:v <0x553fe634>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o211ai_2:v <0x49e4208a>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o211ai_1:v <0x1f7a9b9c>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o211a_4:v <0x28e102ce>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o211a_2:v <0x2d7650d2>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o211a_1:v <0x06a81107>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o41ai_4:v <0x6c2d8986>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o41ai_2:v <0x61c706bb>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o41ai_1:v <0x3b6c7297>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o41a_4:v <0x7027ce62>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o41a_2:v <0x2f98850f>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o41a_1:v <0x5c19130b>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o32ai_4:v <0x7e63f5f5>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o32ai_2:v <0x76ab36e1>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o32ai_1:v <0x6a3c0f22>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o32a_4:v <0x509bf986>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o32a_2:v <0x08e86c55>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o32a_1:v <0x388f950e>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o31ai_4:v <0x084d17a9>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o31ai_2:v <0x09dbdeff>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o31ai_1:v <0x6005528f>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o31a_4:v <0x13da75d9>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o31a_2:v <0x1311c72f>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o31a_1:v <0x2292aec6>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o22ai_4:v <0x15494304>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o22ai_2:v <0x61067c15>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o22ai_1:v <0x2e6a38f4>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o22a_4:v <0x21a6f620>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o22a_2:v <0x5ed23ecf>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o22a_1:v <0x25c53143>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o21bai_4:v <0x004a1473>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o21bai_2:v <0x084d7de3>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o21bai_1:v <0x4c4ec92b>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o21ba_4:v <0x0693853b>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o21ba_2:v <0x59db021a>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o21ba_1:v <0x6a217238>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o21ai_4:v <0x13bd2689>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o21ai_2:v <0x4cf5a1a8>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o21ai_1:v <0x7f0fd18a>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o21ai_0:v <0x01046e1a>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o21a_4:v <0x6f4c3ef2>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o21a_2:v <0x7d785d44>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o21a_1:v <0x5d778444>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o2bb2ai_4:v <0x589999c5>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o2bb2ai_2:v <0x6ed8521d>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o2bb2ai_1:v <0x041e0763>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o2bb2a_4:v <0x6649b10a>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o2bb2a_2:v <0x79eeda65>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__o2bb2a_1:v <0x1b85ecf2>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__mux4_4:v <0x6deba554>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__mux4_2:v <0x3392b31b>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__mux4_1:v <0x580353c7>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__mux2i_4:v <0x318eaf8e>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__mux2i_2:v <0x6ec628af>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__mux2i_1:v <0x5d3c588d>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__mux2_8:v <0x6dc7a173>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__mux2_4:v <0x2a62073b>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__mux2_2:v <0x3856648d>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__maj3_4:v <0x6d4d22be>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__maj3_2:v <0x41455b5e>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__maj3_1:v <0x574167ae>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__lpflow_inputisolatch_1:v <0x31e23c75>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__ha_4:v <0x0d8cfb4a>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__ha_2:v <0x397a0550>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__ha_1:v <0x3bf22214>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__fahcon_1:v <0x37f4cc6f>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__fahcin_1:v <0x2680170e>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__fah_1:v <0x3dafde45>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__fa_4:v <0x0172d6b9>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__fa_2:v <0x521e863d>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__fa_1:v <0x12bd46a4>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__einvp_8:v <0x696d7959>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__einvp_4:v <0x4a9a7c14>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__einvp_2:v <0x073fcd00>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__einvn_8:v <0x4bffcd32>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__einvn_4:v <0x5dd08931>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__einvn_2:v <0x4a991882>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__einvn_1:v <0x74760b32>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__edfxtp_1:v <0x3ea88e12>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__edfxbp_1:v <0x02d9424e>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__ebufn_8:v <0x437cf15d>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__ebufn_4:v <0x5553b55e>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__ebufn_2:v <0x421a24ed>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__ebufn_1:v <0x7cf5375d>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__dlxtp_1:v <0x5fa2b518>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlxtn_4:v <0x053951ef>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlxtn_2:v <0x2826389d>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlxtn_1:v <0x665ad46d>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlxbp_1:v <0x55a71824>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlxbn_2:v <0x3ac2f11b>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlxbn_1:v <0x294593ec>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlrtp_4:v <0x7879f6da>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlrtp_2:v <0x0c80c8ab>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlrtp_1:v <0x1b44d4b3>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlrtn_4:v <0x346e3a13>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlrtn_2:v <0x673812c5>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlrtn_1:v <0x16605ee7>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlrbp_2:v <0x161038ee>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlrbp_1:v <0x674874cc>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlrbn_2:v <0x01e5d619>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlrbn_1:v <0x64a6097c>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlclkp_4:v <0x6f7e0182>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlclkp_2:v <0x6c346378>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dlclkp_1:v <0x1c77e297>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfxtp_4:v <0x61f43057>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfxtp_2:v <0x6463624b>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfxtp_1:v <0x4fbd239e>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfxbp_2:v <0x5a446290>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfxbp_1:v <0x14388e60>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfstp_4:v <0x4a53cafe>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfstp_2:v <0x32bb244c>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfstp_1:v <0x0ecf5315>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfsbp_2:v <0x4efecdd8>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfsbp_1:v <0x3e744c83>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfrtp_4:v <0x0537d014>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfrtp_2:v <0x7ddf3ea6>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfrtp_1:v <0x41ab49ff>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfrtn_1:v <0x3866c408>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfrbp_2:v <0x1cf658c4>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__dfbbp_1:v <0x709abd62>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfbbn_2:v <0x4f6e0181>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__dfbbn_1:v <0x2fade4ec>
			streams:   1, words:   117
		worklib.sky130_fd_sc_hd__a2111oi_4:v <0x5e8aeadb>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a2111oi_2:v <0x25e2bbb0>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a2111oi_1:v <0x4408a0b7>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a2111oi_0:v <0x3a158956>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a2111o_4:v <0x7a258456>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a2111o_2:v <0x61c482c2>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a2111o_1:v <0x74c759c1>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a311oi_4:v <0x2a34544b>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a311oi_2:v <0x505b0096>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a311oi_1:v <0x18277191>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a311o_4:v <0x0183bc8e>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a311o_2:v <0x5c93fbcb>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a311o_1:v <0x07500300>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a222oi_1:v <0x6cd0c042>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a221oi_4:v <0x1ccf7b91>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a221oi_2:v <0x35b7d753>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a221oi_1:v <0x610b8132>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a221o_4:v <0x118721c0>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a221o_2:v <0x42d10916>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a221o_1:v <0x33894534>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a211oi_4:v <0x3d4516f1>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a211oi_2:v <0x219ed04f>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a211oi_1:v <0x77006b59>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a211o_4:v <0x6061f54b>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a211o_2:v <0x65f6a757>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a211o_1:v <0x4e28e682>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a41oi_4:v <0x0c192a2f>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a41oi_2:v <0x01f3a512>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a41oi_1:v <0x5b58d13e>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a41o_4:v <0x1f9fc92e>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a41o_2:v <0x40208243>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a41o_1:v <0x33a11447>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a32oi_4:v <0x11750a02>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a32oi_2:v <0x19bdc916>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a32oi_1:v <0x052af0d5>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a32o_4:v <0x1b2d9fc2>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a32o_2:v <0x435e0a11>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a32o_1:v <0x7339f34a>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a31oi_4:v <0x5d7e422e>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a31oi_2:v <0x5ce88b78>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a31oi_1:v <0x35360708>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a31o_4:v <0x13565796>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a31o_2:v <0x139de560>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a31o_1:v <0x221e8c89>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a22oi_4:v <0x258c58cd>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a22oi_2:v <0x51c367dc>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a22oi_1:v <0x1eaf233d>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a22o_4:v <0x5c9168a7>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a22o_2:v <0x23e5a048>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a22o_1:v <0x58f2afc4>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a21oi_4:v <0x784e0093>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a21oi_2:v <0x270687b2>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a21oi_1:v <0x14fcf790>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a21o_4:v <0x73a5217f>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a21o_2:v <0x619142c9>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a21o_1:v <0x419e9bc9>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a21boi_4:v <0x3b3bb1b9>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a21boi_2:v <0x333cd829>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a21boi_1:v <0x773f6ce1>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a21boi_0:v <0x7deefd66>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a21bo_4:v <0x6404d986>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a21bo_2:v <0x3b4c5ea7>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a21bo_1:v <0x08b62e85>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a2bb2oi_4:v <0x3880d883>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a2bb2oi_2:v <0x0ec1135b>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a2bb2oi_1:v <0x64074625>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a2bb2o_4:v <0x3a08272f>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a2bb2o_2:v <0x25af4c40>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__a2bb2o_1:v <0x47c47ad7>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__mux2_1:v <0x3fc8e01e>
			streams:   0, words:     0
		worklib.sky130_fd_sc_hd__mux2_1:v <0x58a5be32>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                 13413     483
		UDPs:                     6326      23
		Primitives:              21157      13
		Timing outputs:          13583     365
		Registers:                1562     100
		Scalar wires:            72398       -
		Always blocks:               7       7
		Initial blocks:           4734    4734
		Cont. assignments:          93     359
		Pseudo assignments:          3       -
		Timing checks:           14358     112
		Delayed tcheck signals:   4725    1754
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.sky130_fd_sc_hd__udp_dff$NSR:v
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /eda/cadence/2023-24/RHELx86/XCELIUM_23.03.007/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm and2_autocheck_top_tb.c_benchmark[0] and2_autocheck_top_tb.c_fpga[0]
Created probe 1
xcelium> run
Simulation start

Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14593311 PS,  : 14593784 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14593784 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14593784 PS,  : 14594257 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594257 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14594257 PS,  : 14594730 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14594730 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14594730 PS,  : 14595203 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595203 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14595203 PS,  : 14595676 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14595676 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14595676 PS,  : 14596149 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596149 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14596149 PS,  : 14596622 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14596622 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14596622 PS,  : 14597095 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597095 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14597095 PS,  : 14597568 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14597568 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14597568 PS,  : 14598041 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598041 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598041 PS,  : 14598514 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598514 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14598514 PS,  : 14598987 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14598987 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14598987 PS,  : 14599460 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599460 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14599460 PS,  : 14599933 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14599933 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14599933 PS,  : 14600406 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600406 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14600406 PS,  : 14600879 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14600879 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14600879 PS,  : 14601352 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601352 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14601352 PS,  : 14601825 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14601825 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14601825 PS,  : 14602298 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602298 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14602298 PS,  : 14602771 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14602771 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14602771 PS,  : 14603244 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603244 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14603244 PS,  : 14603717 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14603717 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14603717 PS,  : 14604190 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604190 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14604190 PS,  : 14604663 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14604663 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14604663 PS,  : 14605136 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605136 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14605136 PS,  : 14605609 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14605609 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14605609 PS,  : 14606082 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606082 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14606082 PS,  : 14606555 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14606555 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14606555 PS,  : 14607028 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607028 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607028 PS,  : 14607501 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607501 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14607501 PS,  : 14607974 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14607974 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14607974 PS,  : 14608447 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608447 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14608447 PS,  : 14608920 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14608920 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14608920 PS,  : 14609393 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609393 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14609393 PS,  : 14609866 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14609866 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14609866 PS,  : 14610339 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610339 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14610339 PS,  : 14610812 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14610812 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14610812 PS,  : 14611285 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611285 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14611285 PS,  : 14611758 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14611758 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14611758 PS,  : 14612231 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612231 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14612231 PS,  : 14612704 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14612704 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( negedge CLK &&& condb:14612704 PS,  : 14613177 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137126
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613177 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS


Warning!  Timing violation
           $width( posedge CLK &&& condb:14613177 PS,  : 14613650 PS,  1.000 : 1 NS );
            File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_fd_sc_hd.v, line = 137127
           Scope: and2_autocheck_top_tb.FPGA_DUT.grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfbbp_1_0_
            Time: 14613650 PS

Simulation Succeed
Simulation complete via $finish(1) at time 14614 NS + 0
./SRC/and2_autocheck_top_tb.v:28628 	$finish;
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	23.03-s007: Exiting on Nov 01, 2024 at 18:59:18 CET  (total: 00:01:15)
