
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.53

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.08 source latency first_write_done$_SDFFE_PN0P_/CK ^
  -0.08 target latency tx_data[2]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: state[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.32    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.72    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_0__f_clk/A (CLKBUF_X3)
     9   13.92    0.01    0.04    0.08 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
                                         clknet_3_0__leaf_clk (net)
                  0.01    0.00    0.08 ^ state[3]$_DFF_P_/CK (DFF_X1)
     3    4.82    0.01    0.10    0.18 ^ state[3]$_DFF_P_/Q (DFF_X1)
                                         state[3] (net)
                  0.01    0.00    0.18 ^ _401_/A2 (NOR2_X1)
     1    1.59    0.01    0.01    0.19 v _401_/ZN (NOR2_X1)
                                         _098_ (net)
                  0.01    0.00    0.19 v _402_/A3 (NAND3_X1)
     1    1.33    0.01    0.02    0.21 ^ _402_/ZN (NAND3_X1)
                                         _001_ (net)
                  0.01    0.00    0.21 ^ state[0]$_DFF_P_/D (DFF_X1)
                                  0.21   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.32    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.72    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_0__f_clk/A (CLKBUF_X3)
     9   13.92    0.01    0.04    0.08 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
                                         clknet_3_0__leaf_clk (net)
                  0.01    0.00    0.08 ^ state[0]$_DFF_P_/CK (DFF_X1)
                          0.00    0.08   clock reconvergence pessimism
                          0.01    0.09   library hold time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.21   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: state[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: router_out_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.32    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.72    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_2__f_clk/A (CLKBUF_X3)
    12   15.25    0.02    0.04    0.08 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_clk (net)
                  0.02    0.00    0.08 ^ state[1]$_DFF_P_/CK (DFF_X1)
     1    3.03    0.01    0.09    0.17 v state[1]$_DFF_P_/Q (DFF_X1)
                                         state[1] (net)
                  0.01    0.00    0.17 v _382_/A (BUF_X4)
     9   19.67    0.01    0.03    0.20 v _382_/Z (BUF_X4)
                                         _081_ (net)
                  0.01    0.00    0.20 v _676_/A1 (OR2_X1)
     1    1.46    0.01    0.04    0.24 v _676_/ZN (OR2_X1)
                                         net166 (net)
                  0.01    0.00    0.24 v output166/A (BUF_X1)
     1    0.21    0.00    0.02    0.27 v output166/Z (BUF_X1)
                                         router_out_ready (net)
                  0.00    0.00    0.27 v router_out_ready (out)
                                  0.27   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: state[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: router_out_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    5.32    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   18.72    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_2__f_clk/A (CLKBUF_X3)
    12   15.25    0.02    0.04    0.08 ^ clkbuf_3_2__f_clk/Z (CLKBUF_X3)
                                         clknet_3_2__leaf_clk (net)
                  0.02    0.00    0.08 ^ state[1]$_DFF_P_/CK (DFF_X1)
     1    3.03    0.01    0.09    0.17 v state[1]$_DFF_P_/Q (DFF_X1)
                                         state[1] (net)
                  0.01    0.00    0.17 v _382_/A (BUF_X4)
     9   19.67    0.01    0.03    0.20 v _382_/Z (BUF_X4)
                                         _081_ (net)
                  0.01    0.00    0.20 v _676_/A1 (OR2_X1)
     1    1.46    0.01    0.04    0.24 v _676_/ZN (OR2_X1)
                                         net166 (net)
                  0.01    0.00    0.24 v output166/A (BUF_X1)
     1    0.21    0.00    0.02    0.27 v output166/Z (BUF_X1)
                                         router_out_ready (net)
                  0.00    0.00    0.27 v router_out_ready (out)
                                  0.27   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.1576804369688034

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7942

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
12.185190200805664

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8824

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: is_write_op$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[29]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ is_write_op$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.21 ^ is_write_op$_SDFFE_PN0P_/Q (DFF_X2)
   0.05    0.26 ^ _397_/ZN (AND3_X1)
   0.05    0.31 ^ _491_/Z (MUX2_X1)
   0.03    0.34 v _492_/ZN (NAND2_X4)
   0.03    0.37 v _604_/Z (BUF_X8)
   0.05    0.41 v _610_/Z (MUX2_X1)
   0.00    0.41 v tx_data[29]$_SDFFE_PN0P_/D (DFF_X1)
           0.41   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.08 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.00    1.08 ^ tx_data[29]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.08   clock reconvergence pessimism
  -0.04    1.04   library setup time
           1.04   data required time
---------------------------------------------------------
           1.04   data required time
          -0.41   data arrival time
---------------------------------------------------------
           0.63   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ state[3]$_DFF_P_/CK (DFF_X1)
   0.10    0.18 ^ state[3]$_DFF_P_/Q (DFF_X1)
   0.01    0.19 v _401_/ZN (NOR2_X1)
   0.02    0.21 ^ _402_/ZN (NAND3_X1)
   0.00    0.21 ^ state[0]$_DFF_P_/D (DFF_X1)
           0.21   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ state[0]$_DFF_P_/CK (DFF_X1)
   0.00    0.08   clock reconvergence pessimism
   0.01    0.09   library hold time
           0.09   data required time
---------------------------------------------------------
           0.09   data required time
          -0.21   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0806

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0821

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.2675

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5325

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
199.065421

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.06e-04   1.27e-05   5.62e-06   5.25e-04  48.9%
Combinational          1.48e-04   1.05e-04   1.41e-05   2.68e-04  25.0%
Clock                  1.18e-04   1.61e-04   4.76e-07   2.80e-04  26.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.73e-04   2.79e-04   2.01e-05   1.07e-03 100.0%
                          72.1%      26.1%       1.9%
