@W: MT530 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051_ext_sram_int_xdata\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\jtagu_fusion.vhd":180:0:180:9|Found inferred clock top_8051|DebugIf_TCK which controls 0 sequential elements including sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.UJTAG_inst. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051_ext_sram_int_xdata\component\actel\directcore\core8051s\2.4.101\rtl\vhdl\u\jtagu_fusion.vhd":354:6:354:7|Found inferred clock jtagu|udrck which controls 50 sequential elements including sys_0.CORE8051S_0.oci1_trace0\.ocia51_inst.ujtag1\.jtagu_inst.IR_xhdl[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\proj\dev-kits\m1afs-adv-dev-kit\core8051_ext_sram_int_xdata\smartgen\ram4kx8\ram4kx8.vhd":832:4:832:12|Found inferred clock PLL_50Mh_6Mh|GLA_inferred_clock which controls 1464 sequential elements including memory_mux_0.XDATA.\\BFF1\[1\]\\. This clock has no specified timing constraint which may adversely impact design performance. 
