Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Wed Mar 30 15:06:35 2022
| Host         : DESKTOP-QJ58JIB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips_16_control_sets_placed.rpt
| Design       : mips_16
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |     0 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              16 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                   | reset_IBUF       |                5 |             16 |
|  clk_IBUF_BUFG | reg_file/n_0_reg_array[6][15]_i_1 | reset_IBUF       |                6 |             16 |
|  clk_IBUF_BUFG | reg_file/n_0_reg_array[7][15]_i_1 | reset_IBUF       |                7 |             16 |
+----------------+-----------------------------------+------------------+------------------+----------------+


