///////////////////////////////////////////////////////////////////////////////
//  Copyright (c) 1995/2021 Xilinx, Inc.
//  All Right Reserved.
///////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /     Vendor      : Xilinx
// \   \   \/      Version     : 2021.1
//  \   \          Description : Xilinx Unified Simulation Library Component
//  /   /                        HBM_PHY_CHNL
// /___/   /\      Filename    : HBM_PHY_CHNL.v
// \   \  /  \
//  \___\/\___\
//
///////////////////////////////////////////////////////////////////////////////
//  Revision:
//
//  End Revision:
///////////////////////////////////////////////////////////////////////////////

`timescale 1 ps / 1 ps

`celldefine

module HBM_PHY_CHNL #(
`ifdef XIL_TIMING
  parameter LOC = "UNPLACED",
`endif
  parameter [31:0] CFG_00 = 32'h783D020F,
  parameter [31:0] CFG_01 = 32'h000E0000,
  parameter [30:0] CFG_02 = 31'h7E4C0700,
  parameter [6:0] CFG_03 = 7'h00,
  parameter [17:0] CFG_04 = 18'h3FFFF,
  parameter [17:0] CFG_05 = 18'h3FFFF,
  parameter [0:0] CFG_06 = 1'h0,
  parameter [2:0] CFG_07 = 3'h0,
  parameter [31:0] CFG_08 = 32'h000000FC,
  parameter [4:0] CFG_09 = 5'h00,
  parameter [10:0] CFG_10 = 11'h180,
  parameter [31:0] CFG_100 = 32'h00000000,
  parameter [31:0] CFG_101 = 32'h00000000,
  parameter [31:0] CFG_102 = 32'h00000000,
  parameter [31:0] CFG_103 = 32'h00000000,
  parameter [31:0] CFG_104 = 32'h00000000,
  parameter [31:0] CFG_105 = 32'h00000000,
  parameter [31:0] CFG_106 = 32'h00000000,
  parameter [31:0] CFG_107 = 32'h00000000,
  parameter [31:0] CFG_108 = 32'h00000000,
  parameter [31:0] CFG_109 = 32'h00000000,
  parameter [8:0] CFG_11 = 9'h180,
  parameter [31:0] CFG_110 = 32'h00000000,
  parameter [8:0] CFG_111 = 9'h090,
  parameter [19:0] CFG_112 = 20'h00000,
  parameter [25:0] CFG_113 = 26'h16000FF,
  parameter [31:0] CFG_114 = 32'h0807A120,
  parameter [5:0] CFG_115 = 6'h00,
  parameter [23:0] CFG_116 = 24'h000000,
  parameter [23:0] CFG_117 = 24'h000000,
  parameter [23:0] CFG_118 = 24'h000000,
  parameter [23:0] CFG_119 = 24'h000000,
  parameter [12:0] CFG_12 = 13'h0000,
  parameter [23:0] CFG_120 = 24'h000000,
  parameter [23:0] CFG_121 = 24'h000000,
  parameter [23:0] CFG_122 = 24'h000000,
  parameter [23:0] CFG_123 = 24'h000000,
  parameter [23:0] CFG_124 = 24'h000000,
  parameter [23:0] CFG_125 = 24'h000000,
  parameter [23:0] CFG_126 = 24'h000000,
  parameter [11:0] CFG_127 = 12'h000,
  parameter [11:0] CFG_128 = 12'h000,
  parameter [11:0] CFG_129 = 12'h000,
  parameter [31:0] CFG_13 = 32'h2FFC2010,
  parameter [22:0] CFG_130 = 23'h000000,
  parameter [0:0] CFG_131 = 1'h0,
  parameter [21:0] CFG_132 = 22'h000000,
  parameter [22:0] CFG_133 = 23'h000000,
  parameter [31:0] CFG_134 = 32'h00000000,
  parameter [31:0] CFG_135 = 32'h00000000,
  parameter [31:0] CFG_136 = 32'h00000000,
  parameter [31:0] CFG_137 = 32'h00000000,
  parameter [31:0] CFG_138 = 32'h00000000,
  parameter [31:0] CFG_139 = 32'h00000000,
  parameter [31:0] CFG_14 = 32'h03110201,
  parameter [31:0] CFG_140 = 32'h00000000,
  parameter [31:0] CFG_141 = 32'h00000000,
  parameter [31:0] CFG_142 = 32'h00000000,
  parameter [23:0] CFG_143 = 24'h000000,
  parameter [31:0] CFG_144 = 32'h00000000,
  parameter [31:0] CFG_145 = 32'h00000000,
  parameter [31:0] CFG_146 = 32'h00000000,
  parameter [31:0] CFG_147 = 32'h00000000,
  parameter [31:0] CFG_148 = 32'h00000000,
  parameter [23:0] CFG_149 = 24'h000000,
  parameter [7:0] CFG_15 = 8'h00,
  parameter [31:0] CFG_16 = 32'h00000000,
  parameter [31:0] CFG_17 = 32'h00000000,
  parameter [31:0] CFG_18 = 32'h00000000,
  parameter [31:0] CFG_19 = 32'h00000000,
  parameter [31:0] CFG_20 = 32'h00000000,
  parameter [29:0] CFG_21 = 30'h00008F00,
  parameter [2:0] CFG_23 = 3'h0,
  parameter [1:0] CFG_24 = 2'h0,
  parameter [18:0] CFG_25 = 19'h0294A,
  parameter [16:0] CFG_26 = 17'h00020,
  parameter [24:0] CFG_27 = 25'h0000000,
  parameter [24:0] CFG_28 = 25'h0000000,
  parameter [24:0] CFG_29 = 25'h0000000,
  parameter [24:0] CFG_30 = 25'h0000000,
  parameter [24:0] CFG_31 = 25'h0000000,
  parameter [24:0] CFG_32 = 25'h0000000,
  parameter [24:0] CFG_33 = 25'h0000000,
  parameter [24:0] CFG_34 = 25'h0000000,
  parameter [24:0] CFG_35 = 25'h0000000,
  parameter [24:0] CFG_36 = 25'h0000000,
  parameter [24:0] CFG_37 = 25'h0000000,
  parameter [24:0] CFG_38 = 25'h0000000,
  parameter [24:0] CFG_39 = 25'h0000000,
  parameter [24:0] CFG_40 = 25'h0000000,
  parameter [24:0] CFG_41 = 25'h0000000,
  parameter [24:0] CFG_42 = 25'h0000000,
  parameter [24:0] CFG_43 = 25'h0000000,
  parameter [24:0] CFG_44 = 25'h0000000,
  parameter [24:0] CFG_45 = 25'h0000000,
  parameter [24:0] CFG_46 = 25'h0000000,
  parameter [24:0] CFG_47 = 25'h0000000,
  parameter [24:0] CFG_48 = 25'h0000000,
  parameter [24:0] CFG_49 = 25'h0000000,
  parameter [11:0] CFG_50 = 12'h000,
  parameter [11:0] CFG_51 = 12'h000,
  parameter [11:0] CFG_52 = 12'hFFF,
  parameter [23:0] CFG_53 = 24'hFFFFFF,
  parameter [12:0] CFG_54 = 13'h0F00,
  parameter [9:0] CFG_55 = 10'h00F,
  parameter [16:0] CFG_56 = 17'h00000,
  parameter [7:0] CFG_57 = 8'h00,
  parameter [4:0] CFG_58 = 5'h00,
  parameter [4:0] CFG_59 = 5'h00,
  parameter [15:0] CFG_60 = 16'h8080,
  parameter [15:0] CFG_61 = 16'h0000,
  parameter [15:0] CFG_62 = 16'h0000,
  parameter [15:0] CFG_63 = 16'h0000,
  parameter [19:0] CFG_64 = 20'h00F00,
  parameter [23:0] CFG_65 = 24'h040040,
  parameter [23:0] CFG_66 = 24'h040040,
  parameter [31:0] CFG_67 = 32'h00000000,
  parameter [31:0] CFG_68 = 32'h00000000,
  parameter [31:0] CFG_69 = 32'h00000000,
  parameter [31:0] CFG_70 = 32'h00000000,
  parameter [31:0] CFG_71 = 32'h00000000,
  parameter [31:0] CFG_72 = 32'h00000000,
  parameter [31:0] CFG_73 = 32'h00000000,
  parameter [31:0] CFG_74 = 32'h00000000,
  parameter [31:0] CFG_75 = 32'h00000000,
  parameter [31:0] CFG_76 = 32'h00000000,
  parameter [31:0] CFG_77 = 32'h00000000,
  parameter [31:0] CFG_78 = 32'h00000000,
  parameter [31:0] CFG_79 = 32'h00000000,
  parameter [31:0] CFG_80 = 32'h00000000,
  parameter [31:0] CFG_81 = 32'h00000000,
  parameter [31:0] CFG_82 = 32'h00000000,
  parameter [31:0] CFG_83 = 32'h00000000,
  parameter [31:0] CFG_84 = 32'h88880000,
  parameter [15:0] CFG_85 = 16'h0000,
  parameter [31:0] CFG_86 = 32'h08000001,
  parameter [31:0] CFG_87 = 32'hFFFFD18E,
  parameter [3:0] CFG_88 = 4'h0,
  parameter [31:0] CFG_89 = 32'h00000000,
  parameter [31:0] CFG_90 = 32'h00066000,
  parameter [23:0] CFG_91 = 24'h000000,
  parameter [19:0] CFG_92 = 20'h00000,
  parameter [31:0] CFG_93 = 32'h00000000,
  parameter [31:0] CFG_94 = 32'h00000000,
  parameter [31:0] CFG_95 = 32'h77359400,
  parameter [31:0] CFG_96 = 32'h00000000,
  parameter [31:0] CFG_97 = 32'h00000000,
  parameter [31:0] CFG_98 = 32'h00000000,
  parameter [31:0] CFG_99 = 32'h00000000,
  parameter SIM_MODEL_TYPE = "RTL"
)(
  output CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI,
  output CH0_PHY_CHNL_CORE_DFI_CLK_NOC2PHY_BLI,
  output [255:0] CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD,
  output [31:0] CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD,
  output [31:0] CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD,
  output [7:0] CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD,
  output [7:0] CH0_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD,
  output [7:0] CH0_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR,
  output [255:0] CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD,
  output [31:0] CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD,
  output [31:0] CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD,
  output [7:0] CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD,
  output [7:0] CH1_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD,
  output [7:0] CH1_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR,
  output IF_MC2PHY_BLI_DIRECT_0_DFI_CLK,
  output IF_MC2PHY_BLI_DIRECT_0_DFI_RST_N,
  output [149:0] IF_MC2PHY_BLI_DIRECT_0_PHY2NOC,
  output [3:0] IF_MC2PHY_BLI_DIRECT_0_PHY2NOC_MISC,
  output IF_MC2PHY_BLI_DIRECT_1_DFI_CLK,
  output IF_MC2PHY_BLI_DIRECT_1_DFI_RST_N,
  output [149:0] IF_MC2PHY_BLI_DIRECT_1_PHY2NOC,
  output [3:0] IF_MC2PHY_BLI_DIRECT_1_PHY2NOC_MISC,
  output IF_NOC2PHY_BLI_DIRECT_0_DFI_CLK,
  output IF_NOC2PHY_BLI_DIRECT_0_DFI_RST_N,
  output [149:0] IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC,
  output [3:0] IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC_MISC,
  output IF_NOC2PHY_BLI_DIRECT_1_DFI_CLK,
  output IF_NOC2PHY_BLI_DIRECT_1_DFI_RST_N,
  output [149:0] IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC,
  output [3:0] IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC_MISC,
  output [7:0] IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN,
  output IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN,
  output [7:0] IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN,
  output IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN,
  output [7:0] IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN,
  output IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN,
  output [7:0] IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN,
  output IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN,
  output IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RDY,
  output [181:0] IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT,
  output IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT_EN,
  output [7:0] IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID,
  output IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID_EN,
  output IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RDY,
  output [181:0] IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT,
  output IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT_EN,
  output [7:0] IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID,
  output IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID_EN,
  output IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RDY,
  output [181:0] IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT,
  output IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT_EN,
  output [7:0] IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID,
  output IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID_EN,
  output IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RDY,
  output [181:0] IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT,
  output IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT_EN,
  output [7:0] IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID,
  output IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID_EN,
  output [1:0] PHY_CHNL_CORE_AW_AERR_N_MC2PHY_MISC,
  output PHY_CHNL_CORE_CATTRIP_MC2PHY_MISC,
  output PHY_CHNL_CORE_CHNL_EN,
  output PHY_CHNL_CORE_CTRLUPD_ACK_MC2PHY_MISC,
  output [28:0] PHY_CHNL_CORE_DEBUG_BUS_TRFC_GEN,
  output [15:0] PHY_CHNL_CORE_DELTA_CALC_DEBUG_BUS,
  output PHY_CHNL_CORE_DFI_CLK_OUT,
  output PHY_CHNL_CORE_DFI_RST_N,
  output [15:0] PHY_CHNL_CORE_DW_DBI_BYTE_DISABLE_MC2PHY_MISC,
  output PHY_CHNL_CORE_HBM_CORE_SOFT_RST,
  output PHY_CHNL_CORE_HBM_RDQS_TRNG_REQ,
  output PHY_CHNL_CORE_INIT_COMPLETE_MC2PHY_MISC,
  output [39:0] PHY_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN,
  output [3:0] PHY_CHNL_CORE_PHY2DLL_DQSC_LD,
  output [39:0] PHY_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN,
  output [3:0] PHY_CHNL_CORE_PHY2DLL_DQST_LD,
  output [47:0] PHY_CHNL_CORE_PHY2DLL_MC_FDLY,
  output [1:0] PHY_CHNL_CORE_PHY2IOB_AW_AER_TSTATE,
  output [1:0] PHY_CHNL_CORE_PHY2IOB_AW_CK_TSTATE,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_AW_DCC_SEL,
  output PHY_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN,
  output [2:0] PHY_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N,
  output PHY_CHNL_CORE_PHY2IOB_AW_LPBK_EN,
  output [5:0] PHY_CHNL_CORE_PHY2IOB_AW_MC_FDLY,
  output PHY_CHNL_CORE_PHY2IOB_AW_RST_N,
  output [17:0] PHY_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN,
  output [21:0] PHY_CHNL_CORE_PHY2IOB_AW_RX_LATENIN,
  output PHY_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN,
  output [15:0] PHY_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL,
  output [1:0] PHY_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB,
  output [1:0] PHY_CHNL_CORE_PHY2IOB_AW_TSTATE,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN,
  output [1:0] PHY_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN,
  output [21:0] PHY_CHNL_CORE_PHY2IOB_AW_TX_LATENIN,
  output [9:0] PHY_CHNL_CORE_PHY2IOB_C_BUFFER_DIS,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_C,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_T,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN,
  output [19:0] PHY_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_DW_LPBK_EN,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_DW_RST_N,
  output [175:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS,
  output [15:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS,
  output [183:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_LATENIN,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS,
  output [127:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB,
  output [175:0] PHY_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS,
  output [15:0] PHY_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS,
  output [183:0] PHY_CHNL_CORE_PHY2IOB_DW_TX_LATENIN,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN,
  output PHY_CHNL_CORE_PHY2IOB_RX_AER_DIS,
  output [2:0] PHY_CHNL_CORE_PHY2IOB_RX_CK_DIS,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_RX_WDQS_DIS,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_R_BUFFER_DIS,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_C,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_T,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_SPARE,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_TSTATE_C,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_TSTATE_T,
  output [1:0] PHY_CHNL_CORE_PHY2IOB_TX_AER,
  output PHY_CHNL_CORE_PHY2IOB_TX_AER_DIS,
  output [17:0] PHY_CHNL_CORE_PHY2IOB_TX_C,
  output [1:0] PHY_CHNL_CORE_PHY2IOB_TX_CKC,
  output [1:0] PHY_CHNL_CORE_PHY2IOB_TX_CKE,
  output [1:0] PHY_CHNL_CORE_PHY2IOB_TX_CKT,
  output [2:0] PHY_CHNL_CORE_PHY2IOB_TX_CK_DIS,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_TX_DATA_T,
  output [31:0] PHY_CHNL_CORE_PHY2IOB_TX_DBI,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_TX_DERR,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_TX_DERR_TSTATE,
  output [31:0] PHY_CHNL_CORE_PHY2IOB_TX_DM,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_TX_DM_TSTATE,
  output [255:0] PHY_CHNL_CORE_PHY2IOB_TX_DQ,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_TX_DQS,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_TX_DQSC,
  output [31:0] PHY_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_TX_PAR,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE,
  output [13:0] PHY_CHNL_CORE_PHY2IOB_TX_R,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_TX_RCX,
  output [15:0] PHY_CHNL_CORE_PHY2IOB_TX_RD,
  output [15:0] PHY_CHNL_CORE_PHY2IOB_TX_RD_TSTATE,
  output [3:0] PHY_CHNL_CORE_PHY2IOB_TX_WDQS_DIS,
  output [7:0] PHY_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE,
  output PHY_CHNL_CORE_PHY2MSCLK_AW_DIS,
  output [3:0] PHY_CHNL_CORE_PHY2MSCLK_DW_DIS,
  output PHY_CHNL_CORE_PHY2PLL_PSCLK,
  output PHY_CHNL_CORE_PHY2PLL_PSINCDEC,
  output [3:0] PHY_CHNL_CORE_PHY2RDQSC_DW_LATENIN,
  output [3:0] PHY_CHNL_CORE_PHY2RDQSC_LPBK_EN,
  output [3:0] PHY_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS,
  output [3:0] PHY_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS,
  output [3:0] PHY_CHNL_CORE_PHY2RDQST_DW_LATENIN,
  output [3:0] PHY_CHNL_CORE_PHY2RDQST_LPBK_EN,
  output [3:0] PHY_CHNL_CORE_PHY2RDQST_RX_BUF_DIS,
  output [3:0] PHY_CHNL_CORE_PHY2RDQST_TX_BUF_DIS,
  output [3:0] PHY_CHNL_CORE_PHY2RDQS_TX_BYP_EN,
  output PHY_CHNL_CORE_PHYUPD_REQ_MC2PHY_MISC,
  output PHY_CHNL_CORE_PHY_LP_STATE_MC2PHY_MISC,
  output PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_REQ,
  output [1:0] PHY_CHNL_CORE_TAP_INST_TYPE,
  output [2:0] PHY_CHNL_CORE_TEMP_MC2PHY_MISC,
  output PHY_CHNL_CORE_TRAINING_COMPLETE_MC2PHY_MISC,

  input [1:0] CH0_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW,
  input [1:0] CH0_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW,
  input [17:0] CH0_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW,
  input [13:0] CH0_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW,
  input [7:0] CH0_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR,
  input [7:0] CH0_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR,
  input [255:0] CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR,
  input [31:0] CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR,
  input [31:0] CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR,
  input [7:0] CH0_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR,
  input [7:0] CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR,
  input [1:0] CH1_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW,
  input [1:0] CH1_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW,
  input [17:0] CH1_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW,
  input [13:0] CH1_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW,
  input [7:0] CH1_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR,
  input [7:0] CH1_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR,
  input [255:0] CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR,
  input [31:0] CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR,
  input [31:0] CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR,
  input [7:0] CH1_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR,
  input [7:0] CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR,
  input IF_MC2PHY_BLI_DIRECT_0_BLI_CLK,
  input IF_MC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN,
  input [286:0] IF_MC2PHY_BLI_DIRECT_0_NOC2PHY,
  input [3:0] IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL,
  input IF_MC2PHY_BLI_DIRECT_1_BLI_CLK,
  input IF_MC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN,
  input [286:0] IF_MC2PHY_BLI_DIRECT_1_NOC2PHY,
  input [3:0] IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL,
  input IF_NOC2PHY_BLI_DIRECT_0_BLI_CLK,
  input IF_NOC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN,
  input [286:0] IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY,
  input [3:0] IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL,
  input IF_NOC2PHY_BLI_DIRECT_1_BLI_CLK,
  input IF_NOC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN,
  input [286:0] IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY,
  input [3:0] IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL,
  input IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RDY,
  input [181:0] IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT,
  input IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_EN,
  input [7:0] IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID,
  input IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_EN,
  input IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RDY,
  input [181:0] IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT,
  input IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_EN,
  input [7:0] IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID,
  input IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_EN,
  input IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RDY,
  input [181:0] IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT,
  input IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_EN,
  input [7:0] IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID,
  input IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_EN,
  input IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RDY,
  input [181:0] IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT,
  input IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_EN,
  input [7:0] IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID,
  input IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_EN,
  input [7:0] IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN,
  input IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN,
  input [7:0] IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN,
  input IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN,
  input [7:0] IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN,
  input IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN,
  input [7:0] IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN,
  input IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN,
  input PHY_CHNL_CORE_AW_CK_DIS_MC2PHY_MISC,
  input PHY_CHNL_CORE_AW_TX_INDX_LD_MC2PHY_MISC,
  input PHY_CHNL_CORE_CTRLUPD_REQ_MC2PHY_MISC,
  input [1:0] PHY_CHNL_CORE_DEBUG_DW_SELECT,
  input [15:0] PHY_CHNL_CORE_DEBUG_OUT,
  input PHY_CHNL_CORE_DFI_CATTRIP,
  input PHY_CHNL_CORE_DFI_CLK_IN,
  input [2:0] PHY_CHNL_CORE_DFI_TEMP,
  input PHY_CHNL_CORE_DW_RX_INDX_LD_MC2PHY_MISC,
  input PHY_CHNL_CORE_DW_TX_INDX_LD_MC2PHY_MISC,
  input [2:0] PHY_CHNL_CORE_HBM_CHNL_NUM,
  input PHY_CHNL_CORE_HBM_HS_CLK,
  input [11:0] PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_IN,
  input PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_LD,
  input PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_MODE,
  input [4:0] PHY_CHNL_CORE_HBM_PHY_TRFC_INDX,
  input PHY_CHNL_CORE_HBM_PICLK,
  input PHY_CHNL_CORE_HBM_RDQS_TRNG_GNT,
  input PHY_CHNL_CORE_HBM_TILE_RST_N,
  input PHY_CHNL_CORE_HBM_WS_CLK,
  input [9:0] PHY_CHNL_CORE_HDLL2PHY_DL_LPF_DAT,
  input PHY_CHNL_CORE_HDLL2PHY_DL_LPF_RDY,
  input PHY_CHNL_CORE_HDLL2PHY_LOCKED,
  input PHY_CHNL_CORE_INIT_START_MC2PHY_MISC,
  input PHY_CHNL_CORE_INT_PHY2IOB_TX_AER,
  input [3:0] PHY_CHNL_CORE_INT_PHY2IOB_TX_DERR,
  input [1:0] PHY_CHNL_CORE_IOB2PHY_RX_AW_AERR,
  input [5:0] PHY_CHNL_CORE_IOB2PHY_RX_AW_CK,
  input [35:0] PHY_CHNL_CORE_IOB2PHY_RX_AW_RC,
  input [31:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_DBI,
  input [7:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_DERR,
  input [31:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_DM,
  input [255:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_DQ,
  input [7:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_PAR,
  input [15:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_RD,
  input [7:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQSC,
  input [7:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQST,
  input [3:0] PHY_CHNL_CORE_IOB2PHY_RX_STB,
  input [3:0] PHY_CHNL_CORE_IOB2PHY_RX_STBC,
  input PHY_CHNL_CORE_LP_PWR_E_REQ_MC2PHY_MISC,
  input PHY_CHNL_CORE_LP_PWR_X_REQ_MC2PHY_MISC,
  input PHY_CHNL_CORE_LP_SR_E_REQ_MC2PHY_MISC,
  input PHY_CHNL_CORE_MS2PHY_RX_CATTRIP,
  input [2:0] PHY_CHNL_CORE_MS2PHY_RX_TEMP,
  input PHY_CHNL_CORE_PHYUPD_ACK_MC2PHY_MISC,
  input PHY_CHNL_CORE_PHY_NPI_PRESET_N,
  input PHY_CHNL_CORE_PWRDWN,
  input PHY_CHNL_CORE_RD_LFSR_CMPR_DT_VLD,
  input PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_GNT,
  input PHY_CHNL_CORE_SYS_RST1_N,
  input PHY_CHNL_CORE_SYS_RST2_N,
  input PHY_CHNL_CORE_SYS_RST3_N,
  input [4:0] PHY_CHNL_CORE_TAP_ADDR,
  input PHY_CHNL_CORE_TAP_CAPTUREWR,
  input PHY_CHNL_CORE_TAP_SHIFTWR,
  input PHY_CHNL_CORE_TAP_UPDATEWR,
  input PHY_CHNL_CORE_TAP_WSI,
  input TO_PHY_0,
  input TO_PHY_1,
  input TO_PHY_2,
  input TO_PHY_3
);

// define constants
  localparam MODULE_NAME = "HBM_PHY_CHNL";
  
  reg trig_attr;
// include dynamic registers - XILINX test only
`ifdef XIL_DR
  `include "HBM_PHY_CHNL_dr.v"
`else
  reg [31:0] CFG_00_REG = CFG_00;
  reg [31:0] CFG_01_REG = CFG_01;
  reg [30:0] CFG_02_REG = CFG_02;
  reg [6:0] CFG_03_REG = CFG_03;
  reg [17:0] CFG_04_REG = CFG_04;
  reg [17:0] CFG_05_REG = CFG_05;
  reg [0:0] CFG_06_REG = CFG_06;
  reg [2:0] CFG_07_REG = CFG_07;
  reg [31:0] CFG_08_REG = CFG_08;
  reg [4:0] CFG_09_REG = CFG_09;
  reg [10:0] CFG_10_REG = CFG_10;
  reg [31:0] CFG_100_REG = CFG_100;
  reg [31:0] CFG_101_REG = CFG_101;
  reg [31:0] CFG_102_REG = CFG_102;
  reg [31:0] CFG_103_REG = CFG_103;
  reg [31:0] CFG_104_REG = CFG_104;
  reg [31:0] CFG_105_REG = CFG_105;
  reg [31:0] CFG_106_REG = CFG_106;
  reg [31:0] CFG_107_REG = CFG_107;
  reg [31:0] CFG_108_REG = CFG_108;
  reg [31:0] CFG_109_REG = CFG_109;
  reg [8:0] CFG_11_REG = CFG_11;
  reg [31:0] CFG_110_REG = CFG_110;
  reg [8:0] CFG_111_REG = CFG_111;
  reg [19:0] CFG_112_REG = CFG_112;
  reg [25:0] CFG_113_REG = CFG_113;
  reg [31:0] CFG_114_REG = CFG_114;
  reg [5:0] CFG_115_REG = CFG_115;
  reg [23:0] CFG_116_REG = CFG_116;
  reg [23:0] CFG_117_REG = CFG_117;
  reg [23:0] CFG_118_REG = CFG_118;
  reg [23:0] CFG_119_REG = CFG_119;
  reg [12:0] CFG_12_REG = CFG_12;
  reg [23:0] CFG_120_REG = CFG_120;
  reg [23:0] CFG_121_REG = CFG_121;
  reg [23:0] CFG_122_REG = CFG_122;
  reg [23:0] CFG_123_REG = CFG_123;
  reg [23:0] CFG_124_REG = CFG_124;
  reg [23:0] CFG_125_REG = CFG_125;
  reg [23:0] CFG_126_REG = CFG_126;
  reg [11:0] CFG_127_REG = CFG_127;
  reg [11:0] CFG_128_REG = CFG_128;
  reg [11:0] CFG_129_REG = CFG_129;
  reg [31:0] CFG_13_REG = CFG_13;
  reg [22:0] CFG_130_REG = CFG_130;
  reg [0:0] CFG_131_REG = CFG_131;
  reg [21:0] CFG_132_REG = CFG_132;
  reg [22:0] CFG_133_REG = CFG_133;
  reg [31:0] CFG_134_REG = CFG_134;
  reg [31:0] CFG_135_REG = CFG_135;
  reg [31:0] CFG_136_REG = CFG_136;
  reg [31:0] CFG_137_REG = CFG_137;
  reg [31:0] CFG_138_REG = CFG_138;
  reg [31:0] CFG_139_REG = CFG_139;
  reg [31:0] CFG_14_REG = CFG_14;
  reg [31:0] CFG_140_REG = CFG_140;
  reg [31:0] CFG_141_REG = CFG_141;
  reg [31:0] CFG_142_REG = CFG_142;
  reg [23:0] CFG_143_REG = CFG_143;
  reg [31:0] CFG_144_REG = CFG_144;
  reg [31:0] CFG_145_REG = CFG_145;
  reg [31:0] CFG_146_REG = CFG_146;
  reg [31:0] CFG_147_REG = CFG_147;
  reg [31:0] CFG_148_REG = CFG_148;
  reg [23:0] CFG_149_REG = CFG_149;
  reg [7:0] CFG_15_REG = CFG_15;
  reg [31:0] CFG_16_REG = CFG_16;
  reg [31:0] CFG_17_REG = CFG_17;
  reg [31:0] CFG_18_REG = CFG_18;
  reg [31:0] CFG_19_REG = CFG_19;
  reg [31:0] CFG_20_REG = CFG_20;
  reg [29:0] CFG_21_REG = CFG_21;
  reg [2:0] CFG_23_REG = CFG_23;
  reg [1:0] CFG_24_REG = CFG_24;
  reg [18:0] CFG_25_REG = CFG_25;
  reg [16:0] CFG_26_REG = CFG_26;
  reg [24:0] CFG_27_REG = CFG_27;
  reg [24:0] CFG_28_REG = CFG_28;
  reg [24:0] CFG_29_REG = CFG_29;
  reg [24:0] CFG_30_REG = CFG_30;
  reg [24:0] CFG_31_REG = CFG_31;
  reg [24:0] CFG_32_REG = CFG_32;
  reg [24:0] CFG_33_REG = CFG_33;
  reg [24:0] CFG_34_REG = CFG_34;
  reg [24:0] CFG_35_REG = CFG_35;
  reg [24:0] CFG_36_REG = CFG_36;
  reg [24:0] CFG_37_REG = CFG_37;
  reg [24:0] CFG_38_REG = CFG_38;
  reg [24:0] CFG_39_REG = CFG_39;
  reg [24:0] CFG_40_REG = CFG_40;
  reg [24:0] CFG_41_REG = CFG_41;
  reg [24:0] CFG_42_REG = CFG_42;
  reg [24:0] CFG_43_REG = CFG_43;
  reg [24:0] CFG_44_REG = CFG_44;
  reg [24:0] CFG_45_REG = CFG_45;
  reg [24:0] CFG_46_REG = CFG_46;
  reg [24:0] CFG_47_REG = CFG_47;
  reg [24:0] CFG_48_REG = CFG_48;
  reg [24:0] CFG_49_REG = CFG_49;
  reg [11:0] CFG_50_REG = CFG_50;
  reg [11:0] CFG_51_REG = CFG_51;
  reg [11:0] CFG_52_REG = CFG_52;
  reg [23:0] CFG_53_REG = CFG_53;
  reg [12:0] CFG_54_REG = CFG_54;
  reg [9:0] CFG_55_REG = CFG_55;
  reg [16:0] CFG_56_REG = CFG_56;
  reg [7:0] CFG_57_REG = CFG_57;
  reg [4:0] CFG_58_REG = CFG_58;
  reg [4:0] CFG_59_REG = CFG_59;
  reg [15:0] CFG_60_REG = CFG_60;
  reg [15:0] CFG_61_REG = CFG_61;
  reg [15:0] CFG_62_REG = CFG_62;
  reg [15:0] CFG_63_REG = CFG_63;
  reg [19:0] CFG_64_REG = CFG_64;
  reg [23:0] CFG_65_REG = CFG_65;
  reg [23:0] CFG_66_REG = CFG_66;
  reg [31:0] CFG_67_REG = CFG_67;
  reg [31:0] CFG_68_REG = CFG_68;
  reg [31:0] CFG_69_REG = CFG_69;
  reg [31:0] CFG_70_REG = CFG_70;
  reg [31:0] CFG_71_REG = CFG_71;
  reg [31:0] CFG_72_REG = CFG_72;
  reg [31:0] CFG_73_REG = CFG_73;
  reg [31:0] CFG_74_REG = CFG_74;
  reg [31:0] CFG_75_REG = CFG_75;
  reg [31:0] CFG_76_REG = CFG_76;
  reg [31:0] CFG_77_REG = CFG_77;
  reg [31:0] CFG_78_REG = CFG_78;
  reg [31:0] CFG_79_REG = CFG_79;
  reg [31:0] CFG_80_REG = CFG_80;
  reg [31:0] CFG_81_REG = CFG_81;
  reg [31:0] CFG_82_REG = CFG_82;
  reg [31:0] CFG_83_REG = CFG_83;
  reg [31:0] CFG_84_REG = CFG_84;
  reg [15:0] CFG_85_REG = CFG_85;
  reg [31:0] CFG_86_REG = CFG_86;
  reg [31:0] CFG_87_REG = CFG_87;
  reg [3:0] CFG_88_REG = CFG_88;
  reg [31:0] CFG_89_REG = CFG_89;
  reg [31:0] CFG_90_REG = CFG_90;
  reg [23:0] CFG_91_REG = CFG_91;
  reg [19:0] CFG_92_REG = CFG_92;
  reg [31:0] CFG_93_REG = CFG_93;
  reg [31:0] CFG_94_REG = CFG_94;
  reg [31:0] CFG_95_REG = CFG_95;
  reg [31:0] CFG_96_REG = CFG_96;
  reg [31:0] CFG_97_REG = CFG_97;
  reg [31:0] CFG_98_REG = CFG_98;
  reg [31:0] CFG_99_REG = CFG_99;
  reg [24:1] SIM_MODEL_TYPE_REG = SIM_MODEL_TYPE;
`endif

  reg [0:0] CFG_22_REG = 1'h0;

`ifdef XIL_XECLIB
reg glblGSR = 1'b0;
`else
tri0 glblGSR = glbl.GSR;
`endif

  wire CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI_out;
  wire CH0_PHY_CHNL_CORE_DFI_CLK_NOC2PHY_BLI_out;
  wire IF_MC2PHY_BLI_DIRECT_0_DFI_CLK_out;
  wire IF_MC2PHY_BLI_DIRECT_0_DFI_RST_N_out;
  wire IF_MC2PHY_BLI_DIRECT_1_DFI_CLK_out;
  wire IF_MC2PHY_BLI_DIRECT_1_DFI_RST_N_out;
  wire IF_NOC2PHY_BLI_DIRECT_0_DFI_CLK_out;
  wire IF_NOC2PHY_BLI_DIRECT_0_DFI_RST_N_out;
  wire IF_NOC2PHY_BLI_DIRECT_1_DFI_CLK_out;
  wire IF_NOC2PHY_BLI_DIRECT_1_DFI_RST_N_out;
  wire IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN_out;
  wire IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN_out;
  wire IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN_out;
  wire IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN_out;
  wire IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RDY_out;
  wire IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT_EN_out;
  wire IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID_EN_out;
  wire IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RDY_out;
  wire IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT_EN_out;
  wire IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID_EN_out;
  wire IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RDY_out;
  wire IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT_EN_out;
  wire IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID_EN_out;
  wire IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RDY_out;
  wire IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT_EN_out;
  wire IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID_EN_out;
  wire PHY_CHNL_CORE_CATTRIP_MC2PHY_MISC_out;
  wire PHY_CHNL_CORE_CHNL_EN_out;
  wire PHY_CHNL_CORE_CTRLUPD_ACK_MC2PHY_MISC_out;
  wire PHY_CHNL_CORE_DFI_CLK_OUT_out;
  wire PHY_CHNL_CORE_DFI_RST_N_out;
  wire PHY_CHNL_CORE_HBM_CORE_SOFT_RST_out;
  wire PHY_CHNL_CORE_HBM_RDQS_TRNG_REQ_out;
  wire PHY_CHNL_CORE_INIT_COMPLETE_MC2PHY_MISC_out;
  wire PHY_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN_out;
  wire PHY_CHNL_CORE_PHY2IOB_AW_LPBK_EN_out;
  wire PHY_CHNL_CORE_PHY2IOB_AW_RST_N_out;
  wire PHY_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN_out;
  wire PHY_CHNL_CORE_PHY2IOB_RX_AER_DIS_out;
  wire PHY_CHNL_CORE_PHY2IOB_TX_AER_DIS_out;
  wire PHY_CHNL_CORE_PHY2MSCLK_AW_DIS_out;
  wire PHY_CHNL_CORE_PHY2PLL_PSCLK_out;
  wire PHY_CHNL_CORE_PHY2PLL_PSINCDEC_out;
  wire PHY_CHNL_CORE_PHYUPD_REQ_MC2PHY_MISC_out;
  wire PHY_CHNL_CORE_PHY_LP_STATE_MC2PHY_MISC_out;
  wire PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_REQ_out;
  wire PHY_CHNL_CORE_TRAINING_COMPLETE_MC2PHY_MISC_out;
  wire [127:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL_out;
  wire [13:0] PHY_CHNL_CORE_PHY2IOB_TX_R_out;
  wire [149:0] IF_MC2PHY_BLI_DIRECT_0_PHY2NOC_out;
  wire [149:0] IF_MC2PHY_BLI_DIRECT_1_PHY2NOC_out;
  wire [149:0] IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC_out;
  wire [149:0] IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC_out;
  wire [15:0] PHY_CHNL_CORE_DELTA_CALC_DEBUG_BUS_out;
  wire [15:0] PHY_CHNL_CORE_DW_DBI_BYTE_DISABLE_MC2PHY_MISC_out;
  wire [15:0] PHY_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL_out;
  wire [15:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN_out;
  wire [15:0] PHY_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN_out;
  wire [15:0] PHY_CHNL_CORE_PHY2IOB_TX_RD_TSTATE_out;
  wire [15:0] PHY_CHNL_CORE_PHY2IOB_TX_RD_out;
  wire [175:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS_out;
  wire [175:0] PHY_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS_out;
  wire [17:0] PHY_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS_out;
  wire [17:0] PHY_CHNL_CORE_PHY2IOB_TX_C_out;
  wire [181:0] IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT_out;
  wire [181:0] IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT_out;
  wire [181:0] IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT_out;
  wire [181:0] IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT_out;
  wire [183:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_LATENIN_out;
  wire [183:0] PHY_CHNL_CORE_PHY2IOB_DW_TX_LATENIN_out;
  wire [19:0] PHY_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N_out;
  wire [1:0] PHY_CHNL_CORE_AW_AERR_N_MC2PHY_MISC_out;
  wire [1:0] PHY_CHNL_CORE_PHY2IOB_AW_AER_TSTATE_out;
  wire [1:0] PHY_CHNL_CORE_PHY2IOB_AW_CK_TSTATE_out;
  wire [1:0] PHY_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB_out;
  wire [1:0] PHY_CHNL_CORE_PHY2IOB_AW_TSTATE_out;
  wire [1:0] PHY_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN_out;
  wire [1:0] PHY_CHNL_CORE_PHY2IOB_TX_AER_out;
  wire [1:0] PHY_CHNL_CORE_PHY2IOB_TX_CKC_out;
  wire [1:0] PHY_CHNL_CORE_PHY2IOB_TX_CKE_out;
  wire [1:0] PHY_CHNL_CORE_PHY2IOB_TX_CKT_out;
  wire [1:0] PHY_CHNL_CORE_TAP_INST_TYPE_out;
  wire [21:0] PHY_CHNL_CORE_PHY2IOB_AW_RX_LATENIN_out;
  wire [21:0] PHY_CHNL_CORE_PHY2IOB_AW_TX_LATENIN_out;
  wire [255:0] CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD_out;
  wire [255:0] CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD_out;
  wire [255:0] PHY_CHNL_CORE_PHY2IOB_TX_DQ_out;
  wire [28:0] PHY_CHNL_CORE_DEBUG_BUS_TRFC_GEN_out;
  wire [2:0] PHY_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N_out;
  wire [2:0] PHY_CHNL_CORE_PHY2IOB_RX_CK_DIS_out;
  wire [2:0] PHY_CHNL_CORE_PHY2IOB_TX_CK_DIS_out;
  wire [2:0] PHY_CHNL_CORE_TEMP_MC2PHY_MISC_out;
  wire [31:0] CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD_out;
  wire [31:0] CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD_out;
  wire [31:0] CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD_out;
  wire [31:0] CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD_out;
  wire [31:0] PHY_CHNL_CORE_PHY2IOB_TX_DBI_out;
  wire [31:0] PHY_CHNL_CORE_PHY2IOB_TX_DM_out;
  wire [31:0] PHY_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE_out;
  wire [39:0] PHY_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN_out;
  wire [39:0] PHY_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN_out;
  wire [3:0] IF_MC2PHY_BLI_DIRECT_0_PHY2NOC_MISC_out;
  wire [3:0] IF_MC2PHY_BLI_DIRECT_1_PHY2NOC_MISC_out;
  wire [3:0] IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC_MISC_out;
  wire [3:0] IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC_MISC_out;
  wire [3:0] PHY_CHNL_CORE_PHY2DLL_DQSC_LD_out;
  wire [3:0] PHY_CHNL_CORE_PHY2DLL_DQST_LD_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_C_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_T_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_DW_LPBK_EN_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_DW_RST_N_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_RX_WDQS_DIS_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_C_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_T_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_TX_DATA_T_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_TX_RCX_out;
  wire [3:0] PHY_CHNL_CORE_PHY2IOB_TX_WDQS_DIS_out;
  wire [3:0] PHY_CHNL_CORE_PHY2MSCLK_DW_DIS_out;
  wire [3:0] PHY_CHNL_CORE_PHY2RDQSC_DW_LATENIN_out;
  wire [3:0] PHY_CHNL_CORE_PHY2RDQSC_LPBK_EN_out;
  wire [3:0] PHY_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS_out;
  wire [3:0] PHY_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS_out;
  wire [3:0] PHY_CHNL_CORE_PHY2RDQST_DW_LATENIN_out;
  wire [3:0] PHY_CHNL_CORE_PHY2RDQST_LPBK_EN_out;
  wire [3:0] PHY_CHNL_CORE_PHY2RDQST_RX_BUF_DIS_out;
  wire [3:0] PHY_CHNL_CORE_PHY2RDQST_TX_BUF_DIS_out;
  wire [3:0] PHY_CHNL_CORE_PHY2RDQS_TX_BYP_EN_out;
  wire [47:0] PHY_CHNL_CORE_PHY2DLL_MC_FDLY_out;
  wire [5:0] PHY_CHNL_CORE_PHY2IOB_AW_MC_FDLY_out;
  wire [7:0] CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD_out;
  wire [7:0] CH0_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD_out;
  wire [7:0] CH0_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR_out;
  wire [7:0] CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD_out;
  wire [7:0] CH1_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD_out;
  wire [7:0] CH1_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR_out;
  wire [7:0] IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN_out;
  wire [7:0] IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN_out;
  wire [7:0] IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN_out;
  wire [7:0] IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN_out;
  wire [7:0] IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID_out;
  wire [7:0] IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID_out;
  wire [7:0] IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID_out;
  wire [7:0] IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_AW_DCC_SEL_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_R_BUFFER_DIS_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_SPARE_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_TSTATE_C_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_TSTATE_T_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_TX_DERR_TSTATE_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_TX_DERR_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_TX_DM_TSTATE_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_TX_DQSC_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_TX_DQS_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_TX_PAR_out;
  wire [7:0] PHY_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE_out;
  wire [9:0] PHY_CHNL_CORE_PHY2IOB_C_BUFFER_DIS_out;

  wire IF_MC2PHY_BLI_DIRECT_0_BLI_CLK_in;
  wire IF_MC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN_in;
  wire IF_MC2PHY_BLI_DIRECT_1_BLI_CLK_in;
  wire IF_MC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN_in;
  wire IF_NOC2PHY_BLI_DIRECT_0_BLI_CLK_in;
  wire IF_NOC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN_in;
  wire IF_NOC2PHY_BLI_DIRECT_1_BLI_CLK_in;
  wire IF_NOC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN_in;
  wire IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RDY_in;
  wire IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_EN_in;
  wire IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_EN_in;
  wire IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RDY_in;
  wire IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_EN_in;
  wire IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_EN_in;
  wire IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RDY_in;
  wire IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_EN_in;
  wire IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_EN_in;
  wire IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RDY_in;
  wire IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_EN_in;
  wire IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_EN_in;
  wire IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN_in;
  wire IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN_in;
  wire IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN_in;
  wire IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN_in;
  wire PHY_CHNL_CORE_AW_CK_DIS_MC2PHY_MISC_in;
  wire PHY_CHNL_CORE_AW_TX_INDX_LD_MC2PHY_MISC_in;
  wire PHY_CHNL_CORE_CTRLUPD_REQ_MC2PHY_MISC_in;
  wire PHY_CHNL_CORE_DFI_CATTRIP_in;
  wire PHY_CHNL_CORE_DFI_CLK_IN_in;
  wire PHY_CHNL_CORE_DW_RX_INDX_LD_MC2PHY_MISC_in;
  wire PHY_CHNL_CORE_DW_TX_INDX_LD_MC2PHY_MISC_in;
  wire PHY_CHNL_CORE_HBM_HS_CLK_in;
  wire PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_LD_in;
  wire PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_MODE_in;
  wire PHY_CHNL_CORE_HBM_PICLK_in;
  wire PHY_CHNL_CORE_HBM_RDQS_TRNG_GNT_in;
  wire PHY_CHNL_CORE_HBM_TILE_RST_N_in;
  wire PHY_CHNL_CORE_HBM_WS_CLK_in;
  wire PHY_CHNL_CORE_HDLL2PHY_DL_LPF_RDY_in;
  wire PHY_CHNL_CORE_HDLL2PHY_LOCKED_in;
  wire PHY_CHNL_CORE_INIT_START_MC2PHY_MISC_in;
  wire PHY_CHNL_CORE_INT_PHY2IOB_TX_AER_in;
  wire PHY_CHNL_CORE_LP_PWR_E_REQ_MC2PHY_MISC_in;
  wire PHY_CHNL_CORE_LP_PWR_X_REQ_MC2PHY_MISC_in;
  wire PHY_CHNL_CORE_LP_SR_E_REQ_MC2PHY_MISC_in;
  wire PHY_CHNL_CORE_MS2PHY_RX_CATTRIP_in;
  wire PHY_CHNL_CORE_PHYUPD_ACK_MC2PHY_MISC_in;
  wire PHY_CHNL_CORE_PHY_NPI_PRESET_N_in;
  wire PHY_CHNL_CORE_PWRDWN_in;
  wire PHY_CHNL_CORE_RD_LFSR_CMPR_DT_VLD_in;
  wire PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_GNT_in;
  wire PHY_CHNL_CORE_SYS_RST1_N_in;
  wire PHY_CHNL_CORE_SYS_RST2_N_in;
  wire PHY_CHNL_CORE_SYS_RST3_N_in;
  wire PHY_CHNL_CORE_TAP_CAPTUREWR_in;
  wire PHY_CHNL_CORE_TAP_SHIFTWR_in;
  wire PHY_CHNL_CORE_TAP_UPDATEWR_in;
  wire PHY_CHNL_CORE_TAP_WSI_in;
  wire TO_PHY_0_in;
  wire TO_PHY_1_in;
  wire TO_PHY_2_in;
  wire TO_PHY_3_in;
  wire [11:0] PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_IN_in;
  wire [13:0] CH0_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW_in;
  wire [13:0] CH1_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW_in;
  wire [15:0] PHY_CHNL_CORE_DEBUG_OUT_in;
  wire [15:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_RD_in;
  wire [17:0] CH0_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW_in;
  wire [17:0] CH1_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW_in;
  wire [181:0] IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_in;
  wire [181:0] IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_in;
  wire [181:0] IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_in;
  wire [181:0] IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_in;
  wire [1:0] CH0_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW_in;
  wire [1:0] CH0_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW_in;
  wire [1:0] CH1_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW_in;
  wire [1:0] CH1_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW_in;
  wire [1:0] PHY_CHNL_CORE_DEBUG_DW_SELECT_in;
  wire [1:0] PHY_CHNL_CORE_IOB2PHY_RX_AW_AERR_in;
  wire [255:0] CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR_in;
  wire [255:0] CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR_in;
  wire [255:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_DQ_in;
  wire [286:0] IF_MC2PHY_BLI_DIRECT_0_NOC2PHY_in;
  wire [286:0] IF_MC2PHY_BLI_DIRECT_1_NOC2PHY_in;
  wire [286:0] IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY_in;
  wire [286:0] IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY_in;
  wire [2:0] PHY_CHNL_CORE_DFI_TEMP_in;
  wire [2:0] PHY_CHNL_CORE_HBM_CHNL_NUM_in;
  wire [2:0] PHY_CHNL_CORE_MS2PHY_RX_TEMP_in;
  wire [31:0] CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR_in;
  wire [31:0] CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR_in;
  wire [31:0] CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR_in;
  wire [31:0] CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR_in;
  wire [31:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_DBI_in;
  wire [31:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_DM_in;
  wire [35:0] PHY_CHNL_CORE_IOB2PHY_RX_AW_RC_in;
  wire [3:0] IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL_in;
  wire [3:0] IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL_in;
  wire [3:0] IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL_in;
  wire [3:0] IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL_in;
  wire [3:0] PHY_CHNL_CORE_INT_PHY2IOB_TX_DERR_in;
  wire [3:0] PHY_CHNL_CORE_IOB2PHY_RX_STBC_in;
  wire [3:0] PHY_CHNL_CORE_IOB2PHY_RX_STB_in;
  wire [4:0] PHY_CHNL_CORE_HBM_PHY_TRFC_INDX_in;
  wire [4:0] PHY_CHNL_CORE_TAP_ADDR_in;
  wire [5:0] PHY_CHNL_CORE_IOB2PHY_RX_AW_CK_in;
  wire [7:0] CH0_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR_in;
  wire [7:0] CH0_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR_in;
  wire [7:0] CH0_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR_in;
  wire [7:0] CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR_in;
  wire [7:0] CH1_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR_in;
  wire [7:0] CH1_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR_in;
  wire [7:0] CH1_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR_in;
  wire [7:0] CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR_in;
  wire [7:0] IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_in;
  wire [7:0] IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_in;
  wire [7:0] IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_in;
  wire [7:0] IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_in;
  wire [7:0] IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_in;
  wire [7:0] IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_in;
  wire [7:0] IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_in;
  wire [7:0] IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_in;
  wire [7:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_DERR_in;
  wire [7:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_PAR_in;
  wire [7:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQSC_in;
  wire [7:0] PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQST_in;
  wire [9:0] PHY_CHNL_CORE_HDLL2PHY_DL_LPF_DAT_in;

  assign CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI = CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI_out;
  assign CH0_PHY_CHNL_CORE_DFI_CLK_NOC2PHY_BLI = CH0_PHY_CHNL_CORE_DFI_CLK_NOC2PHY_BLI_out;
  assign CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD = CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD_out;
  assign CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD = CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD_out;
  assign CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD = CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD_out;
  assign CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD = CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD_out;
  assign CH0_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD = CH0_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD_out;
  assign CH0_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR = CH0_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR_out;
  assign CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD = CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD_out;
  assign CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD = CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD_out;
  assign CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD = CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD_out;
  assign CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD = CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD_out;
  assign CH1_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD = CH1_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD_out;
  assign CH1_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR = CH1_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR_out;
  assign PHY_CHNL_CORE_AW_AERR_N_MC2PHY_MISC = PHY_CHNL_CORE_AW_AERR_N_MC2PHY_MISC_out;
  assign PHY_CHNL_CORE_CATTRIP_MC2PHY_MISC = PHY_CHNL_CORE_CATTRIP_MC2PHY_MISC_out;
  assign PHY_CHNL_CORE_CHNL_EN = PHY_CHNL_CORE_CHNL_EN_out;
  assign PHY_CHNL_CORE_CTRLUPD_ACK_MC2PHY_MISC = PHY_CHNL_CORE_CTRLUPD_ACK_MC2PHY_MISC_out;
  assign PHY_CHNL_CORE_DEBUG_BUS_TRFC_GEN = PHY_CHNL_CORE_DEBUG_BUS_TRFC_GEN_out;
  assign PHY_CHNL_CORE_DELTA_CALC_DEBUG_BUS = PHY_CHNL_CORE_DELTA_CALC_DEBUG_BUS_out;
  assign PHY_CHNL_CORE_DFI_CLK_OUT = PHY_CHNL_CORE_DFI_CLK_OUT_out;
  assign PHY_CHNL_CORE_DFI_RST_N = PHY_CHNL_CORE_DFI_RST_N_out;
  assign PHY_CHNL_CORE_DW_DBI_BYTE_DISABLE_MC2PHY_MISC = PHY_CHNL_CORE_DW_DBI_BYTE_DISABLE_MC2PHY_MISC_out;
  assign PHY_CHNL_CORE_HBM_CORE_SOFT_RST = PHY_CHNL_CORE_HBM_CORE_SOFT_RST_out;
  assign PHY_CHNL_CORE_HBM_RDQS_TRNG_REQ = PHY_CHNL_CORE_HBM_RDQS_TRNG_REQ_out;
  assign PHY_CHNL_CORE_INIT_COMPLETE_MC2PHY_MISC = PHY_CHNL_CORE_INIT_COMPLETE_MC2PHY_MISC_out;
  assign PHY_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN = PHY_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN_out;
  assign PHY_CHNL_CORE_PHY2DLL_DQSC_LD = PHY_CHNL_CORE_PHY2DLL_DQSC_LD_out;
  assign PHY_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN = PHY_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN_out;
  assign PHY_CHNL_CORE_PHY2DLL_DQST_LD = PHY_CHNL_CORE_PHY2DLL_DQST_LD_out;
  assign PHY_CHNL_CORE_PHY2DLL_MC_FDLY = PHY_CHNL_CORE_PHY2DLL_MC_FDLY_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_AER_TSTATE = PHY_CHNL_CORE_PHY2IOB_AW_AER_TSTATE_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_CK_TSTATE = PHY_CHNL_CORE_PHY2IOB_AW_CK_TSTATE_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_DCC_SEL = PHY_CHNL_CORE_PHY2IOB_AW_DCC_SEL_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN = PHY_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N = PHY_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_LPBK_EN = PHY_CHNL_CORE_PHY2IOB_AW_LPBK_EN_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_MC_FDLY = PHY_CHNL_CORE_PHY2IOB_AW_MC_FDLY_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_RST_N = PHY_CHNL_CORE_PHY2IOB_AW_RST_N_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS = PHY_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN = PHY_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_RX_LATENIN = PHY_CHNL_CORE_PHY2IOB_AW_RX_LATENIN_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN = PHY_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL = PHY_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB = PHY_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_TSTATE = PHY_CHNL_CORE_PHY2IOB_AW_TSTATE_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN = PHY_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN = PHY_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN_out;
  assign PHY_CHNL_CORE_PHY2IOB_AW_TX_LATENIN = PHY_CHNL_CORE_PHY2IOB_AW_TX_LATENIN_out;
  assign PHY_CHNL_CORE_PHY2IOB_C_BUFFER_DIS = PHY_CHNL_CORE_PHY2IOB_C_BUFFER_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_C = PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_C_out;
  assign PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_T = PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_T_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN = PHY_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N = PHY_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_LPBK_EN = PHY_CHNL_CORE_PHY2IOB_DW_LPBK_EN_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_RST_N = PHY_CHNL_CORE_PHY2IOB_DW_RST_N_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS = PHY_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN = PHY_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS = PHY_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_RX_LATENIN = PHY_CHNL_CORE_PHY2IOB_DW_RX_LATENIN_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN = PHY_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS = PHY_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL = PHY_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB = PHY_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS = PHY_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN = PHY_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN = PHY_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS = PHY_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_TX_LATENIN = PHY_CHNL_CORE_PHY2IOB_DW_TX_LATENIN_out;
  assign PHY_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS = PHY_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN = PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN_out;
  assign PHY_CHNL_CORE_PHY2IOB_RX_AER_DIS = PHY_CHNL_CORE_PHY2IOB_RX_AER_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_RX_CK_DIS = PHY_CHNL_CORE_PHY2IOB_RX_CK_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_RX_WDQS_DIS = PHY_CHNL_CORE_PHY2IOB_RX_WDQS_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_R_BUFFER_DIS = PHY_CHNL_CORE_PHY2IOB_R_BUFFER_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_C = PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_C_out;
  assign PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_T = PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_T_out;
  assign PHY_CHNL_CORE_PHY2IOB_SPARE = PHY_CHNL_CORE_PHY2IOB_SPARE_out;
  assign PHY_CHNL_CORE_PHY2IOB_TSTATE_C = PHY_CHNL_CORE_PHY2IOB_TSTATE_C_out;
  assign PHY_CHNL_CORE_PHY2IOB_TSTATE_T = PHY_CHNL_CORE_PHY2IOB_TSTATE_T_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_AER = PHY_CHNL_CORE_PHY2IOB_TX_AER_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_AER_DIS = PHY_CHNL_CORE_PHY2IOB_TX_AER_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_C = PHY_CHNL_CORE_PHY2IOB_TX_C_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_CKC = PHY_CHNL_CORE_PHY2IOB_TX_CKC_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_CKE = PHY_CHNL_CORE_PHY2IOB_TX_CKE_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_CKT = PHY_CHNL_CORE_PHY2IOB_TX_CKT_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_CK_DIS = PHY_CHNL_CORE_PHY2IOB_TX_CK_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_DATA_T = PHY_CHNL_CORE_PHY2IOB_TX_DATA_T_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_DBI = PHY_CHNL_CORE_PHY2IOB_TX_DBI_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE = PHY_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_DERR = PHY_CHNL_CORE_PHY2IOB_TX_DERR_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_DERR_TSTATE = PHY_CHNL_CORE_PHY2IOB_TX_DERR_TSTATE_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_DM = PHY_CHNL_CORE_PHY2IOB_TX_DM_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_DM_TSTATE = PHY_CHNL_CORE_PHY2IOB_TX_DM_TSTATE_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_DQ = PHY_CHNL_CORE_PHY2IOB_TX_DQ_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_DQS = PHY_CHNL_CORE_PHY2IOB_TX_DQS_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_DQSC = PHY_CHNL_CORE_PHY2IOB_TX_DQSC_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE = PHY_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_PAR = PHY_CHNL_CORE_PHY2IOB_TX_PAR_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE = PHY_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_R = PHY_CHNL_CORE_PHY2IOB_TX_R_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_RCX = PHY_CHNL_CORE_PHY2IOB_TX_RCX_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_RD = PHY_CHNL_CORE_PHY2IOB_TX_RD_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_RD_TSTATE = PHY_CHNL_CORE_PHY2IOB_TX_RD_TSTATE_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_WDQS_DIS = PHY_CHNL_CORE_PHY2IOB_TX_WDQS_DIS_out;
  assign PHY_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE = PHY_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE_out;
  assign PHY_CHNL_CORE_PHY2MSCLK_AW_DIS = PHY_CHNL_CORE_PHY2MSCLK_AW_DIS_out;
  assign PHY_CHNL_CORE_PHY2MSCLK_DW_DIS = PHY_CHNL_CORE_PHY2MSCLK_DW_DIS_out;
  assign PHY_CHNL_CORE_PHY2PLL_PSCLK = PHY_CHNL_CORE_PHY2PLL_PSCLK_out;
  assign PHY_CHNL_CORE_PHY2PLL_PSINCDEC = PHY_CHNL_CORE_PHY2PLL_PSINCDEC_out;
  assign PHY_CHNL_CORE_PHY2RDQSC_DW_LATENIN = PHY_CHNL_CORE_PHY2RDQSC_DW_LATENIN_out;
  assign PHY_CHNL_CORE_PHY2RDQSC_LPBK_EN = PHY_CHNL_CORE_PHY2RDQSC_LPBK_EN_out;
  assign PHY_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS = PHY_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS_out;
  assign PHY_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS = PHY_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS_out;
  assign PHY_CHNL_CORE_PHY2RDQST_DW_LATENIN = PHY_CHNL_CORE_PHY2RDQST_DW_LATENIN_out;
  assign PHY_CHNL_CORE_PHY2RDQST_LPBK_EN = PHY_CHNL_CORE_PHY2RDQST_LPBK_EN_out;
  assign PHY_CHNL_CORE_PHY2RDQST_RX_BUF_DIS = PHY_CHNL_CORE_PHY2RDQST_RX_BUF_DIS_out;
  assign PHY_CHNL_CORE_PHY2RDQST_TX_BUF_DIS = PHY_CHNL_CORE_PHY2RDQST_TX_BUF_DIS_out;
  assign PHY_CHNL_CORE_PHY2RDQS_TX_BYP_EN = PHY_CHNL_CORE_PHY2RDQS_TX_BYP_EN_out;
  assign PHY_CHNL_CORE_PHYUPD_REQ_MC2PHY_MISC = PHY_CHNL_CORE_PHYUPD_REQ_MC2PHY_MISC_out;
  assign PHY_CHNL_CORE_PHY_LP_STATE_MC2PHY_MISC = PHY_CHNL_CORE_PHY_LP_STATE_MC2PHY_MISC_out;
  assign PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_REQ = PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_REQ_out;
  assign PHY_CHNL_CORE_TAP_INST_TYPE = PHY_CHNL_CORE_TAP_INST_TYPE_out;
  assign PHY_CHNL_CORE_TEMP_MC2PHY_MISC = PHY_CHNL_CORE_TEMP_MC2PHY_MISC_out;
  assign PHY_CHNL_CORE_TRAINING_COMPLETE_MC2PHY_MISC = PHY_CHNL_CORE_TRAINING_COMPLETE_MC2PHY_MISC_out;

  assign CH0_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW_in = CH0_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW;
  assign CH0_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW_in = CH0_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW;
  assign CH0_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW_in = CH0_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW;
  assign CH0_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW_in = CH0_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW;
  assign CH0_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR_in = CH0_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR;
  assign CH0_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR_in = CH0_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR;
  assign CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR_in = CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR;
  assign CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR_in = CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR;
  assign CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR_in = CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR;
  assign CH0_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR_in = CH0_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR;
  assign CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR_in = CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR;
  assign CH1_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW_in = CH1_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW;
  assign CH1_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW_in = CH1_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW;
  assign CH1_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW_in = CH1_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW;
  assign CH1_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW_in = CH1_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW;
  assign CH1_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR_in = CH1_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR;
  assign CH1_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR_in = CH1_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR;
  assign CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR_in = CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR;
  assign CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR_in = CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR;
  assign CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR_in = CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR;
  assign CH1_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR_in = CH1_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR;
  assign CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR_in = CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR;
  assign IF_MC2PHY_BLI_DIRECT_0_BLI_CLK_in = IF_MC2PHY_BLI_DIRECT_0_BLI_CLK;
  assign IF_MC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN_in = IF_MC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN;
  assign IF_MC2PHY_BLI_DIRECT_0_NOC2PHY_in = IF_MC2PHY_BLI_DIRECT_0_NOC2PHY;
  assign IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL_in = IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL;
  assign IF_MC2PHY_BLI_DIRECT_1_BLI_CLK_in = IF_MC2PHY_BLI_DIRECT_1_BLI_CLK;
  assign IF_MC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN_in = IF_MC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN;
  assign IF_MC2PHY_BLI_DIRECT_1_NOC2PHY_in = IF_MC2PHY_BLI_DIRECT_1_NOC2PHY;
  assign IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL_in = IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL;
  assign IF_NOC2PHY_BLI_DIRECT_0_BLI_CLK_in = IF_NOC2PHY_BLI_DIRECT_0_BLI_CLK;
  assign IF_NOC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN_in = IF_NOC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN;
  assign IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY_in = IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY;
  assign IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL_in = IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL;
  assign IF_NOC2PHY_BLI_DIRECT_1_BLI_CLK_in = IF_NOC2PHY_BLI_DIRECT_1_BLI_CLK;
  assign IF_NOC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN_in = IF_NOC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN;
  assign IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY_in = IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY;
  assign IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL_in = IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL;
  assign IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RDY_in = IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RDY;
  assign IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_EN_in = IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_EN;
  assign IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_in = IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT;
  assign IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_EN_in = IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_EN;
  assign IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_in = IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID;
  assign IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RDY_in = IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RDY;
  assign IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_EN_in = IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_EN;
  assign IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_in = IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT;
  assign IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_EN_in = IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_EN;
  assign IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_in = IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID;
  assign IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RDY_in = IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RDY;
  assign IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_EN_in = IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_EN;
  assign IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_in = IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT;
  assign IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_EN_in = IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_EN;
  assign IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_in = IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID;
  assign IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RDY_in = IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RDY;
  assign IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_EN_in = IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_EN;
  assign IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_in = IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT;
  assign IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_EN_in = IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_EN;
  assign IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_in = IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID;
  assign IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN_in = IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN;
  assign IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_in = IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN;
  assign IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN_in = IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN;
  assign IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_in = IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN;
  assign IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN_in = IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN;
  assign IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_in = IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN;
  assign IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN_in = IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN;
  assign IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_in = IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN;
  assign PHY_CHNL_CORE_AW_CK_DIS_MC2PHY_MISC_in = PHY_CHNL_CORE_AW_CK_DIS_MC2PHY_MISC;
  assign PHY_CHNL_CORE_AW_TX_INDX_LD_MC2PHY_MISC_in = PHY_CHNL_CORE_AW_TX_INDX_LD_MC2PHY_MISC;
  assign PHY_CHNL_CORE_CTRLUPD_REQ_MC2PHY_MISC_in = PHY_CHNL_CORE_CTRLUPD_REQ_MC2PHY_MISC;
  assign PHY_CHNL_CORE_DEBUG_DW_SELECT_in = PHY_CHNL_CORE_DEBUG_DW_SELECT;
  assign PHY_CHNL_CORE_DEBUG_OUT_in = PHY_CHNL_CORE_DEBUG_OUT;
  assign PHY_CHNL_CORE_DFI_CATTRIP_in = PHY_CHNL_CORE_DFI_CATTRIP;
  assign PHY_CHNL_CORE_DFI_CLK_IN_in = PHY_CHNL_CORE_DFI_CLK_IN;
  assign PHY_CHNL_CORE_DFI_TEMP_in = PHY_CHNL_CORE_DFI_TEMP;
  assign PHY_CHNL_CORE_DW_RX_INDX_LD_MC2PHY_MISC_in = PHY_CHNL_CORE_DW_RX_INDX_LD_MC2PHY_MISC;
  assign PHY_CHNL_CORE_DW_TX_INDX_LD_MC2PHY_MISC_in = PHY_CHNL_CORE_DW_TX_INDX_LD_MC2PHY_MISC;
  assign PHY_CHNL_CORE_HBM_CHNL_NUM_in = PHY_CHNL_CORE_HBM_CHNL_NUM;
  assign PHY_CHNL_CORE_HBM_HS_CLK_in = PHY_CHNL_CORE_HBM_HS_CLK;
  assign PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_IN_in = PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_IN;
  assign PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_LD_in = PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_LD;
  assign PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_MODE_in = PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_MODE;
  assign PHY_CHNL_CORE_HBM_PHY_TRFC_INDX_in = PHY_CHNL_CORE_HBM_PHY_TRFC_INDX;
  assign PHY_CHNL_CORE_HBM_PICLK_in = PHY_CHNL_CORE_HBM_PICLK;
  assign PHY_CHNL_CORE_HBM_RDQS_TRNG_GNT_in = PHY_CHNL_CORE_HBM_RDQS_TRNG_GNT;
  assign PHY_CHNL_CORE_HBM_TILE_RST_N_in = PHY_CHNL_CORE_HBM_TILE_RST_N;
  assign PHY_CHNL_CORE_HBM_WS_CLK_in = PHY_CHNL_CORE_HBM_WS_CLK;
  assign PHY_CHNL_CORE_HDLL2PHY_DL_LPF_DAT_in = PHY_CHNL_CORE_HDLL2PHY_DL_LPF_DAT;
  assign PHY_CHNL_CORE_HDLL2PHY_DL_LPF_RDY_in = PHY_CHNL_CORE_HDLL2PHY_DL_LPF_RDY;
  assign PHY_CHNL_CORE_HDLL2PHY_LOCKED_in = PHY_CHNL_CORE_HDLL2PHY_LOCKED;
  assign PHY_CHNL_CORE_INIT_START_MC2PHY_MISC_in = PHY_CHNL_CORE_INIT_START_MC2PHY_MISC;
  assign PHY_CHNL_CORE_INT_PHY2IOB_TX_AER_in = PHY_CHNL_CORE_INT_PHY2IOB_TX_AER;
  assign PHY_CHNL_CORE_INT_PHY2IOB_TX_DERR_in = PHY_CHNL_CORE_INT_PHY2IOB_TX_DERR;
  assign PHY_CHNL_CORE_IOB2PHY_RX_AW_AERR_in = PHY_CHNL_CORE_IOB2PHY_RX_AW_AERR;
  assign PHY_CHNL_CORE_IOB2PHY_RX_AW_CK_in = PHY_CHNL_CORE_IOB2PHY_RX_AW_CK;
  assign PHY_CHNL_CORE_IOB2PHY_RX_AW_RC_in = PHY_CHNL_CORE_IOB2PHY_RX_AW_RC;
  assign PHY_CHNL_CORE_IOB2PHY_RX_DW_DBI_in = PHY_CHNL_CORE_IOB2PHY_RX_DW_DBI;
  assign PHY_CHNL_CORE_IOB2PHY_RX_DW_DERR_in = PHY_CHNL_CORE_IOB2PHY_RX_DW_DERR;
  assign PHY_CHNL_CORE_IOB2PHY_RX_DW_DM_in = PHY_CHNL_CORE_IOB2PHY_RX_DW_DM;
  assign PHY_CHNL_CORE_IOB2PHY_RX_DW_DQ_in = PHY_CHNL_CORE_IOB2PHY_RX_DW_DQ;
  assign PHY_CHNL_CORE_IOB2PHY_RX_DW_PAR_in = PHY_CHNL_CORE_IOB2PHY_RX_DW_PAR;
  assign PHY_CHNL_CORE_IOB2PHY_RX_DW_RD_in = PHY_CHNL_CORE_IOB2PHY_RX_DW_RD;
  assign PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQSC_in = PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQSC;
  assign PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQST_in = PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQST;
  assign PHY_CHNL_CORE_IOB2PHY_RX_STBC_in = PHY_CHNL_CORE_IOB2PHY_RX_STBC;
  assign PHY_CHNL_CORE_IOB2PHY_RX_STB_in = PHY_CHNL_CORE_IOB2PHY_RX_STB;
  assign PHY_CHNL_CORE_LP_PWR_E_REQ_MC2PHY_MISC_in = PHY_CHNL_CORE_LP_PWR_E_REQ_MC2PHY_MISC;
  assign PHY_CHNL_CORE_LP_PWR_X_REQ_MC2PHY_MISC_in = PHY_CHNL_CORE_LP_PWR_X_REQ_MC2PHY_MISC;
  assign PHY_CHNL_CORE_LP_SR_E_REQ_MC2PHY_MISC_in = PHY_CHNL_CORE_LP_SR_E_REQ_MC2PHY_MISC;
  assign PHY_CHNL_CORE_MS2PHY_RX_CATTRIP_in = PHY_CHNL_CORE_MS2PHY_RX_CATTRIP;
  assign PHY_CHNL_CORE_MS2PHY_RX_TEMP_in = PHY_CHNL_CORE_MS2PHY_RX_TEMP;
  assign PHY_CHNL_CORE_PHYUPD_ACK_MC2PHY_MISC_in = PHY_CHNL_CORE_PHYUPD_ACK_MC2PHY_MISC;
  assign PHY_CHNL_CORE_PHY_NPI_PRESET_N_in = PHY_CHNL_CORE_PHY_NPI_PRESET_N;
  assign PHY_CHNL_CORE_PWRDWN_in = PHY_CHNL_CORE_PWRDWN;
  assign PHY_CHNL_CORE_RD_LFSR_CMPR_DT_VLD_in = PHY_CHNL_CORE_RD_LFSR_CMPR_DT_VLD;
  assign PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_GNT_in = PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_GNT;
  assign PHY_CHNL_CORE_SYS_RST1_N_in = PHY_CHNL_CORE_SYS_RST1_N;
  assign PHY_CHNL_CORE_SYS_RST2_N_in = PHY_CHNL_CORE_SYS_RST2_N;
  assign PHY_CHNL_CORE_SYS_RST3_N_in = PHY_CHNL_CORE_SYS_RST3_N;
  assign PHY_CHNL_CORE_TAP_ADDR_in = PHY_CHNL_CORE_TAP_ADDR;
  assign PHY_CHNL_CORE_TAP_CAPTUREWR_in = PHY_CHNL_CORE_TAP_CAPTUREWR;
  assign PHY_CHNL_CORE_TAP_SHIFTWR_in = PHY_CHNL_CORE_TAP_SHIFTWR;
  assign PHY_CHNL_CORE_TAP_UPDATEWR_in = PHY_CHNL_CORE_TAP_UPDATEWR;
  assign PHY_CHNL_CORE_TAP_WSI_in = PHY_CHNL_CORE_TAP_WSI;
  assign TO_PHY_0_in = TO_PHY_0;
  assign TO_PHY_1_in = TO_PHY_1;
  assign TO_PHY_2_in = TO_PHY_2;
  assign TO_PHY_3_in = TO_PHY_3;

`ifndef XIL_XECLIB
  reg attr_test;
  reg attr_err;
  
  initial begin
  trig_attr = 1'b0;
  `ifdef XIL_ATTR_TEST
    attr_test = 1'b1;
  `else
    attr_test = 1'b0;
  `endif
    attr_err = 1'b0;
    #1;
    trig_attr = ~trig_attr;
  end
`endif

`ifndef XIL_XECLIB
  always @ (trig_attr) begin
    #1;
    if ((attr_test == 1'b1) ||
        ((SIM_MODEL_TYPE_REG != "RTL") &&
         (SIM_MODEL_TYPE_REG != "BFM"))) begin
      $display("Error: [Unisim %s-251] SIM_MODEL_TYPE attribute is set to %s.  Legal values for this attribute are RTL or BFM. Instance: %m", MODULE_NAME, SIM_MODEL_TYPE_REG);
      attr_err = 1'b1;
    end
    
    if (attr_err == 1'b1) #1 $finish;
  end
`endif



generate
if (SIM_MODEL_TYPE == "RTL") begin : generate_block1
  SIP_HBM_PHY_CHNL SIP_HBM_PHY_CHNL_INST (
    .CFG_00 (CFG_00_REG),
    .CFG_01 (CFG_01_REG),
    .CFG_02 (CFG_02_REG),
    .CFG_03 (CFG_03_REG),
    .CFG_04 (CFG_04_REG),
    .CFG_05 (CFG_05_REG),
    .CFG_06 (CFG_06_REG),
    .CFG_07 (CFG_07_REG),
    .CFG_08 (CFG_08_REG),
    .CFG_09 (CFG_09_REG),
    .CFG_10 (CFG_10_REG),
    .CFG_100 (CFG_100_REG),
    .CFG_101 (CFG_101_REG),
    .CFG_102 (CFG_102_REG),
    .CFG_103 (CFG_103_REG),
    .CFG_104 (CFG_104_REG),
    .CFG_105 (CFG_105_REG),
    .CFG_106 (CFG_106_REG),
    .CFG_107 (CFG_107_REG),
    .CFG_108 (CFG_108_REG),
    .CFG_109 (CFG_109_REG),
    .CFG_11 (CFG_11_REG),
    .CFG_110 (CFG_110_REG),
    .CFG_111 (CFG_111_REG),
    .CFG_112 (CFG_112_REG),
    .CFG_113 (CFG_113_REG),
    .CFG_114 (CFG_114_REG),
    .CFG_115 (CFG_115_REG),
    .CFG_116 (CFG_116_REG),
    .CFG_117 (CFG_117_REG),
    .CFG_118 (CFG_118_REG),
    .CFG_119 (CFG_119_REG),
    .CFG_12 (CFG_12_REG),
    .CFG_120 (CFG_120_REG),
    .CFG_121 (CFG_121_REG),
    .CFG_122 (CFG_122_REG),
    .CFG_123 (CFG_123_REG),
    .CFG_124 (CFG_124_REG),
    .CFG_125 (CFG_125_REG),
    .CFG_126 (CFG_126_REG),
    .CFG_127 (CFG_127_REG),
    .CFG_128 (CFG_128_REG),
    .CFG_129 (CFG_129_REG),
    .CFG_13 (CFG_13_REG),
    .CFG_130 (CFG_130_REG),
    .CFG_131 (CFG_131_REG),
    .CFG_132 (CFG_132_REG),
    .CFG_133 (CFG_133_REG),
    .CFG_134 (CFG_134_REG),
    .CFG_135 (CFG_135_REG),
    .CFG_136 (CFG_136_REG),
    .CFG_137 (CFG_137_REG),
    .CFG_138 (CFG_138_REG),
    .CFG_139 (CFG_139_REG),
    .CFG_14 (CFG_14_REG),
    .CFG_140 (CFG_140_REG),
    .CFG_141 (CFG_141_REG),
    .CFG_142 (CFG_142_REG),
    .CFG_143 (CFG_143_REG),
    .CFG_144 (CFG_144_REG),
    .CFG_145 (CFG_145_REG),
    .CFG_146 (CFG_146_REG),
    .CFG_147 (CFG_147_REG),
    .CFG_148 (CFG_148_REG),
    .CFG_149 (CFG_149_REG),
    .CFG_15 (CFG_15_REG),
    .CFG_16 (CFG_16_REG),
    .CFG_17 (CFG_17_REG),
    .CFG_18 (CFG_18_REG),
    .CFG_19 (CFG_19_REG),
    .CFG_20 (CFG_20_REG),
    .CFG_21 (CFG_21_REG),
    .CFG_22 (CFG_22_REG),
    .CFG_23 (CFG_23_REG),
    .CFG_24 (CFG_24_REG),
    .CFG_25 (CFG_25_REG),
    .CFG_26 (CFG_26_REG),
    .CFG_27 (CFG_27_REG),
    .CFG_28 (CFG_28_REG),
    .CFG_29 (CFG_29_REG),
    .CFG_30 (CFG_30_REG),
    .CFG_31 (CFG_31_REG),
    .CFG_32 (CFG_32_REG),
    .CFG_33 (CFG_33_REG),
    .CFG_34 (CFG_34_REG),
    .CFG_35 (CFG_35_REG),
    .CFG_36 (CFG_36_REG),
    .CFG_37 (CFG_37_REG),
    .CFG_38 (CFG_38_REG),
    .CFG_39 (CFG_39_REG),
    .CFG_40 (CFG_40_REG),
    .CFG_41 (CFG_41_REG),
    .CFG_42 (CFG_42_REG),
    .CFG_43 (CFG_43_REG),
    .CFG_44 (CFG_44_REG),
    .CFG_45 (CFG_45_REG),
    .CFG_46 (CFG_46_REG),
    .CFG_47 (CFG_47_REG),
    .CFG_48 (CFG_48_REG),
    .CFG_49 (CFG_49_REG),
    .CFG_50 (CFG_50_REG),
    .CFG_51 (CFG_51_REG),
    .CFG_52 (CFG_52_REG),
    .CFG_53 (CFG_53_REG),
    .CFG_54 (CFG_54_REG),
    .CFG_55 (CFG_55_REG),
    .CFG_56 (CFG_56_REG),
    .CFG_57 (CFG_57_REG),
    .CFG_58 (CFG_58_REG),
    .CFG_59 (CFG_59_REG),
    .CFG_60 (CFG_60_REG),
    .CFG_61 (CFG_61_REG),
    .CFG_62 (CFG_62_REG),
    .CFG_63 (CFG_63_REG),
    .CFG_64 (CFG_64_REG),
    .CFG_65 (CFG_65_REG),
    .CFG_66 (CFG_66_REG),
    .CFG_67 (CFG_67_REG),
    .CFG_68 (CFG_68_REG),
    .CFG_69 (CFG_69_REG),
    .CFG_70 (CFG_70_REG),
    .CFG_71 (CFG_71_REG),
    .CFG_72 (CFG_72_REG),
    .CFG_73 (CFG_73_REG),
    .CFG_74 (CFG_74_REG),
    .CFG_75 (CFG_75_REG),
    .CFG_76 (CFG_76_REG),
    .CFG_77 (CFG_77_REG),
    .CFG_78 (CFG_78_REG),
    .CFG_79 (CFG_79_REG),
    .CFG_80 (CFG_80_REG),
    .CFG_81 (CFG_81_REG),
    .CFG_82 (CFG_82_REG),
    .CFG_83 (CFG_83_REG),
    .CFG_84 (CFG_84_REG),
    .CFG_85 (CFG_85_REG),
    .CFG_86 (CFG_86_REG),
    .CFG_87 (CFG_87_REG),
    .CFG_88 (CFG_88_REG),
    .CFG_89 (CFG_89_REG),
    .CFG_90 (CFG_90_REG),
    .CFG_91 (CFG_91_REG),
    .CFG_92 (CFG_92_REG),
    .CFG_93 (CFG_93_REG),
    .CFG_94 (CFG_94_REG),
    .CFG_95 (CFG_95_REG),
    .CFG_96 (CFG_96_REG),
    .CFG_97 (CFG_97_REG),
    .CFG_98 (CFG_98_REG),
    .CFG_99 (CFG_99_REG),
    .CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI (CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI_out),
    .CH0_PHY_CHNL_CORE_DFI_CLK_NOC2PHY_BLI (CH0_PHY_CHNL_CORE_DFI_CLK_NOC2PHY_BLI_out),
    .CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD (CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD_out),
    .CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD (CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD_out),
    .CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD (CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD_out),
    .CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD (CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD_out),
    .CH0_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD (CH0_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD_out),
    .CH0_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR_out),
    .CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD (CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD_out),
    .CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD (CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD_out),
    .CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD (CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD_out),
    .CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD (CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD_out),
    .CH1_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD (CH1_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD_out),
    .CH1_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR_out),
    .IF_MC2PHY_BLI_DIRECT_0_DFI_CLK (IF_MC2PHY_BLI_DIRECT_0_DFI_CLK_out),
    .IF_MC2PHY_BLI_DIRECT_0_DFI_RST_N (IF_MC2PHY_BLI_DIRECT_0_DFI_RST_N_out),
    .IF_MC2PHY_BLI_DIRECT_0_PHY2NOC (IF_MC2PHY_BLI_DIRECT_0_PHY2NOC_out),
    .IF_MC2PHY_BLI_DIRECT_0_PHY2NOC_MISC (IF_MC2PHY_BLI_DIRECT_0_PHY2NOC_MISC_out),
    .IF_MC2PHY_BLI_DIRECT_1_DFI_CLK (IF_MC2PHY_BLI_DIRECT_1_DFI_CLK_out),
    .IF_MC2PHY_BLI_DIRECT_1_DFI_RST_N (IF_MC2PHY_BLI_DIRECT_1_DFI_RST_N_out),
    .IF_MC2PHY_BLI_DIRECT_1_PHY2NOC (IF_MC2PHY_BLI_DIRECT_1_PHY2NOC_out),
    .IF_MC2PHY_BLI_DIRECT_1_PHY2NOC_MISC (IF_MC2PHY_BLI_DIRECT_1_PHY2NOC_MISC_out),
    .IF_NOC2PHY_BLI_DIRECT_0_DFI_CLK (IF_NOC2PHY_BLI_DIRECT_0_DFI_CLK_out),
    .IF_NOC2PHY_BLI_DIRECT_0_DFI_RST_N (IF_NOC2PHY_BLI_DIRECT_0_DFI_RST_N_out),
    .IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC (IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC_out),
    .IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC_MISC (IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC_MISC_out),
    .IF_NOC2PHY_BLI_DIRECT_1_DFI_CLK (IF_NOC2PHY_BLI_DIRECT_1_DFI_CLK_out),
    .IF_NOC2PHY_BLI_DIRECT_1_DFI_RST_N (IF_NOC2PHY_BLI_DIRECT_1_DFI_RST_N_out),
    .IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC (IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC_out),
    .IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC_MISC (IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC_MISC_out),
    .IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN (IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN_out),
    .IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN (IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN_out),
    .IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN (IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN_out),
    .IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN (IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN_out),
    .IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN (IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN_out),
    .IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN (IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN_out),
    .IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN (IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN_out),
    .IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN (IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN_out),
    .IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RDY (IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RDY_out),
    .IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT (IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT_out),
    .IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT_EN (IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT_EN_out),
    .IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID (IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID_out),
    .IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID_EN (IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID_EN_out),
    .IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RDY (IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RDY_out),
    .IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT (IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT_out),
    .IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT_EN (IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT_EN_out),
    .IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID (IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID_out),
    .IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID_EN (IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID_EN_out),
    .IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RDY (IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RDY_out),
    .IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT (IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT_out),
    .IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT_EN (IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT_EN_out),
    .IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID (IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID_out),
    .IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID_EN (IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID_EN_out),
    .IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RDY (IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RDY_out),
    .IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT (IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT_out),
    .IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT_EN (IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT_EN_out),
    .IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID (IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID_out),
    .IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID_EN (IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID_EN_out),
    .PHY_CHNL_CORE_AW_AERR_N_MC2PHY_MISC (PHY_CHNL_CORE_AW_AERR_N_MC2PHY_MISC_out),
    .PHY_CHNL_CORE_CATTRIP_MC2PHY_MISC (PHY_CHNL_CORE_CATTRIP_MC2PHY_MISC_out),
    .PHY_CHNL_CORE_CHNL_EN (PHY_CHNL_CORE_CHNL_EN_out),
    .PHY_CHNL_CORE_CTRLUPD_ACK_MC2PHY_MISC (PHY_CHNL_CORE_CTRLUPD_ACK_MC2PHY_MISC_out),
    .PHY_CHNL_CORE_DEBUG_BUS_TRFC_GEN (PHY_CHNL_CORE_DEBUG_BUS_TRFC_GEN_out),
    .PHY_CHNL_CORE_DELTA_CALC_DEBUG_BUS (PHY_CHNL_CORE_DELTA_CALC_DEBUG_BUS_out),
    .PHY_CHNL_CORE_DFI_CLK_OUT (PHY_CHNL_CORE_DFI_CLK_OUT_out),
    .PHY_CHNL_CORE_DFI_RST_N (PHY_CHNL_CORE_DFI_RST_N_out),
    .PHY_CHNL_CORE_DW_DBI_BYTE_DISABLE_MC2PHY_MISC (PHY_CHNL_CORE_DW_DBI_BYTE_DISABLE_MC2PHY_MISC_out),
    .PHY_CHNL_CORE_HBM_CORE_SOFT_RST (PHY_CHNL_CORE_HBM_CORE_SOFT_RST_out),
    .PHY_CHNL_CORE_HBM_RDQS_TRNG_REQ (PHY_CHNL_CORE_HBM_RDQS_TRNG_REQ_out),
    .PHY_CHNL_CORE_INIT_COMPLETE_MC2PHY_MISC (PHY_CHNL_CORE_INIT_COMPLETE_MC2PHY_MISC_out),
    .PHY_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN (PHY_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN_out),
    .PHY_CHNL_CORE_PHY2DLL_DQSC_LD (PHY_CHNL_CORE_PHY2DLL_DQSC_LD_out),
    .PHY_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN (PHY_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN_out),
    .PHY_CHNL_CORE_PHY2DLL_DQST_LD (PHY_CHNL_CORE_PHY2DLL_DQST_LD_out),
    .PHY_CHNL_CORE_PHY2DLL_MC_FDLY (PHY_CHNL_CORE_PHY2DLL_MC_FDLY_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_AER_TSTATE (PHY_CHNL_CORE_PHY2IOB_AW_AER_TSTATE_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_CK_TSTATE (PHY_CHNL_CORE_PHY2IOB_AW_CK_TSTATE_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_DCC_SEL (PHY_CHNL_CORE_PHY2IOB_AW_DCC_SEL_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN (PHY_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N (PHY_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_LPBK_EN (PHY_CHNL_CORE_PHY2IOB_AW_LPBK_EN_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_MC_FDLY (PHY_CHNL_CORE_PHY2IOB_AW_MC_FDLY_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_RST_N (PHY_CHNL_CORE_PHY2IOB_AW_RST_N_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS (PHY_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN (PHY_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_RX_LATENIN (PHY_CHNL_CORE_PHY2IOB_AW_RX_LATENIN_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN (PHY_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL (PHY_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB (PHY_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_TSTATE (PHY_CHNL_CORE_PHY2IOB_AW_TSTATE_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN (PHY_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN (PHY_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN_out),
    .PHY_CHNL_CORE_PHY2IOB_AW_TX_LATENIN (PHY_CHNL_CORE_PHY2IOB_AW_TX_LATENIN_out),
    .PHY_CHNL_CORE_PHY2IOB_C_BUFFER_DIS (PHY_CHNL_CORE_PHY2IOB_C_BUFFER_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_C (PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_C_out),
    .PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_T (PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_T_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN (PHY_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N (PHY_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_LPBK_EN (PHY_CHNL_CORE_PHY2IOB_DW_LPBK_EN_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_RST_N (PHY_CHNL_CORE_PHY2IOB_DW_RST_N_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS (PHY_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN (PHY_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS (PHY_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_RX_LATENIN (PHY_CHNL_CORE_PHY2IOB_DW_RX_LATENIN_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN (PHY_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS (PHY_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL (PHY_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB (PHY_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS (PHY_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN (PHY_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN (PHY_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS (PHY_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_TX_LATENIN (PHY_CHNL_CORE_PHY2IOB_DW_TX_LATENIN_out),
    .PHY_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS (PHY_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN (PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN_out),
    .PHY_CHNL_CORE_PHY2IOB_RX_AER_DIS (PHY_CHNL_CORE_PHY2IOB_RX_AER_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_RX_CK_DIS (PHY_CHNL_CORE_PHY2IOB_RX_CK_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_RX_WDQS_DIS (PHY_CHNL_CORE_PHY2IOB_RX_WDQS_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_R_BUFFER_DIS (PHY_CHNL_CORE_PHY2IOB_R_BUFFER_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_C (PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_C_out),
    .PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_T (PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_T_out),
    .PHY_CHNL_CORE_PHY2IOB_SPARE (PHY_CHNL_CORE_PHY2IOB_SPARE_out),
    .PHY_CHNL_CORE_PHY2IOB_TSTATE_C (PHY_CHNL_CORE_PHY2IOB_TSTATE_C_out),
    .PHY_CHNL_CORE_PHY2IOB_TSTATE_T (PHY_CHNL_CORE_PHY2IOB_TSTATE_T_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_AER (PHY_CHNL_CORE_PHY2IOB_TX_AER_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_AER_DIS (PHY_CHNL_CORE_PHY2IOB_TX_AER_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_C (PHY_CHNL_CORE_PHY2IOB_TX_C_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_CKC (PHY_CHNL_CORE_PHY2IOB_TX_CKC_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_CKE (PHY_CHNL_CORE_PHY2IOB_TX_CKE_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_CKT (PHY_CHNL_CORE_PHY2IOB_TX_CKT_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_CK_DIS (PHY_CHNL_CORE_PHY2IOB_TX_CK_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_DATA_T (PHY_CHNL_CORE_PHY2IOB_TX_DATA_T_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_DBI (PHY_CHNL_CORE_PHY2IOB_TX_DBI_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_DERR (PHY_CHNL_CORE_PHY2IOB_TX_DERR_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_DERR_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_DERR_TSTATE_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_DM (PHY_CHNL_CORE_PHY2IOB_TX_DM_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_DM_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_DM_TSTATE_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_DQ (PHY_CHNL_CORE_PHY2IOB_TX_DQ_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_DQS (PHY_CHNL_CORE_PHY2IOB_TX_DQS_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_DQSC (PHY_CHNL_CORE_PHY2IOB_TX_DQSC_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_PAR (PHY_CHNL_CORE_PHY2IOB_TX_PAR_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_R (PHY_CHNL_CORE_PHY2IOB_TX_R_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_RCX (PHY_CHNL_CORE_PHY2IOB_TX_RCX_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_RD (PHY_CHNL_CORE_PHY2IOB_TX_RD_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_RD_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_RD_TSTATE_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_WDQS_DIS (PHY_CHNL_CORE_PHY2IOB_TX_WDQS_DIS_out),
    .PHY_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE_out),
    .PHY_CHNL_CORE_PHY2MSCLK_AW_DIS (PHY_CHNL_CORE_PHY2MSCLK_AW_DIS_out),
    .PHY_CHNL_CORE_PHY2MSCLK_DW_DIS (PHY_CHNL_CORE_PHY2MSCLK_DW_DIS_out),
    .PHY_CHNL_CORE_PHY2PLL_PSCLK (PHY_CHNL_CORE_PHY2PLL_PSCLK_out),
    .PHY_CHNL_CORE_PHY2PLL_PSINCDEC (PHY_CHNL_CORE_PHY2PLL_PSINCDEC_out),
    .PHY_CHNL_CORE_PHY2RDQSC_DW_LATENIN (PHY_CHNL_CORE_PHY2RDQSC_DW_LATENIN_out),
    .PHY_CHNL_CORE_PHY2RDQSC_LPBK_EN (PHY_CHNL_CORE_PHY2RDQSC_LPBK_EN_out),
    .PHY_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS (PHY_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS_out),
    .PHY_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS (PHY_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS_out),
    .PHY_CHNL_CORE_PHY2RDQST_DW_LATENIN (PHY_CHNL_CORE_PHY2RDQST_DW_LATENIN_out),
    .PHY_CHNL_CORE_PHY2RDQST_LPBK_EN (PHY_CHNL_CORE_PHY2RDQST_LPBK_EN_out),
    .PHY_CHNL_CORE_PHY2RDQST_RX_BUF_DIS (PHY_CHNL_CORE_PHY2RDQST_RX_BUF_DIS_out),
    .PHY_CHNL_CORE_PHY2RDQST_TX_BUF_DIS (PHY_CHNL_CORE_PHY2RDQST_TX_BUF_DIS_out),
    .PHY_CHNL_CORE_PHY2RDQS_TX_BYP_EN (PHY_CHNL_CORE_PHY2RDQS_TX_BYP_EN_out),
    .PHY_CHNL_CORE_PHYUPD_REQ_MC2PHY_MISC (PHY_CHNL_CORE_PHYUPD_REQ_MC2PHY_MISC_out),
    .PHY_CHNL_CORE_PHY_LP_STATE_MC2PHY_MISC (PHY_CHNL_CORE_PHY_LP_STATE_MC2PHY_MISC_out),
    .PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_REQ (PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_REQ_out),
    .PHY_CHNL_CORE_TAP_INST_TYPE (PHY_CHNL_CORE_TAP_INST_TYPE_out),
    .PHY_CHNL_CORE_TEMP_MC2PHY_MISC (PHY_CHNL_CORE_TEMP_MC2PHY_MISC_out),
    .PHY_CHNL_CORE_TRAINING_COMPLETE_MC2PHY_MISC (PHY_CHNL_CORE_TRAINING_COMPLETE_MC2PHY_MISC_out),
    .CH0_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW (CH0_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW_in),
    .CH0_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW (CH0_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW_in),
    .CH0_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW (CH0_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW_in),
    .CH0_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW (CH0_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW_in),
    .CH0_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR_in),
    .CH0_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR_in),
    .CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR_in),
    .CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR_in),
    .CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR_in),
    .CH0_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR_in),
    .CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR_in),
    .CH1_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW (CH1_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW_in),
    .CH1_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW (CH1_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW_in),
    .CH1_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW (CH1_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW_in),
    .CH1_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW (CH1_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW_in),
    .CH1_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR_in),
    .CH1_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR_in),
    .CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR_in),
    .CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR_in),
    .CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR_in),
    .CH1_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR_in),
    .CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR_in),
    .IF_MC2PHY_BLI_DIRECT_0_BLI_CLK (IF_MC2PHY_BLI_DIRECT_0_BLI_CLK_in),
    .IF_MC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN (IF_MC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN_in),
    .IF_MC2PHY_BLI_DIRECT_0_NOC2PHY (IF_MC2PHY_BLI_DIRECT_0_NOC2PHY_in),
    .IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL (IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL_in),
    .IF_MC2PHY_BLI_DIRECT_1_BLI_CLK (IF_MC2PHY_BLI_DIRECT_1_BLI_CLK_in),
    .IF_MC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN (IF_MC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN_in),
    .IF_MC2PHY_BLI_DIRECT_1_NOC2PHY (IF_MC2PHY_BLI_DIRECT_1_NOC2PHY_in),
    .IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL (IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL_in),
    .IF_NOC2PHY_BLI_DIRECT_0_BLI_CLK (IF_NOC2PHY_BLI_DIRECT_0_BLI_CLK_in),
    .IF_NOC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN (IF_NOC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN_in),
    .IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY (IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY_in),
    .IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL (IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL_in),
    .IF_NOC2PHY_BLI_DIRECT_1_BLI_CLK (IF_NOC2PHY_BLI_DIRECT_1_BLI_CLK_in),
    .IF_NOC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN (IF_NOC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN_in),
    .IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY (IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY_in),
    .IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL (IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL_in),
    .IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RDY (IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RDY_in),
    .IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT (IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_in),
    .IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_EN (IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_EN_in),
    .IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID (IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_in),
    .IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_EN (IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_EN_in),
    .IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RDY (IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RDY_in),
    .IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT (IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_in),
    .IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_EN (IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_EN_in),
    .IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID (IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_in),
    .IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_EN (IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_EN_in),
    .IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RDY (IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RDY_in),
    .IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT (IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_in),
    .IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_EN (IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_EN_in),
    .IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID (IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_in),
    .IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_EN (IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_EN_in),
    .IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RDY (IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RDY_in),
    .IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT (IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_in),
    .IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_EN (IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_EN_in),
    .IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID (IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_in),
    .IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_EN (IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_EN_in),
    .IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN (IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_in),
    .IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN (IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN_in),
    .IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN (IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_in),
    .IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN (IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN_in),
    .IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN (IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_in),
    .IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN (IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN_in),
    .IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN (IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_in),
    .IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN (IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN_in),
    .PHY_CHNL_CORE_AW_CK_DIS_MC2PHY_MISC (PHY_CHNL_CORE_AW_CK_DIS_MC2PHY_MISC_in),
    .PHY_CHNL_CORE_AW_TX_INDX_LD_MC2PHY_MISC (PHY_CHNL_CORE_AW_TX_INDX_LD_MC2PHY_MISC_in),
    .PHY_CHNL_CORE_CTRLUPD_REQ_MC2PHY_MISC (PHY_CHNL_CORE_CTRLUPD_REQ_MC2PHY_MISC_in),
    .PHY_CHNL_CORE_DEBUG_DW_SELECT (PHY_CHNL_CORE_DEBUG_DW_SELECT_in),
    .PHY_CHNL_CORE_DEBUG_OUT (PHY_CHNL_CORE_DEBUG_OUT_in),
    .PHY_CHNL_CORE_DFI_CATTRIP (PHY_CHNL_CORE_DFI_CATTRIP_in),
    .PHY_CHNL_CORE_DFI_CLK_IN (PHY_CHNL_CORE_DFI_CLK_IN_in),
    .PHY_CHNL_CORE_DFI_TEMP (PHY_CHNL_CORE_DFI_TEMP_in),
    .PHY_CHNL_CORE_DW_RX_INDX_LD_MC2PHY_MISC (PHY_CHNL_CORE_DW_RX_INDX_LD_MC2PHY_MISC_in),
    .PHY_CHNL_CORE_DW_TX_INDX_LD_MC2PHY_MISC (PHY_CHNL_CORE_DW_TX_INDX_LD_MC2PHY_MISC_in),
    .PHY_CHNL_CORE_HBM_CHNL_NUM (PHY_CHNL_CORE_HBM_CHNL_NUM_in),
    .PHY_CHNL_CORE_HBM_HS_CLK (PHY_CHNL_CORE_HBM_HS_CLK_in),
    .PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_IN (PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_IN_in),
    .PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_LD (PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_LD_in),
    .PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_MODE (PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_MODE_in),
    .PHY_CHNL_CORE_HBM_PHY_TRFC_INDX (PHY_CHNL_CORE_HBM_PHY_TRFC_INDX_in),
    .PHY_CHNL_CORE_HBM_PICLK (PHY_CHNL_CORE_HBM_PICLK_in),
    .PHY_CHNL_CORE_HBM_RDQS_TRNG_GNT (PHY_CHNL_CORE_HBM_RDQS_TRNG_GNT_in),
    .PHY_CHNL_CORE_HBM_TILE_RST_N (PHY_CHNL_CORE_HBM_TILE_RST_N_in),
    .PHY_CHNL_CORE_HBM_WS_CLK (PHY_CHNL_CORE_HBM_WS_CLK_in),
    .PHY_CHNL_CORE_HDLL2PHY_DL_LPF_DAT (PHY_CHNL_CORE_HDLL2PHY_DL_LPF_DAT_in),
    .PHY_CHNL_CORE_HDLL2PHY_DL_LPF_RDY (PHY_CHNL_CORE_HDLL2PHY_DL_LPF_RDY_in),
    .PHY_CHNL_CORE_HDLL2PHY_LOCKED (PHY_CHNL_CORE_HDLL2PHY_LOCKED_in),
    .PHY_CHNL_CORE_INIT_START_MC2PHY_MISC (PHY_CHNL_CORE_INIT_START_MC2PHY_MISC_in),
    .PHY_CHNL_CORE_INT_PHY2IOB_TX_AER (PHY_CHNL_CORE_INT_PHY2IOB_TX_AER_in),
    .PHY_CHNL_CORE_INT_PHY2IOB_TX_DERR (PHY_CHNL_CORE_INT_PHY2IOB_TX_DERR_in),
    .PHY_CHNL_CORE_IOB2PHY_RX_AW_AERR (PHY_CHNL_CORE_IOB2PHY_RX_AW_AERR_in),
    .PHY_CHNL_CORE_IOB2PHY_RX_AW_CK (PHY_CHNL_CORE_IOB2PHY_RX_AW_CK_in),
    .PHY_CHNL_CORE_IOB2PHY_RX_AW_RC (PHY_CHNL_CORE_IOB2PHY_RX_AW_RC_in),
    .PHY_CHNL_CORE_IOB2PHY_RX_DW_DBI (PHY_CHNL_CORE_IOB2PHY_RX_DW_DBI_in),
    .PHY_CHNL_CORE_IOB2PHY_RX_DW_DERR (PHY_CHNL_CORE_IOB2PHY_RX_DW_DERR_in),
    .PHY_CHNL_CORE_IOB2PHY_RX_DW_DM (PHY_CHNL_CORE_IOB2PHY_RX_DW_DM_in),
    .PHY_CHNL_CORE_IOB2PHY_RX_DW_DQ (PHY_CHNL_CORE_IOB2PHY_RX_DW_DQ_in),
    .PHY_CHNL_CORE_IOB2PHY_RX_DW_PAR (PHY_CHNL_CORE_IOB2PHY_RX_DW_PAR_in),
    .PHY_CHNL_CORE_IOB2PHY_RX_DW_RD (PHY_CHNL_CORE_IOB2PHY_RX_DW_RD_in),
    .PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQSC (PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQSC_in),
    .PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQST (PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQST_in),
    .PHY_CHNL_CORE_IOB2PHY_RX_STB (PHY_CHNL_CORE_IOB2PHY_RX_STB_in),
    .PHY_CHNL_CORE_IOB2PHY_RX_STBC (PHY_CHNL_CORE_IOB2PHY_RX_STBC_in),
    .PHY_CHNL_CORE_LP_PWR_E_REQ_MC2PHY_MISC (PHY_CHNL_CORE_LP_PWR_E_REQ_MC2PHY_MISC_in),
    .PHY_CHNL_CORE_LP_PWR_X_REQ_MC2PHY_MISC (PHY_CHNL_CORE_LP_PWR_X_REQ_MC2PHY_MISC_in),
    .PHY_CHNL_CORE_LP_SR_E_REQ_MC2PHY_MISC (PHY_CHNL_CORE_LP_SR_E_REQ_MC2PHY_MISC_in),
    .PHY_CHNL_CORE_MS2PHY_RX_CATTRIP (PHY_CHNL_CORE_MS2PHY_RX_CATTRIP_in),
    .PHY_CHNL_CORE_MS2PHY_RX_TEMP (PHY_CHNL_CORE_MS2PHY_RX_TEMP_in),
    .PHY_CHNL_CORE_PHYUPD_ACK_MC2PHY_MISC (PHY_CHNL_CORE_PHYUPD_ACK_MC2PHY_MISC_in),
    .PHY_CHNL_CORE_PHY_NPI_PRESET_N (PHY_CHNL_CORE_PHY_NPI_PRESET_N_in),
    .PHY_CHNL_CORE_PWRDWN (PHY_CHNL_CORE_PWRDWN_in),
    .PHY_CHNL_CORE_RD_LFSR_CMPR_DT_VLD (PHY_CHNL_CORE_RD_LFSR_CMPR_DT_VLD_in),
    .PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_GNT (PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_GNT_in),
    .PHY_CHNL_CORE_SYS_RST1_N (PHY_CHNL_CORE_SYS_RST1_N_in),
    .PHY_CHNL_CORE_SYS_RST2_N (PHY_CHNL_CORE_SYS_RST2_N_in),
    .PHY_CHNL_CORE_SYS_RST3_N (PHY_CHNL_CORE_SYS_RST3_N_in),
    .PHY_CHNL_CORE_TAP_ADDR (PHY_CHNL_CORE_TAP_ADDR_in),
    .PHY_CHNL_CORE_TAP_CAPTUREWR (PHY_CHNL_CORE_TAP_CAPTUREWR_in),
    .PHY_CHNL_CORE_TAP_SHIFTWR (PHY_CHNL_CORE_TAP_SHIFTWR_in),
    .PHY_CHNL_CORE_TAP_UPDATEWR (PHY_CHNL_CORE_TAP_UPDATEWR_in),
    .PHY_CHNL_CORE_TAP_WSI (PHY_CHNL_CORE_TAP_WSI_in),
    .TO_PHY_0 (TO_PHY_0_in),
    .TO_PHY_1 (TO_PHY_1_in),
    .TO_PHY_2 (TO_PHY_2_in),
    .TO_PHY_3 (TO_PHY_3_in),
    .GSR (glblGSR)
  );
end else if(SIM_MODEL_TYPE == "BFM") begin: generate_block1
 BM_HBM_PHY_CHNL #(
      .CFG_00 (CFG_00),
      .CFG_01 (CFG_01),
      .CFG_02 (CFG_02),
      .CFG_03 (CFG_03),
      .CFG_04 (CFG_04),
      .CFG_05 (CFG_05),
      .CFG_06 (CFG_06),
      .CFG_07 (CFG_07),
      .CFG_08 (CFG_08),
      .CFG_09 (CFG_09),
      .CFG_10 (CFG_10),
      .CFG_100 (CFG_100),
      .CFG_101 (CFG_101),
      .CFG_102 (CFG_102),
      .CFG_103 (CFG_103),
      .CFG_104 (CFG_104),
      .CFG_105 (CFG_105),
      .CFG_106 (CFG_106),
      .CFG_107 (CFG_107),
      .CFG_108 (CFG_108),
      .CFG_109 (CFG_109),
      .CFG_11 (CFG_11),
      .CFG_110 (CFG_110),
      .CFG_111 (CFG_111),
      .CFG_112 (CFG_112),
      .CFG_113 (CFG_113),
      .CFG_114 (CFG_114),
      .CFG_115 (CFG_115),
      .CFG_116 (CFG_116),
      .CFG_117 (CFG_117),
      .CFG_118 (CFG_118),
      .CFG_119 (CFG_119),
      .CFG_12 (CFG_12),
      .CFG_120 (CFG_120),
      .CFG_121 (CFG_121),
      .CFG_122 (CFG_122),
      .CFG_123 (CFG_123),
      .CFG_124 (CFG_124),
      .CFG_125 (CFG_125),
      .CFG_126 (CFG_126),
      .CFG_127 (CFG_127),
      .CFG_128 (CFG_128),
      .CFG_129 (CFG_129),
      .CFG_13 (CFG_13),
      .CFG_130 (CFG_130),
      .CFG_131 (CFG_131),
      .CFG_132 (CFG_132),
      .CFG_133 (CFG_133),
      .CFG_134 (CFG_134),
      .CFG_135 (CFG_135),
      .CFG_136 (CFG_136),
      .CFG_137 (CFG_137),
      .CFG_138 (CFG_138),
      .CFG_139 (CFG_139),
      .CFG_14 (CFG_14),
      .CFG_140 (CFG_140),
      .CFG_141 (CFG_141),
      .CFG_142 (CFG_142),
      .CFG_143 (CFG_143),
      .CFG_144 (CFG_144),
      .CFG_145 (CFG_145),
      .CFG_146 (CFG_146),
      .CFG_147 (CFG_147),
      .CFG_148 (CFG_148),
      .CFG_149 (CFG_149),
      .CFG_15 (CFG_15),
      .CFG_16 (CFG_16),
      .CFG_17 (CFG_17),
      .CFG_18 (CFG_18),
      .CFG_19 (CFG_19),
      .CFG_20 (CFG_20),
      .CFG_21 (CFG_21),
      .CFG_23 (CFG_23),
      .CFG_24 (CFG_24),
      .CFG_25 (CFG_25),
      .CFG_26 (CFG_26),
      .CFG_27 (CFG_27),
      .CFG_28 (CFG_28),
      .CFG_29 (CFG_29),
      .CFG_30 (CFG_30),
      .CFG_31 (CFG_31),
      .CFG_32 (CFG_32),
      .CFG_33 (CFG_33),
      .CFG_34 (CFG_34),
      .CFG_35 (CFG_35),
      .CFG_36 (CFG_36),
      .CFG_37 (CFG_37),
      .CFG_38 (CFG_38),
      .CFG_39 (CFG_39),
      .CFG_40 (CFG_40),
      .CFG_41 (CFG_41),
      .CFG_42 (CFG_42),
      .CFG_43 (CFG_43),
      .CFG_44 (CFG_44),
      .CFG_45 (CFG_45),
      .CFG_46 (CFG_46),
      .CFG_47 (CFG_47),
      .CFG_48 (CFG_48),
      .CFG_49 (CFG_49),
      .CFG_50 (CFG_50),
      .CFG_51 (CFG_51),
      .CFG_52 (CFG_52),
      .CFG_53 (CFG_53),
      .CFG_54 (CFG_54),
      .CFG_55 (CFG_55),
      .CFG_56 (CFG_56),
      .CFG_57 (CFG_57),
      .CFG_58 (CFG_58),
      .CFG_59 (CFG_59),
      .CFG_60 (CFG_60),
      .CFG_61 (CFG_61),
      .CFG_62 (CFG_62),
      .CFG_63 (CFG_63),
      .CFG_64 (CFG_64),
      .CFG_65 (CFG_65),
      .CFG_66 (CFG_66),
      .CFG_67 (CFG_67),
      .CFG_68 (CFG_68),
      .CFG_69 (CFG_69),
      .CFG_70 (CFG_70),
      .CFG_71 (CFG_71),
      .CFG_72 (CFG_72),
      .CFG_73 (CFG_73),
      .CFG_74 (CFG_74),
      .CFG_75 (CFG_75),
      .CFG_76 (CFG_76),
      .CFG_77 (CFG_77),
      .CFG_78 (CFG_78),
      .CFG_79 (CFG_79),
      .CFG_80 (CFG_80),
      .CFG_81 (CFG_81),
      .CFG_82 (CFG_82),
      .CFG_83 (CFG_83),
      .CFG_84 (CFG_84),
      .CFG_85 (CFG_85),
      .CFG_86 (CFG_86),
      .CFG_87 (CFG_87),
      .CFG_88 (CFG_88),
      .CFG_89 (CFG_89),
      .CFG_90 (CFG_90),
      .CFG_91 (CFG_91),
      .CFG_92 (CFG_92),
      .CFG_93 (CFG_93),
      .CFG_94 (CFG_94),
      .CFG_95 (CFG_95),
      .CFG_96 (CFG_96),
      .CFG_97 (CFG_97),
      .CFG_98 (CFG_98),
      .CFG_99 (CFG_99)
) BM_HBM_PHY_CHNL_INST (
      .CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI (CH0_PHY_CHNL_CORE_DFI_CLK_MC2PHY_BLI),
      .CH0_PHY_CHNL_CORE_DFI_CLK_NOC2PHY_BLI (CH0_PHY_CHNL_CORE_DFI_CLK_NOC2PHY_BLI),
      .CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD (CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD),
      .CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD (CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD),
      .CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD (CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD),
      .CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD (CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD),
      .CH0_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD (CH0_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD),
      .CH0_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR),
      .CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD (CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_RD),
      .CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD (CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_RD),
      .CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD (CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_RD),
      .CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD (CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_RD),
      .CH1_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD (CH1_PHY_CHNL_CORE_DW_RDDATA_VALID_MC2PHY_DFI_RD),
      .CH1_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_WDATA_DERR_MC2PHY_DFI_WR),
      .IF_MC2PHY_BLI_DIRECT_0_DFI_CLK (IF_MC2PHY_BLI_DIRECT_0_DFI_CLK),
      .IF_MC2PHY_BLI_DIRECT_0_DFI_RST_N (IF_MC2PHY_BLI_DIRECT_0_DFI_RST_N),
      .IF_MC2PHY_BLI_DIRECT_0_PHY2NOC (IF_MC2PHY_BLI_DIRECT_0_PHY2NOC),
      .IF_MC2PHY_BLI_DIRECT_0_PHY2NOC_MISC (IF_MC2PHY_BLI_DIRECT_0_PHY2NOC_MISC),
      .IF_MC2PHY_BLI_DIRECT_1_DFI_CLK (IF_MC2PHY_BLI_DIRECT_1_DFI_CLK),
      .IF_MC2PHY_BLI_DIRECT_1_DFI_RST_N (IF_MC2PHY_BLI_DIRECT_1_DFI_RST_N),
      .IF_MC2PHY_BLI_DIRECT_1_PHY2NOC (IF_MC2PHY_BLI_DIRECT_1_PHY2NOC),
      .IF_MC2PHY_BLI_DIRECT_1_PHY2NOC_MISC (IF_MC2PHY_BLI_DIRECT_1_PHY2NOC_MISC),
      .IF_NOC2PHY_BLI_DIRECT_0_DFI_CLK (IF_NOC2PHY_BLI_DIRECT_0_DFI_CLK),
      .IF_NOC2PHY_BLI_DIRECT_0_DFI_RST_N (IF_NOC2PHY_BLI_DIRECT_0_DFI_RST_N),
      .IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC (IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC),
      .IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC_MISC (IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC_MISC),
      .IF_NOC2PHY_BLI_DIRECT_1_DFI_CLK (IF_NOC2PHY_BLI_DIRECT_1_DFI_CLK),
      .IF_NOC2PHY_BLI_DIRECT_1_DFI_RST_N (IF_NOC2PHY_BLI_DIRECT_1_DFI_RST_N),
      .IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC (IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC),
      .IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC_MISC (IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC_MISC),
      .IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN (IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN),
      .IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN (IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN),
      .IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN (IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN),
      .IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN (IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN),
      .IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN (IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN),
      .IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN (IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN),
      .IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN (IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN),
      .IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN (IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN),
      .IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RDY (IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RDY),
      .IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT (IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT),
      .IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT_EN (IF_PHY2NOC_NPP_DIRECT_0_NOC_FLIT_EN),
      .IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID (IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID),
      .IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID_EN (IF_PHY2NOC_NPP_DIRECT_0_NOC_VALID_EN),
      .IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RDY (IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RDY),
      .IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT (IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT),
      .IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT_EN (IF_PHY2NOC_NPP_DIRECT_1_NOC_FLIT_EN),
      .IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID (IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID),
      .IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID_EN (IF_PHY2NOC_NPP_DIRECT_1_NOC_VALID_EN),
      .IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RDY (IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RDY),
      .IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT (IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT),
      .IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT_EN (IF_PHY2NOC_NPP_DIRECT_2_NOC_FLIT_EN),
      .IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID (IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID),
      .IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID_EN (IF_PHY2NOC_NPP_DIRECT_2_NOC_VALID_EN),
      .IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RDY (IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RDY),
      .IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT (IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT),
      .IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT_EN (IF_PHY2NOC_NPP_DIRECT_3_NOC_FLIT_EN),
      .IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID (IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID),
      .IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID_EN (IF_PHY2NOC_NPP_DIRECT_3_NOC_VALID_EN),
      .PHY_CHNL_CORE_AW_AERR_N_MC2PHY_MISC (PHY_CHNL_CORE_AW_AERR_N_MC2PHY_MISC),
      .PHY_CHNL_CORE_CATTRIP_MC2PHY_MISC (PHY_CHNL_CORE_CATTRIP_MC2PHY_MISC),
      .PHY_CHNL_CORE_CHNL_EN (PHY_CHNL_CORE_CHNL_EN),
      .PHY_CHNL_CORE_CTRLUPD_ACK_MC2PHY_MISC (PHY_CHNL_CORE_CTRLUPD_ACK_MC2PHY_MISC),
      .PHY_CHNL_CORE_DEBUG_BUS_TRFC_GEN (PHY_CHNL_CORE_DEBUG_BUS_TRFC_GEN),
      .PHY_CHNL_CORE_DELTA_CALC_DEBUG_BUS (PHY_CHNL_CORE_DELTA_CALC_DEBUG_BUS),
      .PHY_CHNL_CORE_DFI_CLK_OUT (PHY_CHNL_CORE_DFI_CLK_OUT),
      .PHY_CHNL_CORE_DFI_RST_N (PHY_CHNL_CORE_DFI_RST_N),
      .PHY_CHNL_CORE_DW_DBI_BYTE_DISABLE_MC2PHY_MISC (PHY_CHNL_CORE_DW_DBI_BYTE_DISABLE_MC2PHY_MISC),
      .PHY_CHNL_CORE_HBM_CORE_SOFT_RST (PHY_CHNL_CORE_HBM_CORE_SOFT_RST),
      .PHY_CHNL_CORE_HBM_RDQS_TRNG_REQ (PHY_CHNL_CORE_HBM_RDQS_TRNG_REQ),
      .PHY_CHNL_CORE_INIT_COMPLETE_MC2PHY_MISC (PHY_CHNL_CORE_INIT_COMPLETE_MC2PHY_MISC),
      .PHY_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN (PHY_CHNL_CORE_PHY2DLL_DQSC_CNTVALUEIN),
      .PHY_CHNL_CORE_PHY2DLL_DQSC_LD (PHY_CHNL_CORE_PHY2DLL_DQSC_LD),
      .PHY_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN (PHY_CHNL_CORE_PHY2DLL_DQST_CNTVALUEIN),
      .PHY_CHNL_CORE_PHY2DLL_DQST_LD (PHY_CHNL_CORE_PHY2DLL_DQST_LD),
      .PHY_CHNL_CORE_PHY2DLL_MC_FDLY (PHY_CHNL_CORE_PHY2DLL_MC_FDLY),
      .PHY_CHNL_CORE_PHY2IOB_AW_AER_TSTATE (PHY_CHNL_CORE_PHY2IOB_AW_AER_TSTATE),
      .PHY_CHNL_CORE_PHY2IOB_AW_CK_TSTATE (PHY_CHNL_CORE_PHY2IOB_AW_CK_TSTATE),
      .PHY_CHNL_CORE_PHY2IOB_AW_DCC_SEL (PHY_CHNL_CORE_PHY2IOB_AW_DCC_SEL),
      .PHY_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN (PHY_CHNL_CORE_PHY2IOB_AW_DFT_PNDRV_EN),
      .PHY_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N (PHY_CHNL_CORE_PHY2IOB_AW_DIV2_RST_N),
      .PHY_CHNL_CORE_PHY2IOB_AW_LPBK_EN (PHY_CHNL_CORE_PHY2IOB_AW_LPBK_EN),
      .PHY_CHNL_CORE_PHY2IOB_AW_MC_FDLY (PHY_CHNL_CORE_PHY2IOB_AW_MC_FDLY),
      .PHY_CHNL_CORE_PHY2IOB_AW_RST_N (PHY_CHNL_CORE_PHY2IOB_AW_RST_N),
      .PHY_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS (PHY_CHNL_CORE_PHY2IOB_AW_RX_BUF_DIS),
      .PHY_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN (PHY_CHNL_CORE_PHY2IOB_AW_RX_BYP_EN),
      .PHY_CHNL_CORE_PHY2IOB_AW_RX_LATENIN (PHY_CHNL_CORE_PHY2IOB_AW_RX_LATENIN),
      .PHY_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN (PHY_CHNL_CORE_PHY2IOB_AW_RX_LPWR_EN),
      .PHY_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL (PHY_CHNL_CORE_PHY2IOB_AW_RX_TX_DLY_SEL),
      .PHY_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB (PHY_CHNL_CORE_PHY2IOB_AW_SNEAK_ENB),
      .PHY_CHNL_CORE_PHY2IOB_AW_TSTATE (PHY_CHNL_CORE_PHY2IOB_AW_TSTATE),
      .PHY_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN (PHY_CHNL_CORE_PHY2IOB_AW_TX_BYP_EN),
      .PHY_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN (PHY_CHNL_CORE_PHY2IOB_AW_TX_CLK_INV_EN),
      .PHY_CHNL_CORE_PHY2IOB_AW_TX_LATENIN (PHY_CHNL_CORE_PHY2IOB_AW_TX_LATENIN),
      .PHY_CHNL_CORE_PHY2IOB_C_BUFFER_DIS (PHY_CHNL_CORE_PHY2IOB_C_BUFFER_DIS),
      .PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_C (PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_C),
      .PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_T (PHY_CHNL_CORE_PHY2IOB_DFT_PNDRV_EN_T),
      .PHY_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN (PHY_CHNL_CORE_PHY2IOB_DW_DFT_PNDRV_EN),
      .PHY_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N (PHY_CHNL_CORE_PHY2IOB_DW_DIV2_RST_N),
      .PHY_CHNL_CORE_PHY2IOB_DW_LPBK_EN (PHY_CHNL_CORE_PHY2IOB_DW_LPBK_EN),
      .PHY_CHNL_CORE_PHY2IOB_DW_RST_N (PHY_CHNL_CORE_PHY2IOB_DW_RST_N),
      .PHY_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS (PHY_CHNL_CORE_PHY2IOB_DW_RX_BUF_DIS),
      .PHY_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN (PHY_CHNL_CORE_PHY2IOB_DW_RX_BYP_EN),
      .PHY_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS (PHY_CHNL_CORE_PHY2IOB_DW_RX_DER_DIS),
      .PHY_CHNL_CORE_PHY2IOB_DW_RX_LATENIN (PHY_CHNL_CORE_PHY2IOB_DW_RX_LATENIN),
      .PHY_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN (PHY_CHNL_CORE_PHY2IOB_DW_RX_LPWR_EN),
      .PHY_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS (PHY_CHNL_CORE_PHY2IOB_DW_RX_PAR_DIS),
      .PHY_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL (PHY_CHNL_CORE_PHY2IOB_DW_RX_TX_DLY_SEL),
      .PHY_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB (PHY_CHNL_CORE_PHY2IOB_DW_SNEAK_ENB),
      .PHY_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS (PHY_CHNL_CORE_PHY2IOB_DW_TX_BUF_DIS),
      .PHY_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN (PHY_CHNL_CORE_PHY2IOB_DW_TX_BYP_EN),
      .PHY_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN (PHY_CHNL_CORE_PHY2IOB_DW_TX_CLK_INV_EN),
      .PHY_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS (PHY_CHNL_CORE_PHY2IOB_DW_TX_DER_DIS),
      .PHY_CHNL_CORE_PHY2IOB_DW_TX_LATENIN (PHY_CHNL_CORE_PHY2IOB_DW_TX_LATENIN),
      .PHY_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS (PHY_CHNL_CORE_PHY2IOB_DW_TX_PAR_DIS),
      .PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN (PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN),
      .PHY_CHNL_CORE_PHY2IOB_RX_AER_DIS (PHY_CHNL_CORE_PHY2IOB_RX_AER_DIS),
      .PHY_CHNL_CORE_PHY2IOB_RX_CK_DIS (PHY_CHNL_CORE_PHY2IOB_RX_CK_DIS),
      .PHY_CHNL_CORE_PHY2IOB_RX_WDQS_DIS (PHY_CHNL_CORE_PHY2IOB_RX_WDQS_DIS),
      .PHY_CHNL_CORE_PHY2IOB_R_BUFFER_DIS (PHY_CHNL_CORE_PHY2IOB_R_BUFFER_DIS),
      .PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_C (PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_C),
      .PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_T (PHY_CHNL_CORE_PHY2IOB_SNEAK_ENB_T),
      .PHY_CHNL_CORE_PHY2IOB_SPARE (PHY_CHNL_CORE_PHY2IOB_SPARE),
      .PHY_CHNL_CORE_PHY2IOB_TSTATE_C (PHY_CHNL_CORE_PHY2IOB_TSTATE_C),
      .PHY_CHNL_CORE_PHY2IOB_TSTATE_T (PHY_CHNL_CORE_PHY2IOB_TSTATE_T),
      .PHY_CHNL_CORE_PHY2IOB_TX_AER (PHY_CHNL_CORE_PHY2IOB_TX_AER),
      .PHY_CHNL_CORE_PHY2IOB_TX_AER_DIS (PHY_CHNL_CORE_PHY2IOB_TX_AER_DIS),
      .PHY_CHNL_CORE_PHY2IOB_TX_C (PHY_CHNL_CORE_PHY2IOB_TX_C),
      .PHY_CHNL_CORE_PHY2IOB_TX_CKC (PHY_CHNL_CORE_PHY2IOB_TX_CKC),
      .PHY_CHNL_CORE_PHY2IOB_TX_CKE (PHY_CHNL_CORE_PHY2IOB_TX_CKE),
      .PHY_CHNL_CORE_PHY2IOB_TX_CKT (PHY_CHNL_CORE_PHY2IOB_TX_CKT),
      .PHY_CHNL_CORE_PHY2IOB_TX_CK_DIS (PHY_CHNL_CORE_PHY2IOB_TX_CK_DIS),
      .PHY_CHNL_CORE_PHY2IOB_TX_DATA_T (PHY_CHNL_CORE_PHY2IOB_TX_DATA_T),
      .PHY_CHNL_CORE_PHY2IOB_TX_DBI (PHY_CHNL_CORE_PHY2IOB_TX_DBI),
      .PHY_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_DBI_TSTATE),
      .PHY_CHNL_CORE_PHY2IOB_TX_DERR (PHY_CHNL_CORE_PHY2IOB_TX_DERR),
      .PHY_CHNL_CORE_PHY2IOB_TX_DERR_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_DERR_TSTATE),
      .PHY_CHNL_CORE_PHY2IOB_TX_DM (PHY_CHNL_CORE_PHY2IOB_TX_DM),
      .PHY_CHNL_CORE_PHY2IOB_TX_DM_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_DM_TSTATE),
      .PHY_CHNL_CORE_PHY2IOB_TX_DQ (PHY_CHNL_CORE_PHY2IOB_TX_DQ),
      .PHY_CHNL_CORE_PHY2IOB_TX_DQS (PHY_CHNL_CORE_PHY2IOB_TX_DQS),
      .PHY_CHNL_CORE_PHY2IOB_TX_DQSC (PHY_CHNL_CORE_PHY2IOB_TX_DQSC),
      .PHY_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_DQ_TSTATE),
      .PHY_CHNL_CORE_PHY2IOB_TX_PAR (PHY_CHNL_CORE_PHY2IOB_TX_PAR),
      .PHY_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_PAR_TSTATE),
      .PHY_CHNL_CORE_PHY2IOB_TX_R (PHY_CHNL_CORE_PHY2IOB_TX_R),
      .PHY_CHNL_CORE_PHY2IOB_TX_RCX (PHY_CHNL_CORE_PHY2IOB_TX_RCX),
      .PHY_CHNL_CORE_PHY2IOB_TX_RD (PHY_CHNL_CORE_PHY2IOB_TX_RD),
      .PHY_CHNL_CORE_PHY2IOB_TX_RD_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_RD_TSTATE),
      .PHY_CHNL_CORE_PHY2IOB_TX_WDQS_DIS (PHY_CHNL_CORE_PHY2IOB_TX_WDQS_DIS),
      .PHY_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE (PHY_CHNL_CORE_PHY2IOB_TX_WDQS_TSTATE),
      .PHY_CHNL_CORE_PHY2MSCLK_AW_DIS (PHY_CHNL_CORE_PHY2MSCLK_AW_DIS),
      .PHY_CHNL_CORE_PHY2MSCLK_DW_DIS (PHY_CHNL_CORE_PHY2MSCLK_DW_DIS),
      .PHY_CHNL_CORE_PHY2PLL_PSCLK (PHY_CHNL_CORE_PHY2PLL_PSCLK),
      .PHY_CHNL_CORE_PHY2PLL_PSINCDEC (PHY_CHNL_CORE_PHY2PLL_PSINCDEC),
      .PHY_CHNL_CORE_PHY2RDQSC_DW_LATENIN (PHY_CHNL_CORE_PHY2RDQSC_DW_LATENIN),
      .PHY_CHNL_CORE_PHY2RDQSC_LPBK_EN (PHY_CHNL_CORE_PHY2RDQSC_LPBK_EN),
      .PHY_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS (PHY_CHNL_CORE_PHY2RDQSC_RX_BUF_DIS),
      .PHY_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS (PHY_CHNL_CORE_PHY2RDQSC_TX_BUF_DIS),
      .PHY_CHNL_CORE_PHY2RDQST_DW_LATENIN (PHY_CHNL_CORE_PHY2RDQST_DW_LATENIN),
      .PHY_CHNL_CORE_PHY2RDQST_LPBK_EN (PHY_CHNL_CORE_PHY2RDQST_LPBK_EN),
      .PHY_CHNL_CORE_PHY2RDQST_RX_BUF_DIS (PHY_CHNL_CORE_PHY2RDQST_RX_BUF_DIS),
      .PHY_CHNL_CORE_PHY2RDQST_TX_BUF_DIS (PHY_CHNL_CORE_PHY2RDQST_TX_BUF_DIS),
      .PHY_CHNL_CORE_PHY2RDQS_TX_BYP_EN (PHY_CHNL_CORE_PHY2RDQS_TX_BYP_EN),
      .PHY_CHNL_CORE_PHYUPD_REQ_MC2PHY_MISC (PHY_CHNL_CORE_PHYUPD_REQ_MC2PHY_MISC),
      .PHY_CHNL_CORE_PHY_LP_STATE_MC2PHY_MISC (PHY_CHNL_CORE_PHY_LP_STATE_MC2PHY_MISC),
      .PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_REQ (PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_REQ),
      .PHY_CHNL_CORE_TAP_INST_TYPE (PHY_CHNL_CORE_TAP_INST_TYPE),
      .PHY_CHNL_CORE_TEMP_MC2PHY_MISC (PHY_CHNL_CORE_TEMP_MC2PHY_MISC),
      .PHY_CHNL_CORE_TRAINING_COMPLETE_MC2PHY_MISC (PHY_CHNL_CORE_TRAINING_COMPLETE_MC2PHY_MISC),
      .CH0_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW (CH0_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW),
      .CH0_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW (CH0_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW),
      .CH0_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW (CH0_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW),
      .CH0_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW (CH0_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW),
      .CH0_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR),
      .CH0_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR),
      .CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR),
      .CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR),
      .CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR),
      .CH0_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR),
      .CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR (CH0_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR),
      .CH1_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW (CH1_PHY_CHNL_CORE_AW_CKE_MC2PHY_DFI_AW),
      .CH1_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW (CH1_PHY_CHNL_CORE_AW_CK_MC2PHY_DFI_AW),
      .CH1_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW (CH1_PHY_CHNL_CORE_AW_COL_MC2PHY_DFI_AW),
      .CH1_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW (CH1_PHY_CHNL_CORE_AW_ROW_MC2PHY_DFI_AW),
      .CH1_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_DATA_DQS_MC2PHY_DFI_WR),
      .CH1_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_DATA_DQ_EN_MC2PHY_DFI_WR),
      .CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_DATA_MC2PHY_DFI_WR),
      .CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_DBI_MC2PHY_DFI_WR),
      .CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_MASK_MC2PHY_DFI_WR),
      .CH1_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_PAR_EN_MC2PHY_DFI_WR),
      .CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR (CH1_PHY_CHNL_CORE_DW_PAR_MC2PHY_DFI_WR),
      .IF_MC2PHY_BLI_DIRECT_0_BLI_CLK (IF_MC2PHY_BLI_DIRECT_0_BLI_CLK),
      .IF_MC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN (IF_MC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN),
      .IF_MC2PHY_BLI_DIRECT_0_NOC2PHY (IF_MC2PHY_BLI_DIRECT_0_NOC2PHY),
      .IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL (IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL),
      .IF_MC2PHY_BLI_DIRECT_1_BLI_CLK (IF_MC2PHY_BLI_DIRECT_1_BLI_CLK),
      .IF_MC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN (IF_MC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN),
      .IF_MC2PHY_BLI_DIRECT_1_NOC2PHY (IF_MC2PHY_BLI_DIRECT_1_NOC2PHY),
      .IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL (IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL),
      .IF_NOC2PHY_BLI_DIRECT_0_BLI_CLK (IF_NOC2PHY_BLI_DIRECT_0_BLI_CLK),
      .IF_NOC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN (IF_NOC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN),
      .IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY (IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY),
      .IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL (IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL),
      .IF_NOC2PHY_BLI_DIRECT_1_BLI_CLK (IF_NOC2PHY_BLI_DIRECT_1_BLI_CLK),
      .IF_NOC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN (IF_NOC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN),
      .IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY (IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY),
      .IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL (IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL),
      .IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RDY (IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RDY),
      .IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT (IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT),
      .IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_EN (IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_EN),
      .IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID (IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID),
      .IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_EN (IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_EN),
      .IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RDY (IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RDY),
      .IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT (IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT),
      .IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_EN (IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_EN),
      .IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID (IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID),
      .IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_EN (IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_EN),
      .IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RDY (IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RDY),
      .IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT (IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT),
      .IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_EN (IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_EN),
      .IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID (IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID),
      .IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_EN (IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_EN),
      .IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RDY (IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RDY),
      .IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT (IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT),
      .IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_EN (IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_EN),
      .IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID (IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID),
      .IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_EN (IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_EN),
      .IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN (IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN),
      .IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN (IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN),
      .IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN (IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN),
      .IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN (IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN),
      .IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN (IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN),
      .IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN (IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN),
      .IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN (IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN),
      .IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN (IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN),
      .PHY_CHNL_CORE_AW_CK_DIS_MC2PHY_MISC (PHY_CHNL_CORE_AW_CK_DIS_MC2PHY_MISC),
      .PHY_CHNL_CORE_AW_TX_INDX_LD_MC2PHY_MISC (PHY_CHNL_CORE_AW_TX_INDX_LD_MC2PHY_MISC),
      .PHY_CHNL_CORE_CTRLUPD_REQ_MC2PHY_MISC (PHY_CHNL_CORE_CTRLUPD_REQ_MC2PHY_MISC),
      .PHY_CHNL_CORE_DEBUG_DW_SELECT (PHY_CHNL_CORE_DEBUG_DW_SELECT),
      .PHY_CHNL_CORE_DEBUG_OUT (PHY_CHNL_CORE_DEBUG_OUT),
      .PHY_CHNL_CORE_DFI_CATTRIP (PHY_CHNL_CORE_DFI_CATTRIP),
      .PHY_CHNL_CORE_DFI_CLK_IN (PHY_CHNL_CORE_DFI_CLK_IN),
      .PHY_CHNL_CORE_DFI_TEMP (PHY_CHNL_CORE_DFI_TEMP),
      .PHY_CHNL_CORE_DW_RX_INDX_LD_MC2PHY_MISC (PHY_CHNL_CORE_DW_RX_INDX_LD_MC2PHY_MISC),
      .PHY_CHNL_CORE_DW_TX_INDX_LD_MC2PHY_MISC (PHY_CHNL_CORE_DW_TX_INDX_LD_MC2PHY_MISC),
      .PHY_CHNL_CORE_HBM_CHNL_NUM (PHY_CHNL_CORE_HBM_CHNL_NUM),
      .PHY_CHNL_CORE_HBM_HS_CLK (PHY_CHNL_CORE_HBM_HS_CLK),
      .PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_IN (PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_IN),
      .PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_LD (PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_LD),
      .PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_MODE (PHY_CHNL_CORE_HBM_PHY_TRFC_DBG_MODE),
      .PHY_CHNL_CORE_HBM_PHY_TRFC_INDX (PHY_CHNL_CORE_HBM_PHY_TRFC_INDX),
      .PHY_CHNL_CORE_HBM_PICLK (PHY_CHNL_CORE_HBM_PICLK),
      .PHY_CHNL_CORE_HBM_RDQS_TRNG_GNT (PHY_CHNL_CORE_HBM_RDQS_TRNG_GNT),
      .PHY_CHNL_CORE_HBM_TILE_RST_N (PHY_CHNL_CORE_HBM_TILE_RST_N),
      .PHY_CHNL_CORE_HBM_WS_CLK (PHY_CHNL_CORE_HBM_WS_CLK),
      .PHY_CHNL_CORE_HDLL2PHY_DL_LPF_DAT (PHY_CHNL_CORE_HDLL2PHY_DL_LPF_DAT),
      .PHY_CHNL_CORE_HDLL2PHY_DL_LPF_RDY (PHY_CHNL_CORE_HDLL2PHY_DL_LPF_RDY),
      .PHY_CHNL_CORE_HDLL2PHY_LOCKED (PHY_CHNL_CORE_HDLL2PHY_LOCKED),
      .PHY_CHNL_CORE_INIT_START_MC2PHY_MISC (PHY_CHNL_CORE_INIT_START_MC2PHY_MISC),
      .PHY_CHNL_CORE_INT_PHY2IOB_TX_AER (PHY_CHNL_CORE_INT_PHY2IOB_TX_AER),
      .PHY_CHNL_CORE_INT_PHY2IOB_TX_DERR (PHY_CHNL_CORE_INT_PHY2IOB_TX_DERR),
      .PHY_CHNL_CORE_IOB2PHY_RX_AW_AERR (PHY_CHNL_CORE_IOB2PHY_RX_AW_AERR),
      .PHY_CHNL_CORE_IOB2PHY_RX_AW_CK (PHY_CHNL_CORE_IOB2PHY_RX_AW_CK),
      .PHY_CHNL_CORE_IOB2PHY_RX_AW_RC (PHY_CHNL_CORE_IOB2PHY_RX_AW_RC),
      .PHY_CHNL_CORE_IOB2PHY_RX_DW_DBI (PHY_CHNL_CORE_IOB2PHY_RX_DW_DBI),
      .PHY_CHNL_CORE_IOB2PHY_RX_DW_DERR (PHY_CHNL_CORE_IOB2PHY_RX_DW_DERR),
      .PHY_CHNL_CORE_IOB2PHY_RX_DW_DM (PHY_CHNL_CORE_IOB2PHY_RX_DW_DM),
      .PHY_CHNL_CORE_IOB2PHY_RX_DW_DQ (PHY_CHNL_CORE_IOB2PHY_RX_DW_DQ),
      .PHY_CHNL_CORE_IOB2PHY_RX_DW_PAR (PHY_CHNL_CORE_IOB2PHY_RX_DW_PAR),
      .PHY_CHNL_CORE_IOB2PHY_RX_DW_RD (PHY_CHNL_CORE_IOB2PHY_RX_DW_RD),
      .PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQSC (PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQSC),
      .PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQST (PHY_CHNL_CORE_IOB2PHY_RX_DW_WDQST),
      .PHY_CHNL_CORE_IOB2PHY_RX_STB (PHY_CHNL_CORE_IOB2PHY_RX_STB),
      .PHY_CHNL_CORE_IOB2PHY_RX_STBC (PHY_CHNL_CORE_IOB2PHY_RX_STBC),
      .PHY_CHNL_CORE_LP_PWR_E_REQ_MC2PHY_MISC (PHY_CHNL_CORE_LP_PWR_E_REQ_MC2PHY_MISC),
      .PHY_CHNL_CORE_LP_PWR_X_REQ_MC2PHY_MISC (PHY_CHNL_CORE_LP_PWR_X_REQ_MC2PHY_MISC),
      .PHY_CHNL_CORE_LP_SR_E_REQ_MC2PHY_MISC (PHY_CHNL_CORE_LP_SR_E_REQ_MC2PHY_MISC),
      .PHY_CHNL_CORE_MS2PHY_RX_CATTRIP (PHY_CHNL_CORE_MS2PHY_RX_CATTRIP),
      .PHY_CHNL_CORE_MS2PHY_RX_TEMP (PHY_CHNL_CORE_MS2PHY_RX_TEMP),
      .PHY_CHNL_CORE_PHYUPD_ACK_MC2PHY_MISC (PHY_CHNL_CORE_PHYUPD_ACK_MC2PHY_MISC),
      .PHY_CHNL_CORE_PHY_NPI_PRESET_N (PHY_CHNL_CORE_PHY_NPI_PRESET_N),
      .PHY_CHNL_CORE_PWRDWN (PHY_CHNL_CORE_PWRDWN),
      .PHY_CHNL_CORE_RD_LFSR_CMPR_DT_VLD (PHY_CHNL_CORE_RD_LFSR_CMPR_DT_VLD),
      .PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_GNT (PHY_CHNL_CORE_RD_LFSR_CMPR_ERR_GNT),
      .PHY_CHNL_CORE_SYS_RST1_N (PHY_CHNL_CORE_SYS_RST1_N),
      .PHY_CHNL_CORE_SYS_RST2_N (PHY_CHNL_CORE_SYS_RST2_N),
      .PHY_CHNL_CORE_SYS_RST3_N (PHY_CHNL_CORE_SYS_RST3_N),
      .PHY_CHNL_CORE_TAP_ADDR (PHY_CHNL_CORE_TAP_ADDR),
      .PHY_CHNL_CORE_TAP_CAPTUREWR (PHY_CHNL_CORE_TAP_CAPTUREWR),
      .PHY_CHNL_CORE_TAP_SHIFTWR (PHY_CHNL_CORE_TAP_SHIFTWR),
      .PHY_CHNL_CORE_TAP_UPDATEWR (PHY_CHNL_CORE_TAP_UPDATEWR),
      .PHY_CHNL_CORE_TAP_WSI (PHY_CHNL_CORE_TAP_WSI),
      .TO_PHY_0 (TO_PHY_0),
      .TO_PHY_1 (TO_PHY_1),
      .TO_PHY_2 (TO_PHY_2),
      .TO_PHY_3 (TO_PHY_3)
    );
// begin behavioral model

// end behavioral model

end
endgenerate

endmodule

`endcelldefine
