

================================================================
== Vivado HLS Report for 'gauss_blur'
================================================================
* Date:           Mon Nov 29 16:18:32 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        course_prj
* Solution:       sol1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   | 6.00 ns | 5.790 ns |   0.10 ns  |
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  3392839|  16958963| 20.357 ms | 0.102 sec |  3392839|  16958963|   none  |
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+----------+--------------+-----------+-----------+------+----------+
        |                 |  Latency (cycles)  |   Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+----------+--------------+-----------+-----------+------+----------+
        |- Loop 1         |       24|        24|             8|          -|          -|     3|    no    |
        | + Loop 1.1      |        6|         6|             2|          -|          -|     3|    no    |
        |- L2             |  3392813|  16958937| 5293 ~ 26457 |          -|          -|   641|    no    |
        | + L1            |     5291|     26455|    11 ~ 55   |          -|          -|   481|    no    |
        |  ++ L1.1        |        6|         6|             2|          -|          -|     3|    no    |
        |  ++ row_loop    |       42|        42|            14|          -|          -|     3|    no    |
        |   +++ col_loop  |       12|        12|             4|          -|          -|     3|    no    |
        +-----------------+---------+----------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      1|      -|     -|    -|
|Expression       |        -|      -|      0|   607|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        3|      -|     16|     2|    0|
|Multiplexer      |        -|      -|      -|   324|    -|
|Register         |        -|      -|    331|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        3|      1|    347|   933|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        7|      2|      2|    11|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |gauss_blur_mac_mudEe_U1  |gauss_blur_mac_mudEe  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |kernel_U         |gauss_blur_kernel     |        0|  16|   2|    0|     9|    8|     1|           72|
    |part_buffer_0_U  |gauss_blur_part_bbkb  |        1|   0|   0|    0|   480|    8|     1|         3840|
    |part_buffer_1_U  |gauss_blur_part_bbkb  |        1|   0|   0|    0|   480|    8|     1|         3840|
    |window_U         |gauss_blur_window     |        1|   0|   0|    0|     9|    8|     1|           72|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                      |        3|  16|   2|    0|   978|   32|     4|         7824|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln16_fu_777_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln40_fu_431_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln50_fu_559_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln55_fu_626_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln56_fu_637_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln73_fu_829_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln75_fu_756_p2     |     +    |      0|  0|  27|          20|          20|
    |col_fu_549_p2          |     +    |      0|  0|  16|           9|           1|
    |i_1_fu_598_p2          |     +    |      0|  0|  10|           2|           1|
    |i_2_fu_703_p2          |     +    |      0|  0|  10|           2|           1|
    |i_fu_387_p2            |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_767_p2          |     +    |      0|  0|  10|           2|           1|
    |j_fu_421_p2            |     +    |      0|  0|  10|           2|           1|
    |outcol_fu_663_p2       |     +    |      0|  0|  16|           9|           2|
    |outrow_fu_499_p2       |     +    |      0|  0|  18|          11|           2|
    |row_fu_451_p2          |     +    |      0|  0|  17|          10|           1|
    |sub_ln16_fu_725_p2     |     -    |      0|  0|  15|           5|           5|
    |sub_ln21_1_fu_747_p2   |     -    |      0|  0|  15|           1|           8|
    |sub_ln21_fu_731_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln40_fu_409_p2     |     -    |      0|  0|  15|           5|           5|
    |sub_ln50_fu_487_p2     |     -    |      0|  0|  27|          20|          20|
    |sub_ln55_fu_620_p2     |     -    |      0|  0|  15|           5|           5|
    |sub_ln73_fu_537_p2     |     -    |      0|  0|  27|          20|          20|
    |and_ln49_fu_575_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln67_fu_658_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln14_fu_697_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln15_fu_761_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln38_fu_381_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln39_fu_415_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln45_fu_445_p2    |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln46_fu_543_p2    |   icmp   |      0|  0|  13|           9|           6|
    |icmp_ln49_1_fu_569_p2  |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln49_fu_457_p2    |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln54_fu_592_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln67_1_fu_652_p2  |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln67_fu_493_p2    |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln72_1_fu_511_p2  |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln72_2_fu_669_p2  |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln72_3_fu_675_p2  |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln72_fu_505_p2    |   icmp   |      0|  0|  13|          11|           1|
    |or_ln72_1_fu_686_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln72_2_fu_691_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln72_fu_681_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln21_fu_814_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln49_fu_584_p3  |  select  |      0|  0|   8|           1|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 607|         300|         264|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  93|         19|    1|         19|
    |col_0_reg_312           |   9|          2|    9|         18|
    |i1_0_reg_324            |   9|          2|    2|          4|
    |i_0_i_reg_347           |   9|          2|    2|          4|
    |i_0_reg_279             |   9|          2|    2|          4|
    |j_0_i_reg_370           |   9|          2|    2|          4|
    |j_0_reg_290             |   9|          2|    2|          4|
    |kernel_address0         |  15|          3|    4|         12|
    |outImage_address0       |  15|          3|   19|         57|
    |outImage_d0             |  15|          3|    8|         24|
    |part_buffer_0_address0  |  15|          3|    9|         27|
    |result_0_i_reg_335      |   9|          2|   32|         64|
    |result_1_i_reg_358      |   9|          2|   32|         64|
    |row_0_reg_301           |   9|          2|   10|         20|
    |window_address0         |  27|          5|    4|         20|
    |window_address1         |  27|          5|    4|         20|
    |window_d0               |  21|          4|    8|         32|
    |window_d1               |  15|          3|    8|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 324|         66|  158|        421|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln75_reg_1031           |  20|   0|   20|          0|
    |and_ln67_reg_999            |   1|   0|    1|          0|
    |ap_CS_fsm                   |  18|   0|   18|          0|
    |col_0_reg_312               |   9|   0|    9|          0|
    |col_reg_935                 |   9|   0|    9|          0|
    |i1_0_reg_324                |   2|   0|    2|          0|
    |i_0_i_reg_347               |   2|   0|    2|          0|
    |i_0_reg_279                 |   2|   0|    2|          0|
    |i_1_reg_964                 |   2|   0|    2|          0|
    |i_2_reg_1016                |   2|   0|    2|          0|
    |i_reg_865                   |   2|   0|    2|          0|
    |icmp_ln49_1_reg_945         |   1|   0|    1|          0|
    |icmp_ln49_reg_901           |   1|   0|    1|          0|
    |icmp_ln67_reg_911           |   1|   0|    1|          0|
    |icmp_ln72_1_reg_921         |   1|   0|    1|          0|
    |icmp_ln72_reg_916           |   1|   0|    1|          0|
    |j_0_i_reg_370               |   2|   0|    2|          0|
    |j_0_reg_290                 |   2|   0|    2|          0|
    |j_1_reg_1039                |   2|   0|    2|          0|
    |j_reg_878                   |   2|   0|    2|          0|
    |or_ln72_2_reg_1009          |   1|   0|    1|          0|
    |outcol_reg_1003             |   9|   0|    9|          0|
    |part_buffer_0_addr_reg_984  |   9|   0|    9|          0|
    |part_buffer_1_load_reg_994  |   8|   0|    8|          0|
    |result_0_i_reg_335          |  32|   0|   32|          0|
    |result_1_i_reg_358          |  32|   0|   32|          0|
    |row_0_reg_301               |  10|   0|   10|          0|
    |row_reg_896                 |  10|   0|   10|          0|
    |select_ln49_reg_955         |   8|   0|    8|          0|
    |sext_ln40_reg_883           |  64|   0|   64|          0|
    |sub_ln16_reg_1021           |   5|   0|    5|          0|
    |sub_ln21_1_reg_1026         |   8|   0|    8|          0|
    |sub_ln40_reg_870            |   5|   0|    5|          0|
    |sub_ln50_reg_906            |  15|   0|   20|          5|
    |sub_ln55_reg_969            |   5|   0|    5|          0|
    |sub_ln73_reg_926            |  15|   0|   20|          5|
    |window_addr_3_reg_974       |   4|   0|    4|          0|
    |zext_ln50_1_reg_949         |   9|   0|   64|         55|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 331|   0|  396|         65|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  gauss_blur  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  gauss_blur  | return value |
|inImage_address0       | out |   19|  ap_memory |    inImage   |     array    |
|inImage_ce0            | out |    1|  ap_memory |    inImage   |     array    |
|inImage_q0             |  in |    8|  ap_memory |    inImage   |     array    |
|gauss_kernel_address0  | out |    4|  ap_memory | gauss_kernel |     array    |
|gauss_kernel_ce0       | out |    1|  ap_memory | gauss_kernel |     array    |
|gauss_kernel_q0        |  in |    8|  ap_memory | gauss_kernel |     array    |
|outImage_address0      | out |   19|  ap_memory |   outImage   |     array    |
|outImage_ce0           | out |    1|  ap_memory |   outImage   |     array    |
|outImage_we0           | out |    1|  ap_memory |   outImage   |     array    |
|outImage_d0            | out |    8|  ap_memory |   outImage   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 5 
7 --> 8 
8 --> 9 10 11 
9 --> 8 
10 --> 11 
11 --> 17 18 12 
12 --> 17 13 
13 --> 14 12 
14 --> 15 
15 --> 16 
16 --> 13 
17 --> 6 
18 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([307200 x i8]* %inImage) nounwind, !map !13"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %gauss_kernel) nounwind, !map !20"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([307200 x i8]* %outImage) nounwind, !map !26"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @gauss_blur_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.15ns)   --->   "%window = alloca [9 x i8], align 1" [./source/course_prj.c:34]   --->   Operation 23 'alloca' 'window' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%window_addr = getelementptr [9 x i8]* %window, i64 0, i64 2" [./source/course_prj.c:61]   --->   Operation 24 'getelementptr' 'window_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%window_addr_1 = getelementptr [9 x i8]* %window, i64 0, i64 5" [./source/course_prj.c:62]   --->   Operation 25 'getelementptr' 'window_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%window_addr_2 = getelementptr [9 x i8]* %window, i64 0, i64 8" [./source/course_prj.c:63]   --->   Operation 26 'getelementptr' 'window_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.15ns)   --->   "%kernel = alloca [9 x i8], align 1" [./source/course_prj.c:35]   --->   Operation 27 'alloca' 'kernel' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%part_buffer_0 = alloca [480 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 28 'alloca' 'part_buffer_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%part_buffer_1 = alloca [480 x i8], align 16" [./source/course_prj.c:44]   --->   Operation 29 'alloca' 'part_buffer_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 30 [1/1] (1.66ns)   --->   "br label %.loopexit" [./source/course_prj.c:38]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.93ns)   --->   "%icmp_ln38 = icmp eq i2 %i_0, -1" [./source/course_prj.c:38]   --->   Operation 32 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%i = add i2 %i_0, 1" [./source/course_prj.c:38]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.preheader.preheader, label %.preheader5.preheader" [./source/course_prj.c:38]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i2 %i_0 to i5" [./source/course_prj.c:40]   --->   Operation 36 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [./source/course_prj.c:40]   --->   Operation 37 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %tmp_2 to i5" [./source/course_prj.c:40]   --->   Operation 38 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.77ns)   --->   "%sub_ln40 = sub i5 %zext_ln40_1, %zext_ln40" [./source/course_prj.c:40]   --->   Operation 39 'sub' 'sub_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.66ns)   --->   "br label %.preheader5" [./source/course_prj.c:39]   --->   Operation 40 'br' <Predicate = (!icmp_ln38)> <Delay = 1.66>
ST_2 : Operation 41 [1/1] (1.66ns)   --->   "br label %.preheader" [./source/course_prj.c:45]   --->   Operation 41 'br' <Predicate = (icmp_ln38)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ %j, %1 ], [ 0, %.preheader5.preheader ]"   --->   Operation 42 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.93ns)   --->   "%icmp_ln39 = icmp eq i2 %j_0, -1" [./source/course_prj.c:39]   --->   Operation 43 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 44 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%j = add i2 %j_0, 1" [./source/course_prj.c:39]   --->   Operation 45 'add' 'j' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.loopexit.loopexit, label %1" [./source/course_prj.c:39]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i2 %j_0 to i5" [./source/course_prj.c:40]   --->   Operation 47 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.86ns)   --->   "%add_ln40 = add i5 %sub_ln40, %zext_ln40_2" [./source/course_prj.c:40]   --->   Operation 48 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i5 %add_ln40 to i64" [./source/course_prj.c:40]   --->   Operation 49 'sext' 'sext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%gauss_kernel_addr = getelementptr [9 x i8]* %gauss_kernel, i64 0, i64 %sext_ln40" [./source/course_prj.c:40]   --->   Operation 50 'getelementptr' 'gauss_kernel_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.15ns)   --->   "%gauss_kernel_load = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 51 'load' 'gauss_kernel_load' <Predicate = (!icmp_ln39)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 52 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i8]* %kernel, i64 0, i64 %sext_ln40" [./source/course_prj.c:40]   --->   Operation 53 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (2.15ns)   --->   "%gauss_kernel_load = load i8* %gauss_kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 54 'load' 'gauss_kernel_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_4 : Operation 55 [1/1] (2.15ns)   --->   "store i8 %gauss_kernel_load, i8* %kernel_addr, align 1" [./source/course_prj.c:40]   --->   Operation 55 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader5" [./source/course_prj.c:39]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 4.40>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%row_0 = phi i10 [ %row, %L2_end ], [ 0, %.preheader.preheader ]"   --->   Operation 57 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i10 %row_0 to i11" [./source/course_prj.c:45]   --->   Operation 58 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.70ns)   --->   "%icmp_ln45 = icmp eq i10 %row_0, -383" [./source/course_prj.c:45]   --->   Operation 59 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 641, i64 641, i64 641) nounwind"   --->   Operation 60 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.12ns)   --->   "%row = add i10 %row_0, 1" [./source/course_prj.c:45]   --->   Operation 61 'add' 'row' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %12, label %L2_begin" [./source/course_prj.c:45]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str2) nounwind" [./source/course_prj.c:45]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str2) nounwind" [./source/course_prj.c:45]   --->   Operation 64 'specregionbegin' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.70ns)   --->   "%icmp_ln49 = icmp ult i10 %row_0, -384" [./source/course_prj.c:49]   --->   Operation 65 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln45)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %row_0, i9 0)" [./source/course_prj.c:50]   --->   Operation 66 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i19 %tmp_3 to i20" [./source/course_prj.c:50]   --->   Operation 67 'zext' 'zext_ln50' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %row_0, i5 0)" [./source/course_prj.c:50]   --->   Operation 68 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i15 %tmp_4 to i20" [./source/course_prj.c:50]   --->   Operation 69 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.25ns)   --->   "%sub_ln50 = sub i20 %zext_ln50, %zext_ln50_2" [./source/course_prj.c:50]   --->   Operation 70 'sub' 'sub_ln50' <Predicate = (!icmp_ln45)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.70ns)   --->   "%icmp_ln67 = icmp ne i10 %row_0, 0" [./source/course_prj.c:67]   --->   Operation 71 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln45)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (2.12ns)   --->   "%outrow = add i11 %zext_ln45, -1" [./source/course_prj.c:68]   --->   Operation 72 'add' 'outrow' <Predicate = (!icmp_ln45)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.81ns)   --->   "%icmp_ln72 = icmp eq i11 %outrow, 0" [./source/course_prj.c:72]   --->   Operation 73 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln45)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.81ns)   --->   "%icmp_ln72_1 = icmp eq i11 %outrow, 639" [./source/course_prj.c:72]   --->   Operation 74 'icmp' 'icmp_ln72_1' <Predicate = (!icmp_ln45)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_5 = call i20 @_ssdm_op_BitConcatenate.i20.i11.i9(i11 %outrow, i9 0)" [./source/course_prj.c:73]   --->   Operation 75 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %outrow, i5 0)" [./source/course_prj.c:73]   --->   Operation 76 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %tmp_6 to i20" [./source/course_prj.c:73]   --->   Operation 77 'sext' 'sext_ln73' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.28ns)   --->   "%sub_ln73 = sub i20 %tmp_5, %sext_ln73" [./source/course_prj.c:73]   --->   Operation 78 'sub' 'sub_ln73' <Predicate = (!icmp_ln45)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.66ns)   --->   "br label %2" [./source/course_prj.c:46]   --->   Operation 79 'br' <Predicate = (!icmp_ln45)> <Delay = 1.66>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "ret void" [./source/course_prj.c:82]   --->   Operation 80 'ret' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 5.54>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%col_0 = phi i9 [ 0, %L2_begin ], [ %col, %L1_end ]"   --->   Operation 81 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.58ns)   --->   "%icmp_ln46 = icmp eq i9 %col_0, -31" [./source/course_prj.c:46]   --->   Operation 82 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 481, i64 481, i64 481) nounwind"   --->   Operation 83 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.11ns)   --->   "%col = add i9 %col_0, 1" [./source/course_prj.c:46]   --->   Operation 84 'add' 'col' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %L2_end, label %L1_begin" [./source/course_prj.c:46]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i9 %col_0 to i20" [./source/course_prj.c:50]   --->   Operation 86 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (2.28ns)   --->   "%add_ln50 = add i20 %sub_ln50, %zext_ln50_3" [./source/course_prj.c:50]   --->   Operation 87 'add' 'add_ln50' <Predicate = (!icmp_ln46)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i20 %add_ln50 to i64" [./source/course_prj.c:50]   --->   Operation 88 'sext' 'sext_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%inImage_addr = getelementptr [307200 x i8]* %inImage, i64 0, i64 %sext_ln50" [./source/course_prj.c:50]   --->   Operation 89 'getelementptr' 'inImage_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (3.25ns)   --->   "%pixel = load i8* %inImage_addr, align 1" [./source/course_prj.c:50]   --->   Operation 90 'load' 'pixel' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str2, i32 %tmp) nounwind" [./source/course_prj.c:80]   --->   Operation 91 'specregionend' 'empty_13' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader" [./source/course_prj.c:45]   --->   Operation 92 'br' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.29>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind" [./source/course_prj.c:46]   --->   Operation 93 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str3) nounwind" [./source/course_prj.c:46]   --->   Operation 94 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.58ns)   --->   "%icmp_ln49_1 = icmp ult i9 %col_0, -32" [./source/course_prj.c:49]   --->   Operation 95 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %icmp_ln49, %icmp_ln49_1" [./source/course_prj.c:49]   --->   Operation 96 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i9 %col_0 to i64" [./source/course_prj.c:50]   --->   Operation 97 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/2] (3.25ns)   --->   "%pixel = load i8* %inImage_addr, align 1" [./source/course_prj.c:50]   --->   Operation 98 'load' 'pixel' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_7 : Operation 99 [1/1] (1.04ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i8 %pixel, i8 0" [./source/course_prj.c:49]   --->   Operation 99 'select' 'select_ln49' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (1.66ns)   --->   "br label %3" [./source/course_prj.c:54]   --->   Operation 100 'br' <Predicate = true> <Delay = 1.66>

State 8 <SV = 5> <Delay = 5.79>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ 0, %L1_begin ], [ %i_1, %4 ]"   --->   Operation 101 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.93ns)   --->   "%icmp_ln54 = icmp eq i2 %i1_0, -1" [./source/course_prj.c:54]   --->   Operation 102 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 103 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.58ns)   --->   "%i_1 = add i2 %i1_0, 1" [./source/course_prj.c:54]   --->   Operation 104 'add' 'i_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %5, label %4" [./source/course_prj.c:54]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i2 %i1_0 to i5" [./source/course_prj.c:55]   --->   Operation 106 'zext' 'zext_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i1_0, i2 0)" [./source/course_prj.c:55]   --->   Operation 107 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i4 %tmp_7 to i5" [./source/course_prj.c:55]   --->   Operation 108 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.77ns)   --->   "%sub_ln55 = sub i5 %zext_ln55_1, %zext_ln55" [./source/course_prj.c:55]   --->   Operation 109 'sub' 'sub_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.86ns)   --->   "%add_ln55 = add i5 %sub_ln55, 1" [./source/course_prj.c:55]   --->   Operation 110 'add' 'add_ln55' <Predicate = (!icmp_ln54)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i5 %add_ln55 to i64" [./source/course_prj.c:55]   --->   Operation 111 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%window_addr_3 = getelementptr [9 x i8]* %window, i64 0, i64 %sext_ln55_1" [./source/course_prj.c:55]   --->   Operation 112 'getelementptr' 'window_addr_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.86ns)   --->   "%add_ln56 = add i5 %sub_ln55, 2" [./source/course_prj.c:56]   --->   Operation 113 'add' 'add_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i5 %add_ln56 to i64" [./source/course_prj.c:56]   --->   Operation 114 'sext' 'sext_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%window_addr_5 = getelementptr [9 x i8]* %window, i64 0, i64 %sext_ln56" [./source/course_prj.c:56]   --->   Operation 115 'getelementptr' 'window_addr_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 116 [2/2] (2.15ns)   --->   "%window_load = load i8* %window_addr_3, align 1" [./source/course_prj.c:55]   --->   Operation 116 'load' 'window_load' <Predicate = (!icmp_ln54)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 117 [2/2] (2.15ns)   --->   "%window_load_1 = load i8* %window_addr_5, align 1" [./source/course_prj.c:56]   --->   Operation 117 'load' 'window_load_1' <Predicate = (!icmp_ln54)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49_1, label %6, label %._crit_edge6" [./source/course_prj.c:60]   --->   Operation 118 'br' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%part_buffer_0_addr = getelementptr [480 x i8]* %part_buffer_0, i64 0, i64 %zext_ln50_1" [./source/course_prj.c:61]   --->   Operation 119 'getelementptr' 'part_buffer_0_addr' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 0.00>
ST_8 : Operation 120 [2/2] (3.25ns)   --->   "%part_buffer_0_load = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:61]   --->   Operation 120 'load' 'part_buffer_0_load' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%part_buffer_1_addr = getelementptr [480 x i8]* %part_buffer_1, i64 0, i64 %zext_ln50_1" [./source/course_prj.c:62]   --->   Operation 121 'getelementptr' 'part_buffer_1_addr' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 0.00>
ST_8 : Operation 122 [2/2] (3.25ns)   --->   "%part_buffer_1_load = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:62]   --->   Operation 122 'load' 'part_buffer_1_load' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 123 [1/1] (3.25ns)   --->   "store i8 %select_ln49, i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:63]   --->   Operation 123 'store' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_8 : Operation 124 [1/1] (2.15ns)   --->   "store i8 %select_ln49, i8* %window_addr_2, align 1" [./source/course_prj.c:63]   --->   Operation 124 'store' <Predicate = (icmp_ln54 & icmp_ln49_1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>

State 9 <SV = 6> <Delay = 4.30>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i5 %sub_ln55 to i64" [./source/course_prj.c:55]   --->   Operation 125 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%window_addr_4 = getelementptr [9 x i8]* %window, i64 0, i64 %sext_ln55" [./source/course_prj.c:55]   --->   Operation 126 'getelementptr' 'window_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/2] (2.15ns)   --->   "%window_load = load i8* %window_addr_3, align 1" [./source/course_prj.c:55]   --->   Operation 127 'load' 'window_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_9 : Operation 128 [1/1] (2.15ns)   --->   "store i8 %window_load, i8* %window_addr_4, align 1" [./source/course_prj.c:55]   --->   Operation 128 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_9 : Operation 129 [1/2] (2.15ns)   --->   "%window_load_1 = load i8* %window_addr_5, align 1" [./source/course_prj.c:56]   --->   Operation 129 'load' 'window_load_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_9 : Operation 130 [1/1] (2.15ns)   --->   "store i8 %window_load_1, i8* %window_addr_3, align 1" [./source/course_prj.c:56]   --->   Operation 130 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "br label %3" [./source/course_prj.c:54]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 5.40>
ST_10 : Operation 132 [1/2] (3.25ns)   --->   "%part_buffer_0_load = load i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:61]   --->   Operation 132 'load' 'part_buffer_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 133 [1/1] (2.15ns)   --->   "store i8 %part_buffer_0_load, i8* %window_addr, align 1" [./source/course_prj.c:61]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 134 [1/2] (3.25ns)   --->   "%part_buffer_1_load = load i8* %part_buffer_1_addr, align 1" [./source/course_prj.c:62]   --->   Operation 134 'load' 'part_buffer_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 135 [1/1] (2.15ns)   --->   "store i8 %part_buffer_1_load, i8* %window_addr_1, align 1" [./source/course_prj.c:62]   --->   Operation 135 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>

State 11 <SV = 7> <Delay = 4.68>
ST_11 : Operation 136 [1/1] (3.25ns)   --->   "store i8 %part_buffer_1_load, i8* %part_buffer_0_addr, align 1" [./source/course_prj.c:62]   --->   Operation 136 'store' <Predicate = (icmp_ln49_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "br label %._crit_edge6" [./source/course_prj.c:64]   --->   Operation 137 'br' <Predicate = (icmp_ln49_1)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.58ns)   --->   "%icmp_ln67_1 = icmp ne i9 %col_0, 0" [./source/course_prj.c:67]   --->   Operation 138 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.97ns)   --->   "%and_ln67 = and i1 %icmp_ln67, %icmp_ln67_1" [./source/course_prj.c:67]   --->   Operation 139 'and' 'and_ln67' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %and_ln67, label %7, label %L1_end" [./source/course_prj.c:67]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (2.11ns)   --->   "%outcol = add i9 %col_0, -1" [./source/course_prj.c:69]   --->   Operation 141 'add' 'outcol' <Predicate = (and_ln67)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (1.58ns)   --->   "%icmp_ln72_2 = icmp eq i9 %outcol, 0" [./source/course_prj.c:72]   --->   Operation 142 'icmp' 'icmp_ln72_2' <Predicate = (and_ln67)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (1.58ns)   --->   "%icmp_ln72_3 = icmp eq i9 %outcol, -33" [./source/course_prj.c:72]   --->   Operation 143 'icmp' 'icmp_ln72_3' <Predicate = (and_ln67)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_2)   --->   "%or_ln72 = or i1 %icmp_ln72, %icmp_ln72_2" [./source/course_prj.c:72]   --->   Operation 144 'or' 'or_ln72' <Predicate = (and_ln67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln72_2)   --->   "%or_ln72_1 = or i1 %icmp_ln72_1, %icmp_ln72_3" [./source/course_prj.c:72]   --->   Operation 145 'or' 'or_ln72_1' <Predicate = (and_ln67)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln72_2 = or i1 %or_ln72_1, %or_ln72" [./source/course_prj.c:72]   --->   Operation 146 'or' 'or_ln72_2' <Predicate = (and_ln67)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %or_ln72_2, label %8, label %.preheader12.preheader" [./source/course_prj.c:72]   --->   Operation 147 'br' <Predicate = (and_ln67)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (1.66ns)   --->   "br label %.preheader12" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 148 'br' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 1.66>

State 12 <SV = 8> <Delay = 4.81>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%result_0_i = phi i32 [ %result_1_i, %row_loop_end ], [ 0, %.preheader12.preheader ]" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 149 'phi' 'result_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %i_2, %row_loop_end ], [ 0, %.preheader12.preheader ]"   --->   Operation 150 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.93ns)   --->   "%icmp_ln14 = icmp eq i2 %i_0_i, -1" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 151 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 152 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (1.58ns)   --->   "%i_2 = add i2 %i_0_i, 1" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 153 'add' 'i_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %filter.exit, label %row_loop_begin" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 155 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 156 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i2 %i_0_i to i5" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 157 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0_i, i2 0)" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 158 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i4 %tmp_8 to i5" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 159 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (1.77ns)   --->   "%sub_ln16 = sub i5 %zext_ln16_1, %zext_ln16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 160 'sub' 'sub_ln16' <Predicate = (!icmp_ln14)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (1.66ns)   --->   "br label %9" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 161 'br' <Predicate = (!icmp_ln14)> <Delay = 1.66>
ST_12 : Operation 162 [1/1] (2.70ns)   --->   "%sub_ln21 = sub i32 0, %result_0_i" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 162 'sub' 'sub_ln21' <Predicate = (icmp_ln14)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln21, i32 4, i32 11)" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 163 'partselect' 'trunc_ln21_1' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (2.11ns)   --->   "%sub_ln21_1 = sub i8 0, %trunc_ln21_1" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 164 'sub' 'sub_ln21_1' <Predicate = (icmp_ln14)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i9 %outcol to i20" [./source/course_prj.c:75]   --->   Operation 165 'zext' 'zext_ln75' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (2.28ns)   --->   "%add_ln75 = add i20 %sub_ln73, %zext_ln75" [./source/course_prj.c:75]   --->   Operation 166 'add' 'add_ln75' <Predicate = (icmp_ln14)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 4.01>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%result_1_i = phi i32 [ %result_0_i, %row_loop_begin ], [ %result, %10 ]"   --->   Operation 167 'phi' 'result_1_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ 0, %row_loop_begin ], [ %j_1, %10 ]"   --->   Operation 168 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.93ns)   --->   "%icmp_ln15 = icmp eq i2 %j_0_i, -1" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 169 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 170 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (1.58ns)   --->   "%j_1 = add i2 %j_0_i, 1" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 171 'add' 'j_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %row_loop_end, label %10" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i2 %j_0_i to i5" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 173 'zext' 'zext_ln16_5' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (1.86ns)   --->   "%add_ln16 = add i5 %sub_ln16, %zext_ln16_5" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 174 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i5 %add_ln16 to i64" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 175 'sext' 'sext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%window_addr_6 = getelementptr [9 x i8]* %window, i64 0, i64 %sext_ln16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 176 'getelementptr' 'window_addr_6' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i8]* %kernel, i64 0, i64 %sext_ln16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 177 'getelementptr' 'kernel_addr_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 178 [2/2] (2.15ns)   --->   "%window_load_2 = load i8* %window_addr_6, align 1" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 178 'load' 'window_load_2' <Predicate = (!icmp_ln15)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_13 : Operation 179 [2/2] (2.15ns)   --->   "%kernel_load = load i8* %kernel_addr_1, align 1" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 179 'load' 'kernel_load' <Predicate = (!icmp_ln15)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_i) nounwind" [./source/course_prj.c:18->./source/course_prj.c:75]   --->   Operation 180 'specregionend' 'empty_11' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "br label %.preheader12" [./source/course_prj.c:14->./source/course_prj.c:75]   --->   Operation 181 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 3.60>
ST_14 : Operation 182 [1/2] (2.15ns)   --->   "%window_load_2 = load i8* %window_addr_6, align 1" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 182 'load' 'window_load_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i8 %window_load_2 to i16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 183 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/2] (2.15ns)   --->   "%kernel_load = load i8* %kernel_addr_1, align 1" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 184 'load' 'kernel_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i8 %kernel_load to i16" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 185 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [3/3] (1.45ns) (grouped into DSP with root node result)   --->   "%mul_ln16 = mul i16 %zext_ln16_3, %zext_ln16_2" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 186 'mul' 'mul_ln16' <Predicate = true> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 11> <Delay = 1.45>
ST_15 : Operation 187 [2/3] (1.45ns) (grouped into DSP with root node result)   --->   "%mul_ln16 = mul i16 %zext_ln16_3, %zext_ln16_2" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 187 'mul' 'mul_ln16' <Predicate = true> <Delay = 1.45> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 12> <Delay = 3.82>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 188 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node result)   --->   "%mul_ln16 = mul i16 %zext_ln16_3, %zext_ln16_2" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 189 'mul' 'mul_ln16' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 190 [1/1] (0.00ns) (grouped into DSP with root node result)   --->   "%zext_ln16_4 = zext i16 %mul_ln16 to i32" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 190 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (3.82ns) (root node of the DSP)   --->   "%result = add nsw i32 %result_1_i, %zext_ln16_4" [./source/course_prj.c:16->./source/course_prj.c:75]   --->   Operation 191 'add' 'result' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "br label %9" [./source/course_prj.c:15->./source/course_prj.c:75]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 9> <Delay = 4.29>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %result_0_i, i32 31)" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 193 'bitselect' 'tmp_9' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_0_i, i32 4, i32 11)" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 194 'partselect' 'trunc_ln21_2' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (1.04ns)   --->   "%select_ln21 = select i1 %tmp_9, i8 %sub_ln21_1, i8 %trunc_ln21_2" [./source/course_prj.c:21->./source/course_prj.c:75]   --->   Operation 195 'select' 'select_ln21' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i20 %add_ln75 to i64" [./source/course_prj.c:75]   --->   Operation 196 'sext' 'sext_ln75' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%outImage_addr_1 = getelementptr [307200 x i8]* %outImage, i64 0, i64 %sext_ln75" [./source/course_prj.c:75]   --->   Operation 197 'getelementptr' 'outImage_addr_1' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (3.25ns)   --->   "store i8 %select_ln21, i8* %outImage_addr_1, align 1" [./source/course_prj.c:75]   --->   Operation 198 'store' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 199 'br' <Predicate = (and_ln67 & !or_ln72_2)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "br label %L1_end" [./source/course_prj.c:77]   --->   Operation 200 'br' <Predicate = (and_ln67)> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str3, i32 %tmp_1) nounwind" [./source/course_prj.c:79]   --->   Operation 201 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "br label %2" [./source/course_prj.c:46]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 8> <Delay = 5.54>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i9 %outcol to i20" [./source/course_prj.c:73]   --->   Operation 203 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (2.28ns)   --->   "%add_ln73 = add i20 %sub_ln73, %zext_ln73" [./source/course_prj.c:73]   --->   Operation 204 'add' 'add_ln73' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i20 %add_ln73 to i64" [./source/course_prj.c:73]   --->   Operation 205 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%outImage_addr = getelementptr [307200 x i8]* %outImage, i64 0, i64 %sext_ln73_1" [./source/course_prj.c:73]   --->   Operation 206 'getelementptr' 'outImage_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (3.25ns)   --->   "store i8 0, i8* %outImage_addr, align 1" [./source/course_prj.c:73]   --->   Operation 207 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "br label %11" [./source/course_prj.c:74]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inImage]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gauss_kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outImage]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 0000000000000000000]
window             (alloca           ) [ 0011111111111111111]
window_addr        (getelementptr    ) [ 0011111111111111111]
window_addr_1      (getelementptr    ) [ 0011111111111111111]
window_addr_2      (getelementptr    ) [ 0011111111111111111]
kernel             (alloca           ) [ 0011111111111111111]
part_buffer_0      (alloca           ) [ 0011111111111111111]
part_buffer_1      (alloca           ) [ 0011111111111111111]
br_ln38            (br               ) [ 0111100000000000000]
i_0                (phi              ) [ 0010000000000000000]
icmp_ln38          (icmp             ) [ 0011100000000000000]
empty              (speclooptripcount) [ 0000000000000000000]
i                  (add              ) [ 0111100000000000000]
br_ln38            (br               ) [ 0000000000000000000]
zext_ln40          (zext             ) [ 0000000000000000000]
tmp_2              (bitconcatenate   ) [ 0000000000000000000]
zext_ln40_1        (zext             ) [ 0000000000000000000]
sub_ln40           (sub              ) [ 0001100000000000000]
br_ln39            (br               ) [ 0011100000000000000]
br_ln45            (br               ) [ 0011111111111111111]
j_0                (phi              ) [ 0001000000000000000]
icmp_ln39          (icmp             ) [ 0011100000000000000]
empty_5            (speclooptripcount) [ 0000000000000000000]
j                  (add              ) [ 0011100000000000000]
br_ln39            (br               ) [ 0000000000000000000]
zext_ln40_2        (zext             ) [ 0000000000000000000]
add_ln40           (add              ) [ 0000000000000000000]
sext_ln40          (sext             ) [ 0000100000000000000]
gauss_kernel_addr  (getelementptr    ) [ 0000100000000000000]
br_ln0             (br               ) [ 0111100000000000000]
kernel_addr        (getelementptr    ) [ 0000000000000000000]
gauss_kernel_load  (load             ) [ 0000000000000000000]
store_ln40         (store            ) [ 0000000000000000000]
br_ln39            (br               ) [ 0011100000000000000]
row_0              (phi              ) [ 0000010000000000000]
zext_ln45          (zext             ) [ 0000000000000000000]
icmp_ln45          (icmp             ) [ 0000011111111111111]
empty_6            (speclooptripcount) [ 0000000000000000000]
row                (add              ) [ 0010011111111111111]
br_ln45            (br               ) [ 0000000000000000000]
specloopname_ln45  (specloopname     ) [ 0000000000000000000]
tmp                (specregionbegin  ) [ 0000001111111111111]
icmp_ln49          (icmp             ) [ 0000001111111111111]
tmp_3              (bitconcatenate   ) [ 0000000000000000000]
zext_ln50          (zext             ) [ 0000000000000000000]
tmp_4              (bitconcatenate   ) [ 0000000000000000000]
zext_ln50_2        (zext             ) [ 0000000000000000000]
sub_ln50           (sub              ) [ 0000001111111111111]
icmp_ln67          (icmp             ) [ 0000001111111111111]
outrow             (add              ) [ 0000000000000000000]
icmp_ln72          (icmp             ) [ 0000001111111111111]
icmp_ln72_1        (icmp             ) [ 0000001111111111111]
tmp_5              (bitconcatenate   ) [ 0000000000000000000]
tmp_6              (bitconcatenate   ) [ 0000000000000000000]
sext_ln73          (sext             ) [ 0000000000000000000]
sub_ln73           (sub              ) [ 0000001111111111111]
br_ln46            (br               ) [ 0000011111111111111]
ret_ln82           (ret              ) [ 0000000000000000000]
col_0              (phi              ) [ 0000001111110000000]
icmp_ln46          (icmp             ) [ 0000011111111111111]
empty_7            (speclooptripcount) [ 0000000000000000000]
col                (add              ) [ 0000011111111111111]
br_ln46            (br               ) [ 0000000000000000000]
zext_ln50_3        (zext             ) [ 0000000000000000000]
add_ln50           (add              ) [ 0000000000000000000]
sext_ln50          (sext             ) [ 0000000000000000000]
inImage_addr       (getelementptr    ) [ 0000000100000000000]
empty_13           (specregionend    ) [ 0000000000000000000]
br_ln45            (br               ) [ 0010011111111111111]
specloopname_ln46  (specloopname     ) [ 0000000000000000000]
tmp_1              (specregionbegin  ) [ 0000000011111111111]
icmp_ln49_1        (icmp             ) [ 0000000011110000000]
and_ln49           (and              ) [ 0000000000000000000]
zext_ln50_1        (zext             ) [ 0000000011000000000]
pixel              (load             ) [ 0000000000000000000]
select_ln49        (select           ) [ 0000000011000000000]
br_ln54            (br               ) [ 0000011111111111111]
i1_0               (phi              ) [ 0000000010000000000]
icmp_ln54          (icmp             ) [ 0000011111111111111]
empty_8            (speclooptripcount) [ 0000000000000000000]
i_1                (add              ) [ 0000011111111111111]
br_ln54            (br               ) [ 0000000000000000000]
zext_ln55          (zext             ) [ 0000000000000000000]
tmp_7              (bitconcatenate   ) [ 0000000000000000000]
zext_ln55_1        (zext             ) [ 0000000000000000000]
sub_ln55           (sub              ) [ 0000000001000000000]
add_ln55           (add              ) [ 0000000000000000000]
sext_ln55_1        (sext             ) [ 0000000000000000000]
window_addr_3      (getelementptr    ) [ 0000000001000000000]
add_ln56           (add              ) [ 0000000000000000000]
sext_ln56          (sext             ) [ 0000000000000000000]
window_addr_5      (getelementptr    ) [ 0000000001000000000]
br_ln60            (br               ) [ 0000000000000000000]
part_buffer_0_addr (getelementptr    ) [ 0000000000110000000]
part_buffer_1_addr (getelementptr    ) [ 0000000000100000000]
store_ln63         (store            ) [ 0000000000000000000]
store_ln63         (store            ) [ 0000000000000000000]
sext_ln55          (sext             ) [ 0000000000000000000]
window_addr_4      (getelementptr    ) [ 0000000000000000000]
window_load        (load             ) [ 0000000000000000000]
store_ln55         (store            ) [ 0000000000000000000]
window_load_1      (load             ) [ 0000000000000000000]
store_ln56         (store            ) [ 0000000000000000000]
br_ln54            (br               ) [ 0000011111111111111]
part_buffer_0_load (load             ) [ 0000000000000000000]
store_ln61         (store            ) [ 0000000000000000000]
part_buffer_1_load (load             ) [ 0000011111011111111]
store_ln62         (store            ) [ 0000000000000000000]
store_ln62         (store            ) [ 0000000000000000000]
br_ln64            (br               ) [ 0000000000000000000]
icmp_ln67_1        (icmp             ) [ 0000000000000000000]
and_ln67           (and              ) [ 0000011111111111111]
br_ln67            (br               ) [ 0000000000000000000]
outcol             (add              ) [ 0000000000001111101]
icmp_ln72_2        (icmp             ) [ 0000000000000000000]
icmp_ln72_3        (icmp             ) [ 0000000000000000000]
or_ln72            (or               ) [ 0000000000000000000]
or_ln72_1          (or               ) [ 0000000000000000000]
or_ln72_2          (or               ) [ 0000011111111111111]
br_ln72            (br               ) [ 0000000000000000000]
br_ln14            (br               ) [ 0000011111111111111]
result_0_i         (phi              ) [ 0000000000001111111]
i_0_i              (phi              ) [ 0000000000001000000]
icmp_ln14          (icmp             ) [ 0000011111111111111]
empty_9            (speclooptripcount) [ 0000000000000000000]
i_2                (add              ) [ 0000011111111111111]
br_ln14            (br               ) [ 0000000000000000000]
specloopname_ln14  (specloopname     ) [ 0000000000000000000]
tmp_i              (specregionbegin  ) [ 0000000000000111100]
zext_ln16          (zext             ) [ 0000000000000000000]
tmp_8              (bitconcatenate   ) [ 0000000000000000000]
zext_ln16_1        (zext             ) [ 0000000000000000000]
sub_ln16           (sub              ) [ 0000000000000111100]
br_ln15            (br               ) [ 0000011111111111111]
sub_ln21           (sub              ) [ 0000000000000000000]
trunc_ln21_1       (partselect       ) [ 0000000000000000000]
sub_ln21_1         (sub              ) [ 0000011111110000011]
zext_ln75          (zext             ) [ 0000000000000000000]
add_ln75           (add              ) [ 0000011111110000011]
result_1_i         (phi              ) [ 0000011111111111111]
j_0_i              (phi              ) [ 0000000000000100000]
icmp_ln15          (icmp             ) [ 0000011111111111111]
empty_10           (speclooptripcount) [ 0000000000000000000]
j_1                (add              ) [ 0000011111111111111]
br_ln15            (br               ) [ 0000000000000000000]
zext_ln16_5        (zext             ) [ 0000000000000000000]
add_ln16           (add              ) [ 0000000000000000000]
sext_ln16          (sext             ) [ 0000000000000000000]
window_addr_6      (getelementptr    ) [ 0000000000000010000]
kernel_addr_1      (getelementptr    ) [ 0000000000000010000]
empty_11           (specregionend    ) [ 0000000000000000000]
br_ln14            (br               ) [ 0000011111111111111]
window_load_2      (load             ) [ 0000000000000000000]
zext_ln16_2        (zext             ) [ 0000000000000001100]
kernel_load        (load             ) [ 0000000000000000000]
zext_ln16_3        (zext             ) [ 0000000000000001100]
specloopname_ln15  (specloopname     ) [ 0000000000000000000]
mul_ln16           (mul              ) [ 0000000000000000000]
zext_ln16_4        (zext             ) [ 0000000000000000000]
result             (add              ) [ 0000011111111111111]
br_ln15            (br               ) [ 0000011111111111111]
tmp_9              (bitselect        ) [ 0000000000000000000]
trunc_ln21_2       (partselect       ) [ 0000000000000000000]
select_ln21        (select           ) [ 0000000000000000000]
sext_ln75          (sext             ) [ 0000000000000000000]
outImage_addr_1    (getelementptr    ) [ 0000000000000000000]
store_ln75         (store            ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
br_ln77            (br               ) [ 0000000000000000000]
empty_12           (specregionend    ) [ 0000000000000000000]
br_ln46            (br               ) [ 0000011111111111111]
zext_ln73          (zext             ) [ 0000000000000000000]
add_ln73           (add              ) [ 0000000000000000000]
sext_ln73_1        (sext             ) [ 0000000000000000000]
outImage_addr      (getelementptr    ) [ 0000000000000000000]
store_ln73         (store            ) [ 0000000000000000000]
br_ln74            (br               ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inImage">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inImage"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gauss_kernel">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outImage">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outImage"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gauss_blur_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i11.i9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="window_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="kernel_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="part_buffer_0_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="part_buffer_0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="part_buffer_1_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="part_buffer_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="window_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="window_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="window_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="gauss_kernel_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gauss_kernel_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gauss_kernel_load/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="kernel_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="1"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln40/4 kernel_load/13 "/>
</bind>
</comp>

<comp id="172" class="1004" name="inImage_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="20" slack="0"/>
<pin id="176" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inImage_addr/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="19" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixel/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="window_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_3/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="window_addr_5_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_5/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="0"/>
<pin id="203" dir="0" index="4" bw="4" slack="0"/>
<pin id="204" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
<pin id="206" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="window_load/8 window_load_1/8 store_ln63/8 store_ln55/9 store_ln56/9 store_ln61/10 store_ln62/10 window_load_2/13 "/>
</bind>
</comp>

<comp id="208" class="1004" name="part_buffer_0_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="9" slack="1"/>
<pin id="212" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="part_buffer_0_addr/8 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="1"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="part_buffer_0_load/8 store_ln62/11 "/>
</bind>
</comp>

<comp id="220" class="1004" name="part_buffer_1_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="9" slack="1"/>
<pin id="224" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="part_buffer_1_addr/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="1"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="part_buffer_1_load/8 store_ln63/8 "/>
</bind>
</comp>

<comp id="232" class="1004" name="window_addr_4_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_4/9 "/>
</bind>
</comp>

<comp id="243" class="1004" name="window_addr_6_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="window_addr_6/13 "/>
</bind>
</comp>

<comp id="249" class="1004" name="kernel_addr_1_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/13 "/>
</bind>
</comp>

<comp id="257" class="1004" name="outImage_addr_1_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="20" slack="0"/>
<pin id="261" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outImage_addr_1/17 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="19" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/17 store_ln73/18 "/>
</bind>
</comp>

<comp id="270" class="1004" name="outImage_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="20" slack="0"/>
<pin id="274" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outImage_addr/18 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_0_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="1"/>
<pin id="281" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_0_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="2" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="290" class="1005" name="j_0_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="1"/>
<pin id="292" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="j_0_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="301" class="1005" name="row_0_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="1"/>
<pin id="303" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="row_0_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/5 "/>
</bind>
</comp>

<comp id="312" class="1005" name="col_0_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="1"/>
<pin id="314" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="col_0_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="9" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/6 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i1_0_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="1"/>
<pin id="326" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="i1_0_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="2" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/8 "/>
</bind>
</comp>

<comp id="335" class="1005" name="result_0_i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_0_i (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="result_0_i_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_0_i/12 "/>
</bind>
</comp>

<comp id="347" class="1005" name="i_0_i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="1"/>
<pin id="349" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="i_0_i_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/12 "/>
</bind>
</comp>

<comp id="358" class="1005" name="result_1_i_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1_i (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="result_1_i_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="32" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_i/13 "/>
</bind>
</comp>

<comp id="370" class="1005" name="j_0_i_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="1"/>
<pin id="372" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="j_0_i_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="2" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/13 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln38_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="2" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="i_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln40_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="2" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln40_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sub_ln40_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="0" index="1" bw="2" slack="0"/>
<pin id="412" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln39_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="2" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="j_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln40_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln40_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="1"/>
<pin id="433" dir="0" index="1" bw="2" slack="0"/>
<pin id="434" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln40_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln45_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln45_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="0" index="1" bw="10" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="row_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln49_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="0"/>
<pin id="459" dir="0" index="1" bw="10" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="19" slack="0"/>
<pin id="465" dir="0" index="1" bw="10" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln50_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="19" slack="0"/>
<pin id="473" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_4_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="15" slack="0"/>
<pin id="477" dir="0" index="1" bw="10" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="0"/>
<pin id="479" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln50_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="15" slack="0"/>
<pin id="485" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sub_ln50_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="19" slack="0"/>
<pin id="489" dir="0" index="1" bw="15" slack="0"/>
<pin id="490" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln67_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="0"/>
<pin id="495" dir="0" index="1" bw="10" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="outrow_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outrow/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln72_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="0"/>
<pin id="507" dir="0" index="1" bw="11" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln72_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="0"/>
<pin id="513" dir="0" index="1" bw="11" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_1/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_5_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="20" slack="0"/>
<pin id="519" dir="0" index="1" bw="11" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_6_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="0" index="1" bw="11" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln73_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sub_ln73_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="20" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="0"/>
<pin id="540" dir="1" index="2" bw="20" slack="6"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln46_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="9" slack="0"/>
<pin id="545" dir="0" index="1" bw="9" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="col_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="9" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln50_3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="0"/>
<pin id="557" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_3/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln50_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="20" slack="1"/>
<pin id="561" dir="0" index="1" bw="9" slack="0"/>
<pin id="562" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sext_ln50_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="20" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln49_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="9" slack="1"/>
<pin id="571" dir="0" index="1" bw="9" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_1/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="and_ln49_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="2"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln50_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="9" slack="1"/>
<pin id="582" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln49_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="8" slack="0"/>
<pin id="587" dir="0" index="2" bw="8" slack="0"/>
<pin id="588" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln54_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="0"/>
<pin id="594" dir="0" index="1" bw="2" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="i_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln55_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="0"/>
<pin id="606" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_7_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="0"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln55_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/8 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sub_ln55_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="0"/>
<pin id="622" dir="0" index="1" bw="2" slack="0"/>
<pin id="623" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln55/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln55_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sext_ln55_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_1/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln56_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="5" slack="0"/>
<pin id="639" dir="0" index="1" bw="3" slack="0"/>
<pin id="640" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/8 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sext_ln56_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/8 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sext_ln55_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="1"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/9 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln67_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="4"/>
<pin id="654" dir="0" index="1" bw="9" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_1/11 "/>
</bind>
</comp>

<comp id="658" class="1004" name="and_ln67_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="5"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67/11 "/>
</bind>
</comp>

<comp id="663" class="1004" name="outcol_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="9" slack="4"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outcol/11 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln72_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="9" slack="0"/>
<pin id="671" dir="0" index="1" bw="9" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_2/11 "/>
</bind>
</comp>

<comp id="675" class="1004" name="icmp_ln72_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="9" slack="0"/>
<pin id="677" dir="0" index="1" bw="9" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_3/11 "/>
</bind>
</comp>

<comp id="681" class="1004" name="or_ln72_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="5"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72/11 "/>
</bind>
</comp>

<comp id="686" class="1004" name="or_ln72_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="5"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72_1/11 "/>
</bind>
</comp>

<comp id="691" class="1004" name="or_ln72_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72_2/11 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln14_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="0"/>
<pin id="699" dir="0" index="1" bw="2" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/12 "/>
</bind>
</comp>

<comp id="703" class="1004" name="i_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/12 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln16_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_8_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="4" slack="0"/>
<pin id="715" dir="0" index="1" bw="2" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln16_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="0"/>
<pin id="723" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/12 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sub_ln16_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="0"/>
<pin id="727" dir="0" index="1" bw="2" slack="0"/>
<pin id="728" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/12 "/>
</bind>
</comp>

<comp id="731" class="1004" name="sub_ln21_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/12 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln21_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="4" slack="0"/>
<pin id="741" dir="0" index="3" bw="5" slack="0"/>
<pin id="742" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21_1/12 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sub_ln21_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="8" slack="0"/>
<pin id="750" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21_1/12 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln75_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="9" slack="1"/>
<pin id="755" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln75_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="20" slack="6"/>
<pin id="758" dir="0" index="1" bw="9" slack="0"/>
<pin id="759" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/12 "/>
</bind>
</comp>

<comp id="761" class="1004" name="icmp_ln15_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="2" slack="0"/>
<pin id="763" dir="0" index="1" bw="2" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/13 "/>
</bind>
</comp>

<comp id="767" class="1004" name="j_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="2" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/13 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln16_5_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="2" slack="0"/>
<pin id="775" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_5/13 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln16_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="5" slack="1"/>
<pin id="779" dir="0" index="1" bw="2" slack="0"/>
<pin id="780" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/13 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sext_ln16_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="0"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/13 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln16_2_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/14 "/>
</bind>
</comp>

<comp id="792" class="1004" name="zext_ln16_3_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_3/14 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_9_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="32" slack="1"/>
<pin id="799" dir="0" index="2" bw="6" slack="0"/>
<pin id="800" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/17 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln21_2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="1"/>
<pin id="807" dir="0" index="2" bw="4" slack="0"/>
<pin id="808" dir="0" index="3" bw="5" slack="0"/>
<pin id="809" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21_2/17 "/>
</bind>
</comp>

<comp id="814" class="1004" name="select_ln21_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="1"/>
<pin id="817" dir="0" index="2" bw="8" slack="0"/>
<pin id="818" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/17 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sext_ln75_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="20" slack="1"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/17 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln73_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="9" slack="1"/>
<pin id="828" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/18 "/>
</bind>
</comp>

<comp id="829" class="1004" name="add_ln73_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="20" slack="6"/>
<pin id="831" dir="0" index="1" bw="9" slack="0"/>
<pin id="832" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/18 "/>
</bind>
</comp>

<comp id="834" class="1004" name="sext_ln73_1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="20" slack="0"/>
<pin id="836" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_1/18 "/>
</bind>
</comp>

<comp id="839" class="1007" name="grp_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="0" index="2" bw="32" slack="3"/>
<pin id="843" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln16/14 zext_ln16_4/16 result/16 "/>
</bind>
</comp>

<comp id="847" class="1005" name="window_addr_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="4" slack="6"/>
<pin id="849" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="window_addr "/>
</bind>
</comp>

<comp id="852" class="1005" name="window_addr_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="6"/>
<pin id="854" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="window_addr_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="window_addr_2_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="4" slack="5"/>
<pin id="859" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="window_addr_2 "/>
</bind>
</comp>

<comp id="865" class="1005" name="i_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="2" slack="0"/>
<pin id="867" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="870" class="1005" name="sub_ln40_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="1"/>
<pin id="872" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln40 "/>
</bind>
</comp>

<comp id="878" class="1005" name="j_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="2" slack="0"/>
<pin id="880" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="883" class="1005" name="sext_ln40_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="64" slack="1"/>
<pin id="885" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln40 "/>
</bind>
</comp>

<comp id="888" class="1005" name="gauss_kernel_addr_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="4" slack="1"/>
<pin id="890" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="gauss_kernel_addr "/>
</bind>
</comp>

<comp id="896" class="1005" name="row_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="10" slack="0"/>
<pin id="898" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="901" class="1005" name="icmp_ln49_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="2"/>
<pin id="903" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="906" class="1005" name="sub_ln50_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="20" slack="1"/>
<pin id="908" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln50 "/>
</bind>
</comp>

<comp id="911" class="1005" name="icmp_ln67_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="5"/>
<pin id="913" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="916" class="1005" name="icmp_ln72_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="5"/>
<pin id="918" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="921" class="1005" name="icmp_ln72_1_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="5"/>
<pin id="923" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln72_1 "/>
</bind>
</comp>

<comp id="926" class="1005" name="sub_ln73_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="20" slack="6"/>
<pin id="928" dir="1" index="1" bw="20" slack="6"/>
</pin_list>
<bind>
<opset="sub_ln73 "/>
</bind>
</comp>

<comp id="935" class="1005" name="col_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="9" slack="0"/>
<pin id="937" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="940" class="1005" name="inImage_addr_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="19" slack="1"/>
<pin id="942" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="inImage_addr "/>
</bind>
</comp>

<comp id="945" class="1005" name="icmp_ln49_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="1"/>
<pin id="947" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="zext_ln50_1_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="64" slack="1"/>
<pin id="951" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln50_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="select_ln49_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="1"/>
<pin id="957" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln49 "/>
</bind>
</comp>

<comp id="964" class="1005" name="i_1_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2" slack="0"/>
<pin id="966" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="969" class="1005" name="sub_ln55_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="5" slack="1"/>
<pin id="971" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln55 "/>
</bind>
</comp>

<comp id="974" class="1005" name="window_addr_3_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="4" slack="1"/>
<pin id="976" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_addr_3 "/>
</bind>
</comp>

<comp id="979" class="1005" name="window_addr_5_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="4" slack="1"/>
<pin id="981" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_addr_5 "/>
</bind>
</comp>

<comp id="984" class="1005" name="part_buffer_0_addr_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="9" slack="1"/>
<pin id="986" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="part_buffer_0_addr "/>
</bind>
</comp>

<comp id="989" class="1005" name="part_buffer_1_addr_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="9" slack="1"/>
<pin id="991" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="part_buffer_1_addr "/>
</bind>
</comp>

<comp id="994" class="1005" name="part_buffer_1_load_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="1"/>
<pin id="996" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="part_buffer_1_load "/>
</bind>
</comp>

<comp id="999" class="1005" name="and_ln67_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="2"/>
<pin id="1001" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln67 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="outcol_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="9" slack="1"/>
<pin id="1005" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="outcol "/>
</bind>
</comp>

<comp id="1009" class="1005" name="or_ln72_2_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="2"/>
<pin id="1011" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln72_2 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="i_2_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="2" slack="0"/>
<pin id="1018" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="sub_ln16_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="5" slack="1"/>
<pin id="1023" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln16 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="sub_ln21_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="1"/>
<pin id="1028" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln21_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="add_ln75_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="20" slack="1"/>
<pin id="1033" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln75 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="j_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="2" slack="0"/>
<pin id="1041" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="window_addr_6_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="4" slack="1"/>
<pin id="1046" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="window_addr_6 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="kernel_addr_1_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="4" slack="1"/>
<pin id="1051" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="zext_ln16_2_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="16" slack="1"/>
<pin id="1056" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_2 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="zext_ln16_3_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="16" slack="1"/>
<pin id="1061" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_3 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="result_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="106" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="106" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="106" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="153" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="185" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="191" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="197" pin="3"/><net_sink comp="197" pin=4"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="240"><net_src comp="197" pin="7"/><net_sink comp="197" pin=1"/></net>

<net id="241"><net_src comp="214" pin="3"/><net_sink comp="197" pin=4"/></net>

<net id="242"><net_src comp="226" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="262"><net_src comp="4" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="14" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="80" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="278"><net_src comp="270" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="282"><net_src comp="22" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="34" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="90" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="346"><net_src comp="339" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="350"><net_src comp="22" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="368"><net_src comp="335" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="362" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="373"><net_src comp="22" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="283" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="24" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="283" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="30" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="283" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="32" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="283" pin="4"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="22" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="393" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="294" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="24" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="294" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="30" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="294" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="444"><net_src comp="305" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="305" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="36" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="305" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="305" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="50" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="305" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="52" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="54" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="305" pin="4"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="56" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="471" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="483" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="305" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="34" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="441" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="58" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="60" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="499" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="62" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="64" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="499" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="52" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="530"><net_src comp="66" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="499" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="56" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="525" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="517" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="316" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="68" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="316" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="72" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="316" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="559" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="573"><net_src comp="312" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="78" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="312" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="575" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="179" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="80" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="328" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="24" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="328" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="30" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="328" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="32" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="328" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="22" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="619"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="604" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="82" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="641"><net_src comp="620" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="84" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="651"><net_src comp="648" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="656"><net_src comp="312" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="52" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="312" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="86" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="52" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="663" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="88" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="669" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="675" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="681" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="351" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="24" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="351" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="30" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="351" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="32" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="351" pin="4"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="22" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="724"><net_src comp="713" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="721" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="709" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="90" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="339" pin="4"/><net_sink comp="731" pin=1"/></net>

<net id="743"><net_src comp="94" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="731" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="96" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="746"><net_src comp="98" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="751"><net_src comp="80" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="737" pin="4"/><net_sink comp="747" pin=1"/></net>

<net id="760"><net_src comp="753" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="765"><net_src comp="374" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="24" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="374" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="30" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="374" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="777" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="791"><net_src comp="197" pin="7"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="165" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="102" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="335" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="104" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="810"><net_src comp="94" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="335" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="96" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="98" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="819"><net_src comp="796" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="804" pin="4"/><net_sink comp="814" pin=2"/></net>

<net id="821"><net_src comp="814" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="825"><net_src comp="822" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="833"><net_src comp="826" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="829" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="844"><net_src comp="792" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="788" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="358" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="850"><net_src comp="122" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="855"><net_src comp="130" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="860"><net_src comp="138" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="868"><net_src comp="387" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="873"><net_src comp="409" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="881"><net_src comp="421" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="886"><net_src comp="436" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="891"><net_src comp="146" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="899"><net_src comp="451" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="904"><net_src comp="457" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="909"><net_src comp="487" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="914"><net_src comp="493" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="919"><net_src comp="505" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="924"><net_src comp="511" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="929"><net_src comp="537" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="938"><net_src comp="549" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="943"><net_src comp="172" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="948"><net_src comp="569" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="580" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="958"><net_src comp="584" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="967"><net_src comp="598" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="972"><net_src comp="620" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="977"><net_src comp="185" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="982"><net_src comp="191" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="987"><net_src comp="208" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="992"><net_src comp="220" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="997"><net_src comp="226" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="1002"><net_src comp="658" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="663" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1012"><net_src comp="691" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1019"><net_src comp="703" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1024"><net_src comp="725" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1029"><net_src comp="747" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1034"><net_src comp="756" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1042"><net_src comp="767" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1047"><net_src comp="243" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1052"><net_src comp="249" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="1057"><net_src comp="788" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1062"><net_src comp="792" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1067"><net_src comp="839" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="362" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outImage | {17 18 }
 - Input state : 
	Port: gauss_blur : inImage | {6 7 }
	Port: gauss_blur : gauss_kernel | {3 4 }
  - Chain level:
	State 1
		window_addr : 1
		window_addr_1 : 1
		window_addr_2 : 1
	State 2
		icmp_ln38 : 1
		i : 1
		br_ln38 : 2
		zext_ln40 : 1
		tmp_2 : 1
		zext_ln40_1 : 2
		sub_ln40 : 3
	State 3
		icmp_ln39 : 1
		j : 1
		br_ln39 : 2
		zext_ln40_2 : 1
		add_ln40 : 2
		sext_ln40 : 3
		gauss_kernel_addr : 4
		gauss_kernel_load : 5
	State 4
		store_ln40 : 1
	State 5
		zext_ln45 : 1
		icmp_ln45 : 1
		row : 1
		br_ln45 : 2
		icmp_ln49 : 1
		tmp_3 : 1
		zext_ln50 : 2
		tmp_4 : 1
		zext_ln50_2 : 2
		sub_ln50 : 3
		icmp_ln67 : 1
		outrow : 2
		icmp_ln72 : 3
		icmp_ln72_1 : 3
		tmp_5 : 3
		tmp_6 : 3
		sext_ln73 : 4
		sub_ln73 : 5
	State 6
		icmp_ln46 : 1
		col : 1
		br_ln46 : 2
		zext_ln50_3 : 1
		add_ln50 : 2
		sext_ln50 : 3
		inImage_addr : 4
		pixel : 5
	State 7
		and_ln49 : 1
		select_ln49 : 1
	State 8
		icmp_ln54 : 1
		i_1 : 1
		br_ln54 : 2
		zext_ln55 : 1
		tmp_7 : 1
		zext_ln55_1 : 2
		sub_ln55 : 3
		add_ln55 : 4
		sext_ln55_1 : 5
		window_addr_3 : 6
		add_ln56 : 4
		sext_ln56 : 5
		window_addr_5 : 6
		window_load : 7
		window_load_1 : 7
		part_buffer_0_load : 1
		part_buffer_1_load : 1
		store_ln63 : 1
	State 9
		window_addr_4 : 1
		store_ln55 : 2
		store_ln56 : 1
	State 10
		store_ln61 : 1
		store_ln62 : 1
	State 11
		and_ln67 : 1
		br_ln67 : 1
		icmp_ln72_2 : 1
		icmp_ln72_3 : 1
		or_ln72 : 2
		or_ln72_1 : 2
		or_ln72_2 : 2
		br_ln72 : 2
	State 12
		icmp_ln14 : 1
		i_2 : 1
		br_ln14 : 2
		zext_ln16 : 1
		tmp_8 : 1
		zext_ln16_1 : 2
		sub_ln16 : 3
		sub_ln21 : 1
		trunc_ln21_1 : 2
		sub_ln21_1 : 3
		add_ln75 : 1
	State 13
		icmp_ln15 : 1
		j_1 : 1
		br_ln15 : 2
		zext_ln16_5 : 1
		add_ln16 : 2
		sext_ln16 : 3
		window_addr_6 : 4
		kernel_addr_1 : 4
		window_load_2 : 5
		kernel_load : 5
	State 14
		zext_ln16_2 : 1
		zext_ln16_3 : 1
		mul_ln16 : 2
	State 15
	State 16
		zext_ln16_4 : 1
		result : 2
	State 17
		select_ln21 : 1
		outImage_addr_1 : 1
		store_ln75 : 2
	State 18
		add_ln73 : 1
		sext_ln73_1 : 2
		outImage_addr : 3
		store_ln73 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_387      |    0    |    0    |    10   |
|          |       j_fu_421      |    0    |    0    |    10   |
|          |   add_ln40_fu_431   |    0    |    0    |    15   |
|          |      row_fu_451     |    0    |    0    |    17   |
|          |    outrow_fu_499    |    0    |    0    |    17   |
|          |      col_fu_549     |    0    |    0    |    16   |
|          |   add_ln50_fu_559   |    0    |    0    |    27   |
|    add   |      i_1_fu_598     |    0    |    0    |    10   |
|          |   add_ln55_fu_626   |    0    |    0    |    15   |
|          |   add_ln56_fu_637   |    0    |    0    |    15   |
|          |    outcol_fu_663    |    0    |    0    |    16   |
|          |      i_2_fu_703     |    0    |    0    |    10   |
|          |   add_ln75_fu_756   |    0    |    0    |    27   |
|          |      j_1_fu_767     |    0    |    0    |    10   |
|          |   add_ln16_fu_777   |    0    |    0    |    15   |
|          |   add_ln73_fu_829   |    0    |    0    |    27   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln38_fu_381  |    0    |    0    |    8    |
|          |   icmp_ln39_fu_415  |    0    |    0    |    8    |
|          |   icmp_ln45_fu_445  |    0    |    0    |    13   |
|          |   icmp_ln49_fu_457  |    0    |    0    |    13   |
|          |   icmp_ln67_fu_493  |    0    |    0    |    13   |
|          |   icmp_ln72_fu_505  |    0    |    0    |    13   |
|          |  icmp_ln72_1_fu_511 |    0    |    0    |    13   |
|   icmp   |   icmp_ln46_fu_543  |    0    |    0    |    13   |
|          |  icmp_ln49_1_fu_569 |    0    |    0    |    13   |
|          |   icmp_ln54_fu_592  |    0    |    0    |    8    |
|          |  icmp_ln67_1_fu_652 |    0    |    0    |    13   |
|          |  icmp_ln72_2_fu_669 |    0    |    0    |    13   |
|          |  icmp_ln72_3_fu_675 |    0    |    0    |    13   |
|          |   icmp_ln14_fu_697  |    0    |    0    |    8    |
|          |   icmp_ln15_fu_761  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln40_fu_409   |    0    |    0    |    13   |
|          |   sub_ln50_fu_487   |    0    |    0    |    26   |
|          |   sub_ln73_fu_537   |    0    |    0    |    27   |
|    sub   |   sub_ln55_fu_620   |    0    |    0    |    13   |
|          |   sub_ln16_fu_725   |    0    |    0    |    13   |
|          |   sub_ln21_fu_731   |    0    |    0    |    39   |
|          |  sub_ln21_1_fu_747  |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln49_fu_584 |    0    |    0    |    8    |
|          |  select_ln21_fu_814 |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          |    or_ln72_fu_681   |    0    |    0    |    2    |
|    or    |   or_ln72_1_fu_686  |    0    |    0    |    2    |
|          |   or_ln72_2_fu_691  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln49_fu_575   |    0    |    0    |    2    |
|          |   and_ln67_fu_658   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|  muladd  |      grp_fu_839     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln40_fu_393  |    0    |    0    |    0    |
|          |  zext_ln40_1_fu_405 |    0    |    0    |    0    |
|          |  zext_ln40_2_fu_427 |    0    |    0    |    0    |
|          |   zext_ln45_fu_441  |    0    |    0    |    0    |
|          |   zext_ln50_fu_471  |    0    |    0    |    0    |
|          |  zext_ln50_2_fu_483 |    0    |    0    |    0    |
|          |  zext_ln50_3_fu_555 |    0    |    0    |    0    |
|          |  zext_ln50_1_fu_580 |    0    |    0    |    0    |
|   zext   |   zext_ln55_fu_604  |    0    |    0    |    0    |
|          |  zext_ln55_1_fu_616 |    0    |    0    |    0    |
|          |   zext_ln16_fu_709  |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_721 |    0    |    0    |    0    |
|          |   zext_ln75_fu_753  |    0    |    0    |    0    |
|          |  zext_ln16_5_fu_773 |    0    |    0    |    0    |
|          |  zext_ln16_2_fu_788 |    0    |    0    |    0    |
|          |  zext_ln16_3_fu_792 |    0    |    0    |    0    |
|          |   zext_ln73_fu_826  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_2_fu_397    |    0    |    0    |    0    |
|          |     tmp_3_fu_463    |    0    |    0    |    0    |
|          |     tmp_4_fu_475    |    0    |    0    |    0    |
|bitconcatenate|     tmp_5_fu_517    |    0    |    0    |    0    |
|          |     tmp_6_fu_525    |    0    |    0    |    0    |
|          |     tmp_7_fu_608    |    0    |    0    |    0    |
|          |     tmp_8_fu_713    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln40_fu_436  |    0    |    0    |    0    |
|          |   sext_ln73_fu_533  |    0    |    0    |    0    |
|          |   sext_ln50_fu_564  |    0    |    0    |    0    |
|          |  sext_ln55_1_fu_632 |    0    |    0    |    0    |
|   sext   |   sext_ln56_fu_643  |    0    |    0    |    0    |
|          |   sext_ln55_fu_648  |    0    |    0    |    0    |
|          |   sext_ln16_fu_782  |    0    |    0    |    0    |
|          |   sext_ln75_fu_822  |    0    |    0    |    0    |
|          |  sext_ln73_1_fu_834 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect| trunc_ln21_1_fu_737 |    0    |    0    |    0    |
|          | trunc_ln21_2_fu_804 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_9_fu_796    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   599   |
|----------|---------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|    kernel   |    0   |   16   |    2   |    0   |
|part_buffer_0|    1   |    0   |    0   |    0   |
|part_buffer_1|    1   |    0   |    0   |    0   |
|    window   |    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    3   |   16   |    2   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln75_reg_1031    |   20   |
|     and_ln67_reg_999     |    1   |
|       col_0_reg_312      |    9   |
|        col_reg_935       |    9   |
| gauss_kernel_addr_reg_888|    4   |
|       i1_0_reg_324       |    2   |
|       i_0_i_reg_347      |    2   |
|        i_0_reg_279       |    2   |
|        i_1_reg_964       |    2   |
|       i_2_reg_1016       |    2   |
|         i_reg_865        |    2   |
|    icmp_ln49_1_reg_945   |    1   |
|     icmp_ln49_reg_901    |    1   |
|     icmp_ln67_reg_911    |    1   |
|    icmp_ln72_1_reg_921   |    1   |
|     icmp_ln72_reg_916    |    1   |
|   inImage_addr_reg_940   |   19   |
|       j_0_i_reg_370      |    2   |
|        j_0_reg_290       |    2   |
|       j_1_reg_1039       |    2   |
|         j_reg_878        |    2   |
|  kernel_addr_1_reg_1049  |    4   |
|    or_ln72_2_reg_1009    |    1   |
|      outcol_reg_1003     |    9   |
|part_buffer_0_addr_reg_984|    9   |
|part_buffer_1_addr_reg_989|    9   |
|part_buffer_1_load_reg_994|    8   |
|    result_0_i_reg_335    |   32   |
|    result_1_i_reg_358    |   32   |
|      result_reg_1064     |   32   |
|       row_0_reg_301      |   10   |
|        row_reg_896       |   10   |
|    select_ln49_reg_955   |    8   |
|     sext_ln40_reg_883    |   64   |
|     sub_ln16_reg_1021    |    5   |
|    sub_ln21_1_reg_1026   |    8   |
|     sub_ln40_reg_870     |    5   |
|     sub_ln50_reg_906     |   20   |
|     sub_ln55_reg_969     |    5   |
|     sub_ln73_reg_926     |   20   |
|   window_addr_1_reg_852  |    4   |
|   window_addr_2_reg_857  |    4   |
|   window_addr_3_reg_974  |    4   |
|   window_addr_5_reg_979  |    4   |
|  window_addr_6_reg_1044  |    4   |
|    window_addr_reg_847   |    4   |
|   zext_ln16_2_reg_1054   |   16   |
|   zext_ln16_3_reg_1059   |   16   |
|    zext_ln50_1_reg_949   |   64   |
+--------------------------+--------+
|           Total          |   498  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_153 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_165 |  p0  |   3  |   4  |   12   ||    15   |
|  grp_access_fu_179 |  p0  |   2  |  19  |   38   ||    9    |
|  grp_access_fu_197 |  p0  |   4  |   4  |   16   ||    21   |
|  grp_access_fu_197 |  p1  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_197 |  p2  |   6  |   0  |    0   ||    33   |
|  grp_access_fu_197 |  p4  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_214 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_226 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_264 |  p0  |   2  |  19  |   38   ||    9    |
|  grp_access_fu_264 |  p1  |   2  |   8  |   16   ||    9    |
|    col_0_reg_312   |  p0  |   2  |   9  |   18   ||    9    |
| result_0_i_reg_335 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_839     |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_839     |  p1  |   2  |   8  |   16   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   310  ||  25.318 ||   183   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   599  |    -   |
|   Memory  |    3   |    -   |    -   |   16   |    2   |    0   |
|Multiplexer|    -   |    -   |   25   |    -   |   183  |    -   |
|  Register |    -   |    -   |    -   |   498  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   25   |   514  |   784  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
