var messages = { "messageData" :[
{"recid":0,"messageId":"b43cc8f8","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_overflow","messagesString":"Width of assignment RHS is greater than width of LHS.  LHS Expression tx_data, LHS Width 8, RHS Width 32, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 133.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_1327688177","statusName":"uninspected","priority":"3","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":133}],"argList":{"2":"8","3":"32","4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"1":"0"},"argInstanceList":{},"argLineList":{"6":"133"},"rtlId":"e95ef272_00200"},
{"recid":1,"messageId":"5ecbd5a3","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"bus_bits_not_read","messagesString":"Bus has one or more bits that are not read. Bus unread bits CTRL_REG[31:4], Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 36.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_1327688177","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[1],"fileLineList":[{"0":36}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"7":"1"},"argInstanceList":{},"argLineList":{"6":"36"},"rtlId":""},
{"recid":2,"messageId":"d4f7c363","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"bus_bits_not_read","messagesString":"Bus has one or more bits that are not read. Bus unread bits STATS_REG[31:5], Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 37.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_1327688177","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[2],"fileLineList":[{"0":37}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"7":"2"},"argInstanceList":{},"argLineList":{"6":"37"},"rtlId":""},
{"recid":3,"messageId":"3ffedc4a","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"bus_bits_not_read","messagesString":"Bus has one or more bits that are not read. Bus unread bits RX_DATA[31:8], Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 39.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_1327688177","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[3],"fileLineList":[{"0":39}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"7":"3"},"argInstanceList":{},"argLineList":{"6":"39"},"rtlId":""},
{"recid":4,"messageId":"9cc896bb","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"bus_bits_not_read","messagesString":"Bus has one or more bits that are not read. Bus unread bits BAUDIV[31:16], Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 40.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_1327688177","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[4],"fileLineList":[{"0":40}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"7":"4"},"argInstanceList":{},"argLineList":{"6":"40"},"rtlId":""},
{"recid":5,"messageId":"3eb68d3d","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"bus_bits_not_read","messagesString":"Bus has one or more bits that are not read. Bus unread bits {rx_register[0], rx_register[9]}, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 24.","moduleName":"UART_RECIVER","uniqueModuleName":"UART_RECIVER_1373587799","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[5],"fileLineList":[{"1":24}],"argList":{"4":"UART_RECIVER"},"argFileList":{"5":"1"},"argSignalList":{"7":"5"},"argInstanceList":{},"argLineList":{"6":"24"},"rtlId":""},
{"recid":6,"messageId":"5ad97b86","severityName":"Error","categoryName":"Rtl Design Style","checksName":"empty_block","messagesString":"Block has no statement. Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 68.","moduleName":"UART_RECIVER","uniqueModuleName":"UART_RECIVER_1373587799","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":68}],"argList":{"4":"UART_RECIVER"},"argFileList":{"5":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"68"},"rtlId":""},
{"recid":7,"messageId":"c0d3a7b2","severityName":"Info","categoryName":"Connectivity","checksName":"unloaded_input_port","messagesString":"Module input drives no logic. Port RX, Module UART_APB_TOP, File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 4.","moduleName":"UART_APB_TOP","uniqueModuleName":"UART_APB_TOP","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[],"signalList":[6],"fileLineList":[{"2":4}],"argList":{"4":"UART_APB_TOP"},"argFileList":{"5":"2"},"argSignalList":{"8":"6"},"argInstanceList":{},"argLineList":{"6":"4"},"rtlId":""},
{"recid":8,"messageId":"483d739c","severityName":"Info","categoryName":"Rtl Design Style","checksName":"if_else_if_can_be_case","messagesString":"'Long if, else if, else chain is modeled better with case statement.  Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 72 .","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_1327688177","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.8.1.2, 2.8.6.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":72}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"72"},"rtlId":"f8d25718_00200"},
{"recid":9,"messageId":"98de7012","severityName":"Info","categoryName":"Nomenclature Style","checksName":"reserved_keyword","messagesString":"Name of the design element matches a reserved keyword. Name SETUP, Reason SDF or EDIF keyword, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 6.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_1327688177","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.1.3","alias":"","instanceList":[],"signalList":[7],"fileLineList":[{"0":6}],"argList":{"10":"SDF or EDIF keyword","4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"9":"7"},"argInstanceList":{},"argLineList":{"6":"6"},"rtlId":""},
{"recid":10,"messageId":"cc58b22f","severityName":"Info","categoryName":"Nomenclature Style","checksName":"reserved_keyword","messagesString":"Name of the design element matches a reserved keyword. Name ACCESS, Reason VHDL keyword, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 7.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_1327688177","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.1.3","alias":"","instanceList":[],"signalList":[8],"fileLineList":[{"0":7}],"argList":{"10":"VHDL keyword","4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"9":"8"},"argInstanceList":{},"argLineList":{"6":"7"},"rtlId":""},
{"recid":11,"messageId":"1d4fa67a","severityName":"Info","categoryName":"Nomenclature Style","checksName":"reserved_keyword","messagesString":"Name of the design element matches a reserved keyword. Name out, Reason VHDL keyword, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 19.","moduleName":"UART_RECIVER","uniqueModuleName":"UART_RECIVER_1373587799","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.1.3","alias":"","instanceList":[],"signalList":[9],"fileLineList":[{"1":19}],"argList":{"10":"VHDL keyword","4":"UART_RECIVER"},"argFileList":{"5":"1"},"argSignalList":{"9":"9"},"argInstanceList":{},"argLineList":{"6":"19"},"rtlId":""},
{"recid":12,"messageId":"183e4b1","severityName":"Info","categoryName":"Nomenclature Style","checksName":"reserved_keyword","messagesString":"Name of the design element matches a reserved keyword. Name FINAL, Reason Case variant of verilog keyword, Module baudrate, File E:/Projects/Verilog/Projects/APB_UART/baudrate.v, Line 5.","moduleName":"baudrate","uniqueModuleName":"baudrate_321801903","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.1.3","alias":"","instanceList":[],"signalList":[10],"fileLineList":[{"3":5}],"argList":{"10":"Case variant of verilog keyword","4":"baudrate"},"argFileList":{"5":"3"},"argSignalList":{"9":"10"},"argInstanceList":{},"argLineList":{"6":"5"},"rtlId":""},
{"recid":13,"messageId":"6f2807f2","severityName":"Error","categoryName":"Simulation","checksName":"multi_driven_signal","messagesString":"Net has multiple drivers. Signal STATS_REG, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 54.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_1327688177","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Simulation","starcReference":"2.5.1.5","alias":"","instanceList":[],"signalList":[11],"fileLineList":[{"0":54}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"11":"11"},"argInstanceList":{},"argLineList":{"6":"54"},"rtlId":""},
{"recid":14,"messageId":"d05c9ea7","severityName":"Error","categoryName":"Simulation","checksName":"multi_driven_signal","messagesString":"Net has multiple drivers. Signal RX_DATA, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 56.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_1327688177","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Simulation","starcReference":"2.5.1.5","alias":"","instanceList":[],"signalList":[12],"fileLineList":[{"0":56}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"11":"12"},"argInstanceList":{},"argLineList":{"6":"56"},"rtlId":""},
{"recid":15,"messageId":"607accef","severityName":"Warning","categoryName":"Reset","checksName":"always_has_inconsistent_async_control","messagesString":"Always block has assignment(s) with inconsistent asynchronous control signal. Always block: Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 51, First inconsistent pair: Asynchronous flop CTRL_REG, Line 53, Synchronous flop PRDATA, Line 73.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_1327688177","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"2.3.6.1","alias":"","instanceList":[],"signalList":[13,14],"fileLineList":[{"0":51},{"0":53},{"0":73}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{"12":"13","14":"14"},"argInstanceList":{},"argLineList":{"6":"51","13":"53","15":"73"},"rtlId":""},
{"recid":16,"messageId":"5caaa68b","severityName":"Warning","categoryName":"Reset","checksName":"always_has_inconsistent_async_control","messagesString":"Always block has assignment(s) with inconsistent asynchronous control signal. Always block: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 52, First inconsistent pair: Asynchronous flop countdone, Line 54, Synchronous flop tx_data, Line 88.","moduleName":"UART_TRANSMITTER","uniqueModuleName":"UART_TRANSMITTER_2054846629","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"2.3.6.1","alias":"","instanceList":[],"signalList":[15,0],"fileLineList":[{"4":52},{"4":54},{"4":88}],"argList":{"4":"UART_TRANSMITTER"},"argFileList":{"5":"4"},"argSignalList":{"12":"15","14":"0"},"argInstanceList":{},"argLineList":{"6":"52","13":"54","15":"88"},"rtlId":""},
{"recid":17,"messageId":"58f95f42","severityName":"Info","categoryName":"Rtl Design Style","checksName":"fsm_without_one_hot_encoding","messagesString":"FSM encoding is not one-hot. Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 96.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_1327688177","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.11.4.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":96}],"argList":{"4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"96"},"rtlId":"7389c170_00200"},
{"recid":18,"messageId":"32aeb13c","severityName":"Info","categoryName":"Rtl Design Style","checksName":"fsm_without_one_hot_encoding","messagesString":"FSM encoding is not one-hot. Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 107.","moduleName":"UART_RECIVER","uniqueModuleName":"UART_RECIVER_1373587799","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.11.4.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":107}],"argList":{"4":"UART_RECIVER"},"argFileList":{"5":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"107"},"rtlId":"f13b00c1_00200"},
{"recid":19,"messageId":"aa1ede8d","severityName":"Info","categoryName":"Rtl Design Style","checksName":"fsm_without_one_hot_encoding","messagesString":"FSM encoding is not one-hot. Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 120.","moduleName":"UART_TRANSMITTER","uniqueModuleName":"UART_TRANSMITTER_2054846629","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.11.4.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":120}],"argList":{"4":"UART_TRANSMITTER"},"argFileList":{"5":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"120"},"rtlId":"f13b00c1_00200"},
{"recid":20,"messageId":"fc8f3383","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 6, Specified limit 5, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 51.","moduleName":"APB_SLAVE","uniqueModuleName":"APB_SLAVE_1327688177","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":51}],"argList":{"16":"6","17":"5","4":"APB_SLAVE"},"argFileList":{"5":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"51"},"rtlId":""},
{"recid":21,"messageId":"f749d4d6","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 6, Specified limit 5, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 50.","moduleName":"UART_RECIVER","uniqueModuleName":"UART_RECIVER_1373587799","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":50}],"argList":{"16":"6","17":"5","4":"UART_RECIVER"},"argFileList":{"5":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"50"},"rtlId":""},
{"recid":22,"messageId":"371d5457","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 7, Specified limit 5, Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 52.","moduleName":"UART_TRANSMITTER","uniqueModuleName":"UART_TRANSMITTER_2054846629","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":52}],"argList":{"16":"7","17":"5","4":"UART_TRANSMITTER"},"argFileList":{"5":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"52"},"rtlId":""},
{"recid":23,"messageId":"221806de","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter IDLE, Total count 3, First module: Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 5, Second module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 5","moduleName":"APB_SLAVE","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":5},{"1":5}],"argList":{"18":"IDLE","16":"3","19":"APB_SLAVE","21":"UART_RECIVER"},"argFileList":{"20":"0","22":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"13":"5","15":"5"},"rtlId":""},
{"recid":24,"messageId":"de49279a","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter width, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 3, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 3","moduleName":"UART_RECIVER","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":3},{"4":3}],"argList":{"18":"width","16":"2","19":"UART_RECIVER","21":"UART_TRANSMITTER"},"argFileList":{"20":"1","22":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"13":"3","15":"3"},"rtlId":""},
{"recid":25,"messageId":"16d66041","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter width2, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 4, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 4","moduleName":"UART_RECIVER","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":4},{"4":4}],"argList":{"18":"width2","16":"2","19":"UART_RECIVER","21":"UART_TRANSMITTER"},"argFileList":{"20":"1","22":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"13":"4","15":"4"},"rtlId":""},
{"recid":26,"messageId":"6bfeba3d","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter START, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 6, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 6","moduleName":"UART_RECIVER","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":6},{"4":6}],"argList":{"18":"START","16":"2","19":"UART_RECIVER","21":"UART_TRANSMITTER"},"argFileList":{"20":"1","22":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"13":"6","15":"6"},"rtlId":""},
{"recid":27,"messageId":"8ff590e5","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter DATA, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 7, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 7","moduleName":"UART_RECIVER","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":7},{"4":7}],"argList":{"18":"DATA","16":"2","19":"UART_RECIVER","21":"UART_TRANSMITTER"},"argFileList":{"20":"1","22":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"13":"7","15":"7"},"rtlId":""},
{"recid":28,"messageId":"f79dce75","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter DONE, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 8, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 8","moduleName":"UART_RECIVER","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":8},{"4":8}],"argList":{"18":"DONE","16":"2","19":"UART_RECIVER","21":"UART_TRANSMITTER"},"argFileList":{"20":"1","22":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"13":"8","15":"8"},"rtlId":""},
{"recid":29,"messageId":"91dd897c","severityName":"Info","categoryName":"Nomenclature Style","checksName":"comment_not_in_english","messagesString":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 27.","moduleName":"none","uniqueModuleName":"none","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"3.5.6.4, 3.5.6.6","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":27}],"argList":{},"argFileList":{"5":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"27"},"rtlId":""},
{"recid":30,"messageId":"91dd897c_1","severityName":"Info","categoryName":"Nomenclature Style","checksName":"comment_not_in_english","messagesString":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 81.","moduleName":"none","uniqueModuleName":"none","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"3.5.6.4, 3.5.6.6","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":81}],"argList":{},"argFileList":{"5":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"81"},"rtlId":""},
{"recid":31,"messageId":"91dd897c_2","severityName":"Info","categoryName":"Nomenclature Style","checksName":"comment_not_in_english","messagesString":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 93.","moduleName":"none","uniqueModuleName":"none","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"3.5.6.4, 3.5.6.6","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"2":93}],"argList":{},"argFileList":{"5":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"93"},"rtlId":""}]};
