Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jul  9 16:14:14 2025
| Host         : GiridharKING running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_pipeline_wrapper_timing_summary_routed.rpt -pb design_pipeline_wrapper_timing_summary_routed.pb -rpx design_pipeline_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_pipeline_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
LUTAR-1    Warning           LUT drives async reset alert                    3           
TIMING-16  Warning           Large setup violation                           92          
TIMING-18  Warning           Missing input or output delay                   14          
TIMING-20  Warning           Non-clocked latch                               1           
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[3][0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.463     -240.167                     96                19590        0.016        0.000                      0                19576        2.750        0.000                       0                  8607  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
adc_clk     {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 4.000}        8.000           125.000         
rx_clk      {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk            -3.463     -240.167                     96                12816        0.016        0.000                      0                12802        2.750        0.000                       0                  5843  
clk_fpga_0          0.343        0.000                      0                 6583        0.039        0.000                      0                 6583        2.750        0.000                       0                  2764  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             3.381        0.000                      0                   84        0.285        0.000                      0                   84  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk            adc_clk                  4.504        0.000                      0                   13        0.836        0.000                      0                   13  
**async_default**  clk_fpga_0         clk_fpga_0               3.205        0.000                      0                   96        0.569        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      adc_clk       
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        adc_clk                     
(none)                      adc_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           96  Failing Endpoints,  Worst Slack       -3.463ns,  Total Violation     -240.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.354ns  (logic 7.029ns (61.906%)  route 4.325ns (38.094%))
  Logic Levels:           25  (CARRY4=20 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.638     4.799    <hidden>
    SLICE_X25Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     5.255 r  <hidden>
                         net (fo=109, routed)         1.159     6.414    <hidden>
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.538 r  <hidden>
                         net (fo=1, routed)           0.000     6.538    <hidden>
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.088 r  <hidden>
                         net (fo=1, routed)           0.000     7.088    <hidden>
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  <hidden>
                         net (fo=1, routed)           0.000     7.202    <hidden>
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  <hidden>
                         net (fo=1, routed)           0.000     7.316    <hidden>
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  <hidden>
                         net (fo=1, routed)           0.000     7.430    <hidden>
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  <hidden>
                         net (fo=1, routed)           0.000     7.544    <hidden>
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  <hidden>
                         net (fo=1, routed)           0.000     7.658    <hidden>
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  <hidden>
                         net (fo=1, routed)           0.000     7.772    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  <hidden>
                         net (fo=2, routed)           0.528     8.633    <hidden>
    SLICE_X26Y81         LUT2 (Prop_lut2_I0_O)        0.303     8.936 r  <hidden>
                         net (fo=1, routed)           0.000     8.936    <hidden>
    SLICE_X26Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.337 r  <hidden>
                         net (fo=1, routed)           0.000     9.337    <hidden>
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.671 r  <hidden>
                         net (fo=4, routed)           1.020    10.691    <hidden>
    SLICE_X22Y79         LUT2 (Prop_lut2_I0_O)        0.303    10.994 r  <hidden>
                         net (fo=1, routed)           0.000    10.994    <hidden>
    SLICE_X22Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.395 r  <hidden>
                         net (fo=1, routed)           0.000    11.395    <hidden>
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.729 r  <hidden>
                         net (fo=2, routed)           0.850    12.579    <hidden>
    SLICE_X16Y88         LUT2 (Prop_lut2_I0_O)        0.303    12.882 r  <hidden>
                         net (fo=1, routed)           0.000    12.882    <hidden>
    SLICE_X16Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.415 r  <hidden>
                         net (fo=1, routed)           0.000    13.415    <hidden>
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  <hidden>
                         net (fo=2, routed)           0.769    14.507    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.306    14.813 r  <hidden>
                         net (fo=1, routed)           0.000    14.813    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.363 r  <hidden>
                         net (fo=1, routed)           0.000    15.363    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  <hidden>
                         net (fo=1, routed)           0.000    15.477    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  <hidden>
                         net (fo=1, routed)           0.000    15.591    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  <hidden>
                         net (fo=1, routed)           0.000    15.705    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.819 r  <hidden>
                         net (fo=1, routed)           0.000    15.819    <hidden>
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.153 r  <hidden>
                         net (fo=1, routed)           0.000    16.153    <hidden>
    SLICE_X15Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.489    12.401    <hidden>
    SLICE_X15Y89         FDRE                                         r  <hidden>
                         clock pessimism              0.263    12.664    
                         clock uncertainty           -0.035    12.628    
    SLICE_X15Y89         FDRE (Setup_fdre_C_D)        0.062    12.690    <hidden>
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -16.153    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.442ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.333ns  (logic 7.008ns (61.836%)  route 4.325ns (38.164%))
  Logic Levels:           25  (CARRY4=20 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.638     4.799    <hidden>
    SLICE_X25Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     5.255 r  <hidden>
                         net (fo=109, routed)         1.159     6.414    <hidden>
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.538 r  <hidden>
                         net (fo=1, routed)           0.000     6.538    <hidden>
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.088 r  <hidden>
                         net (fo=1, routed)           0.000     7.088    <hidden>
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  <hidden>
                         net (fo=1, routed)           0.000     7.202    <hidden>
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  <hidden>
                         net (fo=1, routed)           0.000     7.316    <hidden>
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  <hidden>
                         net (fo=1, routed)           0.000     7.430    <hidden>
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  <hidden>
                         net (fo=1, routed)           0.000     7.544    <hidden>
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  <hidden>
                         net (fo=1, routed)           0.000     7.658    <hidden>
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  <hidden>
                         net (fo=1, routed)           0.000     7.772    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  <hidden>
                         net (fo=2, routed)           0.528     8.633    <hidden>
    SLICE_X26Y81         LUT2 (Prop_lut2_I0_O)        0.303     8.936 r  <hidden>
                         net (fo=1, routed)           0.000     8.936    <hidden>
    SLICE_X26Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.337 r  <hidden>
                         net (fo=1, routed)           0.000     9.337    <hidden>
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.671 r  <hidden>
                         net (fo=4, routed)           1.020    10.691    <hidden>
    SLICE_X22Y79         LUT2 (Prop_lut2_I0_O)        0.303    10.994 r  <hidden>
                         net (fo=1, routed)           0.000    10.994    <hidden>
    SLICE_X22Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.395 r  <hidden>
                         net (fo=1, routed)           0.000    11.395    <hidden>
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.729 r  <hidden>
                         net (fo=2, routed)           0.850    12.579    <hidden>
    SLICE_X16Y88         LUT2 (Prop_lut2_I0_O)        0.303    12.882 r  <hidden>
                         net (fo=1, routed)           0.000    12.882    <hidden>
    SLICE_X16Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.415 r  <hidden>
                         net (fo=1, routed)           0.000    13.415    <hidden>
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  <hidden>
                         net (fo=2, routed)           0.769    14.507    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.306    14.813 r  <hidden>
                         net (fo=1, routed)           0.000    14.813    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.363 r  <hidden>
                         net (fo=1, routed)           0.000    15.363    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  <hidden>
                         net (fo=1, routed)           0.000    15.477    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  <hidden>
                         net (fo=1, routed)           0.000    15.591    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  <hidden>
                         net (fo=1, routed)           0.000    15.705    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.819 r  <hidden>
                         net (fo=1, routed)           0.000    15.819    <hidden>
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.132 r  <hidden>
                         net (fo=1, routed)           0.000    16.132    <hidden>
    SLICE_X15Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.489    12.401    <hidden>
    SLICE_X15Y89         FDRE                                         r  <hidden>
                         clock pessimism              0.263    12.664    
                         clock uncertainty           -0.035    12.628    
    SLICE_X15Y89         FDRE (Setup_fdre_C_D)        0.062    12.690    <hidden>
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -16.132    
  -------------------------------------------------------------------
                         slack                                 -3.442    

Slack (VIOLATED) :        -3.368ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.259ns  (logic 6.934ns (61.585%)  route 4.325ns (38.415%))
  Logic Levels:           25  (CARRY4=20 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.638     4.799    <hidden>
    SLICE_X25Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     5.255 r  <hidden>
                         net (fo=109, routed)         1.159     6.414    <hidden>
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.538 r  <hidden>
                         net (fo=1, routed)           0.000     6.538    <hidden>
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.088 r  <hidden>
                         net (fo=1, routed)           0.000     7.088    <hidden>
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  <hidden>
                         net (fo=1, routed)           0.000     7.202    <hidden>
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  <hidden>
                         net (fo=1, routed)           0.000     7.316    <hidden>
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  <hidden>
                         net (fo=1, routed)           0.000     7.430    <hidden>
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  <hidden>
                         net (fo=1, routed)           0.000     7.544    <hidden>
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  <hidden>
                         net (fo=1, routed)           0.000     7.658    <hidden>
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  <hidden>
                         net (fo=1, routed)           0.000     7.772    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  <hidden>
                         net (fo=2, routed)           0.528     8.633    <hidden>
    SLICE_X26Y81         LUT2 (Prop_lut2_I0_O)        0.303     8.936 r  <hidden>
                         net (fo=1, routed)           0.000     8.936    <hidden>
    SLICE_X26Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.337 r  <hidden>
                         net (fo=1, routed)           0.000     9.337    <hidden>
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.671 r  <hidden>
                         net (fo=4, routed)           1.020    10.691    <hidden>
    SLICE_X22Y79         LUT2 (Prop_lut2_I0_O)        0.303    10.994 r  <hidden>
                         net (fo=1, routed)           0.000    10.994    <hidden>
    SLICE_X22Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.395 r  <hidden>
                         net (fo=1, routed)           0.000    11.395    <hidden>
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.729 r  <hidden>
                         net (fo=2, routed)           0.850    12.579    <hidden>
    SLICE_X16Y88         LUT2 (Prop_lut2_I0_O)        0.303    12.882 r  <hidden>
                         net (fo=1, routed)           0.000    12.882    <hidden>
    SLICE_X16Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.415 r  <hidden>
                         net (fo=1, routed)           0.000    13.415    <hidden>
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  <hidden>
                         net (fo=2, routed)           0.769    14.507    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.306    14.813 r  <hidden>
                         net (fo=1, routed)           0.000    14.813    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.363 r  <hidden>
                         net (fo=1, routed)           0.000    15.363    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  <hidden>
                         net (fo=1, routed)           0.000    15.477    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  <hidden>
                         net (fo=1, routed)           0.000    15.591    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  <hidden>
                         net (fo=1, routed)           0.000    15.705    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.819 r  <hidden>
                         net (fo=1, routed)           0.000    15.819    <hidden>
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.058 r  <hidden>
                         net (fo=1, routed)           0.000    16.058    <hidden>
    SLICE_X15Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.489    12.401    <hidden>
    SLICE_X15Y89         FDRE                                         r  <hidden>
                         clock pessimism              0.263    12.664    
                         clock uncertainty           -0.035    12.628    
    SLICE_X15Y89         FDRE (Setup_fdre_C_D)        0.062    12.690    <hidden>
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -16.058    
  -------------------------------------------------------------------
                         slack                                 -3.368    

Slack (VIOLATED) :        -3.352ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.243ns  (logic 6.918ns (61.530%)  route 4.325ns (38.470%))
  Logic Levels:           25  (CARRY4=20 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.638     4.799    <hidden>
    SLICE_X25Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     5.255 r  <hidden>
                         net (fo=109, routed)         1.159     6.414    <hidden>
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.538 r  <hidden>
                         net (fo=1, routed)           0.000     6.538    <hidden>
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.088 r  <hidden>
                         net (fo=1, routed)           0.000     7.088    <hidden>
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  <hidden>
                         net (fo=1, routed)           0.000     7.202    <hidden>
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  <hidden>
                         net (fo=1, routed)           0.000     7.316    <hidden>
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  <hidden>
                         net (fo=1, routed)           0.000     7.430    <hidden>
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  <hidden>
                         net (fo=1, routed)           0.000     7.544    <hidden>
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  <hidden>
                         net (fo=1, routed)           0.000     7.658    <hidden>
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  <hidden>
                         net (fo=1, routed)           0.000     7.772    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  <hidden>
                         net (fo=2, routed)           0.528     8.633    <hidden>
    SLICE_X26Y81         LUT2 (Prop_lut2_I0_O)        0.303     8.936 r  <hidden>
                         net (fo=1, routed)           0.000     8.936    <hidden>
    SLICE_X26Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.337 r  <hidden>
                         net (fo=1, routed)           0.000     9.337    <hidden>
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.671 r  <hidden>
                         net (fo=4, routed)           1.020    10.691    <hidden>
    SLICE_X22Y79         LUT2 (Prop_lut2_I0_O)        0.303    10.994 r  <hidden>
                         net (fo=1, routed)           0.000    10.994    <hidden>
    SLICE_X22Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.395 r  <hidden>
                         net (fo=1, routed)           0.000    11.395    <hidden>
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.729 r  <hidden>
                         net (fo=2, routed)           0.850    12.579    <hidden>
    SLICE_X16Y88         LUT2 (Prop_lut2_I0_O)        0.303    12.882 r  <hidden>
                         net (fo=1, routed)           0.000    12.882    <hidden>
    SLICE_X16Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.415 r  <hidden>
                         net (fo=1, routed)           0.000    13.415    <hidden>
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  <hidden>
                         net (fo=2, routed)           0.769    14.507    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.306    14.813 r  <hidden>
                         net (fo=1, routed)           0.000    14.813    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.363 r  <hidden>
                         net (fo=1, routed)           0.000    15.363    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  <hidden>
                         net (fo=1, routed)           0.000    15.477    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  <hidden>
                         net (fo=1, routed)           0.000    15.591    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  <hidden>
                         net (fo=1, routed)           0.000    15.705    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.819 r  <hidden>
                         net (fo=1, routed)           0.000    15.819    <hidden>
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.042 r  <hidden>
                         net (fo=1, routed)           0.000    16.042    <hidden>
    SLICE_X15Y89         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.489    12.401    <hidden>
    SLICE_X15Y89         FDRE                                         r  <hidden>
                         clock pessimism              0.263    12.664    
                         clock uncertainty           -0.035    12.628    
    SLICE_X15Y89         FDRE (Setup_fdre_C_D)        0.062    12.690    <hidden>
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -16.042    
  -------------------------------------------------------------------
                         slack                                 -3.352    

Slack (VIOLATED) :        -3.350ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.240ns  (logic 6.915ns (61.520%)  route 4.325ns (38.480%))
  Logic Levels:           24  (CARRY4=19 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.638     4.799    <hidden>
    SLICE_X25Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     5.255 r  <hidden>
                         net (fo=109, routed)         1.159     6.414    <hidden>
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.538 r  <hidden>
                         net (fo=1, routed)           0.000     6.538    <hidden>
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.088 r  <hidden>
                         net (fo=1, routed)           0.000     7.088    <hidden>
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  <hidden>
                         net (fo=1, routed)           0.000     7.202    <hidden>
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  <hidden>
                         net (fo=1, routed)           0.000     7.316    <hidden>
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  <hidden>
                         net (fo=1, routed)           0.000     7.430    <hidden>
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  <hidden>
                         net (fo=1, routed)           0.000     7.544    <hidden>
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  <hidden>
                         net (fo=1, routed)           0.000     7.658    <hidden>
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  <hidden>
                         net (fo=1, routed)           0.000     7.772    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  <hidden>
                         net (fo=2, routed)           0.528     8.633    <hidden>
    SLICE_X26Y81         LUT2 (Prop_lut2_I0_O)        0.303     8.936 r  <hidden>
                         net (fo=1, routed)           0.000     8.936    <hidden>
    SLICE_X26Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.337 r  <hidden>
                         net (fo=1, routed)           0.000     9.337    <hidden>
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.671 r  <hidden>
                         net (fo=4, routed)           1.020    10.691    <hidden>
    SLICE_X22Y79         LUT2 (Prop_lut2_I0_O)        0.303    10.994 r  <hidden>
                         net (fo=1, routed)           0.000    10.994    <hidden>
    SLICE_X22Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.395 r  <hidden>
                         net (fo=1, routed)           0.000    11.395    <hidden>
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.729 r  <hidden>
                         net (fo=2, routed)           0.850    12.579    <hidden>
    SLICE_X16Y88         LUT2 (Prop_lut2_I0_O)        0.303    12.882 r  <hidden>
                         net (fo=1, routed)           0.000    12.882    <hidden>
    SLICE_X16Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.415 r  <hidden>
                         net (fo=1, routed)           0.000    13.415    <hidden>
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  <hidden>
                         net (fo=2, routed)           0.769    14.507    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.306    14.813 r  <hidden>
                         net (fo=1, routed)           0.000    14.813    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.363 r  <hidden>
                         net (fo=1, routed)           0.000    15.363    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  <hidden>
                         net (fo=1, routed)           0.000    15.477    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  <hidden>
                         net (fo=1, routed)           0.000    15.591    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  <hidden>
                         net (fo=1, routed)           0.000    15.705    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.039 r  <hidden>
                         net (fo=1, routed)           0.000    16.039    <hidden>
    SLICE_X15Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.488    12.400    <hidden>
    SLICE_X15Y88         FDRE                                         r  <hidden>
                         clock pessimism              0.263    12.663    
                         clock uncertainty           -0.035    12.627    
    SLICE_X15Y88         FDRE (Setup_fdre_C_D)        0.062    12.689    <hidden>
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -16.039    
  -------------------------------------------------------------------
                         slack                                 -3.350    

Slack (VIOLATED) :        -3.329ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.219ns  (logic 6.894ns (61.448%)  route 4.325ns (38.552%))
  Logic Levels:           24  (CARRY4=19 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.638     4.799    <hidden>
    SLICE_X25Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     5.255 r  <hidden>
                         net (fo=109, routed)         1.159     6.414    <hidden>
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.538 r  <hidden>
                         net (fo=1, routed)           0.000     6.538    <hidden>
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.088 r  <hidden>
                         net (fo=1, routed)           0.000     7.088    <hidden>
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  <hidden>
                         net (fo=1, routed)           0.000     7.202    <hidden>
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  <hidden>
                         net (fo=1, routed)           0.000     7.316    <hidden>
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  <hidden>
                         net (fo=1, routed)           0.000     7.430    <hidden>
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  <hidden>
                         net (fo=1, routed)           0.000     7.544    <hidden>
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  <hidden>
                         net (fo=1, routed)           0.000     7.658    <hidden>
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  <hidden>
                         net (fo=1, routed)           0.000     7.772    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  <hidden>
                         net (fo=2, routed)           0.528     8.633    <hidden>
    SLICE_X26Y81         LUT2 (Prop_lut2_I0_O)        0.303     8.936 r  <hidden>
                         net (fo=1, routed)           0.000     8.936    <hidden>
    SLICE_X26Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.337 r  <hidden>
                         net (fo=1, routed)           0.000     9.337    <hidden>
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.671 r  <hidden>
                         net (fo=4, routed)           1.020    10.691    <hidden>
    SLICE_X22Y79         LUT2 (Prop_lut2_I0_O)        0.303    10.994 r  <hidden>
                         net (fo=1, routed)           0.000    10.994    <hidden>
    SLICE_X22Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.395 r  <hidden>
                         net (fo=1, routed)           0.000    11.395    <hidden>
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.729 r  <hidden>
                         net (fo=2, routed)           0.850    12.579    <hidden>
    SLICE_X16Y88         LUT2 (Prop_lut2_I0_O)        0.303    12.882 r  <hidden>
                         net (fo=1, routed)           0.000    12.882    <hidden>
    SLICE_X16Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.415 r  <hidden>
                         net (fo=1, routed)           0.000    13.415    <hidden>
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  <hidden>
                         net (fo=2, routed)           0.769    14.507    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.306    14.813 r  <hidden>
                         net (fo=1, routed)           0.000    14.813    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.363 r  <hidden>
                         net (fo=1, routed)           0.000    15.363    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  <hidden>
                         net (fo=1, routed)           0.000    15.477    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  <hidden>
                         net (fo=1, routed)           0.000    15.591    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  <hidden>
                         net (fo=1, routed)           0.000    15.705    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.018 r  <hidden>
                         net (fo=1, routed)           0.000    16.018    <hidden>
    SLICE_X15Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.488    12.400    <hidden>
    SLICE_X15Y88         FDRE                                         r  <hidden>
                         clock pessimism              0.263    12.663    
                         clock uncertainty           -0.035    12.627    
    SLICE_X15Y88         FDRE (Setup_fdre_C_D)        0.062    12.689    <hidden>
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -16.018    
  -------------------------------------------------------------------
                         slack                                 -3.329    

Slack (VIOLATED) :        -3.255ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.145ns  (logic 6.820ns (61.192%)  route 4.325ns (38.808%))
  Logic Levels:           24  (CARRY4=19 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.638     4.799    <hidden>
    SLICE_X25Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     5.255 r  <hidden>
                         net (fo=109, routed)         1.159     6.414    <hidden>
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.538 r  <hidden>
                         net (fo=1, routed)           0.000     6.538    <hidden>
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.088 r  <hidden>
                         net (fo=1, routed)           0.000     7.088    <hidden>
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  <hidden>
                         net (fo=1, routed)           0.000     7.202    <hidden>
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  <hidden>
                         net (fo=1, routed)           0.000     7.316    <hidden>
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  <hidden>
                         net (fo=1, routed)           0.000     7.430    <hidden>
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  <hidden>
                         net (fo=1, routed)           0.000     7.544    <hidden>
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  <hidden>
                         net (fo=1, routed)           0.000     7.658    <hidden>
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  <hidden>
                         net (fo=1, routed)           0.000     7.772    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  <hidden>
                         net (fo=2, routed)           0.528     8.633    <hidden>
    SLICE_X26Y81         LUT2 (Prop_lut2_I0_O)        0.303     8.936 r  <hidden>
                         net (fo=1, routed)           0.000     8.936    <hidden>
    SLICE_X26Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.337 r  <hidden>
                         net (fo=1, routed)           0.000     9.337    <hidden>
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.671 r  <hidden>
                         net (fo=4, routed)           1.020    10.691    <hidden>
    SLICE_X22Y79         LUT2 (Prop_lut2_I0_O)        0.303    10.994 r  <hidden>
                         net (fo=1, routed)           0.000    10.994    <hidden>
    SLICE_X22Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.395 r  <hidden>
                         net (fo=1, routed)           0.000    11.395    <hidden>
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.729 r  <hidden>
                         net (fo=2, routed)           0.850    12.579    <hidden>
    SLICE_X16Y88         LUT2 (Prop_lut2_I0_O)        0.303    12.882 r  <hidden>
                         net (fo=1, routed)           0.000    12.882    <hidden>
    SLICE_X16Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.415 r  <hidden>
                         net (fo=1, routed)           0.000    13.415    <hidden>
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  <hidden>
                         net (fo=2, routed)           0.769    14.507    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.306    14.813 r  <hidden>
                         net (fo=1, routed)           0.000    14.813    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.363 r  <hidden>
                         net (fo=1, routed)           0.000    15.363    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  <hidden>
                         net (fo=1, routed)           0.000    15.477    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  <hidden>
                         net (fo=1, routed)           0.000    15.591    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  <hidden>
                         net (fo=1, routed)           0.000    15.705    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.944 r  <hidden>
                         net (fo=1, routed)           0.000    15.944    <hidden>
    SLICE_X15Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.488    12.400    <hidden>
    SLICE_X15Y88         FDRE                                         r  <hidden>
                         clock pessimism              0.263    12.663    
                         clock uncertainty           -0.035    12.627    
    SLICE_X15Y88         FDRE (Setup_fdre_C_D)        0.062    12.689    <hidden>
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -15.944    
  -------------------------------------------------------------------
                         slack                                 -3.255    

Slack (VIOLATED) :        -3.249ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.257ns  (logic 6.676ns (59.305%)  route 4.581ns (40.695%))
  Logic Levels:           18  (CARRY4=13 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.659     4.820    <hidden>
    SLICE_X20Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_fdre_C_Q)         0.478     5.298 r  <hidden>
                         net (fo=109, routed)         1.593     6.891    <hidden>
    SLICE_X6Y71          LUT4 (Prop_lut4_I1_O)        0.296     7.187 r  <hidden>
                         net (fo=1, routed)           0.000     7.187    <hidden>
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  <hidden>
                         net (fo=1, routed)           0.000     7.720    <hidden>
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.035 r  <hidden>
                         net (fo=2, routed)           0.735     8.770    <hidden>
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.307     9.077 r  <hidden>
                         net (fo=1, routed)           0.000     9.077    <hidden>
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.627 r  <hidden>
                         net (fo=1, routed)           0.000     9.627    <hidden>
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.940 r  <hidden>
                         net (fo=1, routed)           0.847    10.787    <hidden>
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.306    11.093 r  <hidden>
                         net (fo=1, routed)           0.000    11.093    <hidden>
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.643 r  <hidden>
                         net (fo=1, routed)           0.000    11.643    <hidden>
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  <hidden>
                         net (fo=1, routed)           0.000    11.757    <hidden>
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.091 r  <hidden>
                         net (fo=2, routed)           0.776    12.867    <hidden>
    SLICE_X14Y76         LUT2 (Prop_lut2_I0_O)        0.303    13.170 r  <hidden>
                         net (fo=1, routed)           0.000    13.170    <hidden>
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.720 r  <hidden>
                         net (fo=1, routed)           0.000    13.720    <hidden>
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.054 r  <hidden>
                         net (fo=3, routed)           0.630    14.684    <hidden>
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.303    14.987 r  <hidden>
                         net (fo=1, routed)           0.000    14.987    <hidden>
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.520 r  <hidden>
                         net (fo=1, routed)           0.000    15.520    <hidden>
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.637 r  <hidden>
                         net (fo=1, routed)           0.000    15.637    <hidden>
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.754 r  <hidden>
                         net (fo=1, routed)           0.000    15.754    <hidden>
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.077 r  <hidden>
                         net (fo=1, routed)           0.000    16.077    <hidden>
    SLICE_X16Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.479    12.391    <hidden>
    SLICE_X16Y79         FDRE                                         r  <hidden>
                         clock pessimism              0.363    12.754    
                         clock uncertainty           -0.035    12.719    
    SLICE_X16Y79         FDRE (Setup_fdre_C_D)        0.109    12.828    <hidden>
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -16.077    
  -------------------------------------------------------------------
                         slack                                 -3.249    

Slack (VIOLATED) :        -3.241ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.249ns  (logic 6.668ns (59.276%)  route 4.581ns (40.724%))
  Logic Levels:           18  (CARRY4=13 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.659     4.820    <hidden>
    SLICE_X20Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_fdre_C_Q)         0.478     5.298 r  <hidden>
                         net (fo=109, routed)         1.593     6.891    <hidden>
    SLICE_X6Y71          LUT4 (Prop_lut4_I1_O)        0.296     7.187 r  <hidden>
                         net (fo=1, routed)           0.000     7.187    <hidden>
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  <hidden>
                         net (fo=1, routed)           0.000     7.720    <hidden>
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.035 r  <hidden>
                         net (fo=2, routed)           0.735     8.770    <hidden>
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.307     9.077 r  <hidden>
                         net (fo=1, routed)           0.000     9.077    <hidden>
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.627 r  <hidden>
                         net (fo=1, routed)           0.000     9.627    <hidden>
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.940 r  <hidden>
                         net (fo=1, routed)           0.847    10.787    <hidden>
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.306    11.093 r  <hidden>
                         net (fo=1, routed)           0.000    11.093    <hidden>
    SLICE_X9Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.643 r  <hidden>
                         net (fo=1, routed)           0.000    11.643    <hidden>
    SLICE_X9Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  <hidden>
                         net (fo=1, routed)           0.000    11.757    <hidden>
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.091 r  <hidden>
                         net (fo=2, routed)           0.776    12.867    <hidden>
    SLICE_X14Y76         LUT2 (Prop_lut2_I0_O)        0.303    13.170 r  <hidden>
                         net (fo=1, routed)           0.000    13.170    <hidden>
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.720 r  <hidden>
                         net (fo=1, routed)           0.000    13.720    <hidden>
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.054 r  <hidden>
                         net (fo=3, routed)           0.630    14.684    <hidden>
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.303    14.987 r  <hidden>
                         net (fo=1, routed)           0.000    14.987    <hidden>
    SLICE_X16Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.520 r  <hidden>
                         net (fo=1, routed)           0.000    15.520    <hidden>
    SLICE_X16Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.637 r  <hidden>
                         net (fo=1, routed)           0.000    15.637    <hidden>
    SLICE_X16Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.754 r  <hidden>
                         net (fo=1, routed)           0.000    15.754    <hidden>
    SLICE_X16Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.069 r  <hidden>
                         net (fo=1, routed)           0.000    16.069    <hidden>
    SLICE_X16Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.479    12.391    <hidden>
    SLICE_X16Y79         FDRE                                         r  <hidden>
                         clock pessimism              0.363    12.754    
                         clock uncertainty           -0.035    12.719    
    SLICE_X16Y79         FDRE (Setup_fdre_C_D)        0.109    12.828    <hidden>
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -3.241    

Slack (VIOLATED) :        -3.239ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.129ns  (logic 6.804ns (61.136%)  route 4.325ns (38.864%))
  Logic Levels:           24  (CARRY4=19 LUT2=4 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.638     4.799    <hidden>
    SLICE_X25Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.456     5.255 r  <hidden>
                         net (fo=109, routed)         1.159     6.414    <hidden>
    SLICE_X29Y75         LUT4 (Prop_lut4_I1_O)        0.124     6.538 r  <hidden>
                         net (fo=1, routed)           0.000     6.538    <hidden>
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.088 r  <hidden>
                         net (fo=1, routed)           0.000     7.088    <hidden>
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.202 r  <hidden>
                         net (fo=1, routed)           0.000     7.202    <hidden>
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.316 r  <hidden>
                         net (fo=1, routed)           0.000     7.316    <hidden>
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  <hidden>
                         net (fo=1, routed)           0.000     7.430    <hidden>
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.544 r  <hidden>
                         net (fo=1, routed)           0.000     7.544    <hidden>
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.658 r  <hidden>
                         net (fo=1, routed)           0.000     7.658    <hidden>
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.772 r  <hidden>
                         net (fo=1, routed)           0.000     7.772    <hidden>
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.106 r  <hidden>
                         net (fo=2, routed)           0.528     8.633    <hidden>
    SLICE_X26Y81         LUT2 (Prop_lut2_I0_O)        0.303     8.936 r  <hidden>
                         net (fo=1, routed)           0.000     8.936    <hidden>
    SLICE_X26Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.337 r  <hidden>
                         net (fo=1, routed)           0.000     9.337    <hidden>
    SLICE_X26Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.671 r  <hidden>
                         net (fo=4, routed)           1.020    10.691    <hidden>
    SLICE_X22Y79         LUT2 (Prop_lut2_I0_O)        0.303    10.994 r  <hidden>
                         net (fo=1, routed)           0.000    10.994    <hidden>
    SLICE_X22Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.395 r  <hidden>
                         net (fo=1, routed)           0.000    11.395    <hidden>
    SLICE_X22Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.729 r  <hidden>
                         net (fo=2, routed)           0.850    12.579    <hidden>
    SLICE_X16Y88         LUT2 (Prop_lut2_I0_O)        0.303    12.882 r  <hidden>
                         net (fo=1, routed)           0.000    12.882    <hidden>
    SLICE_X16Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.415 r  <hidden>
                         net (fo=1, routed)           0.000    13.415    <hidden>
    SLICE_X16Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  <hidden>
                         net (fo=2, routed)           0.769    14.507    <hidden>
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.306    14.813 r  <hidden>
                         net (fo=1, routed)           0.000    14.813    <hidden>
    SLICE_X15Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.363 r  <hidden>
                         net (fo=1, routed)           0.000    15.363    <hidden>
    SLICE_X15Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.477 r  <hidden>
                         net (fo=1, routed)           0.000    15.477    <hidden>
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  <hidden>
                         net (fo=1, routed)           0.000    15.591    <hidden>
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  <hidden>
                         net (fo=1, routed)           0.000    15.705    <hidden>
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.928 r  <hidden>
                         net (fo=1, routed)           0.000    15.928    <hidden>
    SLICE_X15Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.488    12.400    <hidden>
    SLICE_X15Y88         FDRE                                         r  <hidden>
                         clock pessimism              0.263    12.663    
                         clock uncertainty           -0.035    12.627    
    SLICE_X15Y88         FDRE (Setup_fdre_C_D)        0.062    12.689    <hidden>
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -15.928    
  -------------------------------------------------------------------
                         slack                                 -3.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.349%)  route 0.183ns (49.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.556     1.611    <hidden>
    SLICE_X22Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  <hidden>
                         net (fo=1, routed)           0.183     1.936    <hidden>
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.981 r  <hidden>
                         net (fo=1, routed)           0.000     1.981    <hidden>
    SLICE_X21Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.823     1.969    <hidden>
    SLICE_X21Y33         FDRE                                         r  <hidden>
                         clock pessimism             -0.095     1.874    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.091     1.965    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.684%)  route 0.249ns (60.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.566     1.621    <hidden>
    SLICE_X12Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     1.785 r  <hidden>
                         net (fo=1, routed)           0.249     2.034    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.876     2.022    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.324     1.699    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.296     1.995    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.993%)  route 0.227ns (58.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.591     1.646    <hidden>
    SLICE_X42Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.810 r  <hidden>
                         net (fo=2, routed)           0.227     2.037    <hidden>
    SLICE_X40Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.862     2.008    <hidden>
    SLICE_X40Y48         FDRE                                         r  <hidden>
                         clock pessimism             -0.090     1.918    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.075     1.993    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.348ns (78.050%)  route 0.098ns (21.950%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.567     1.622    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X11Y49         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[43]/Q
                         net (fo=1, routed)           0.097     1.860    <hidden>
    SLICE_X12Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.905 r  <hidden>
                         net (fo=1, routed)           0.000     1.905    <hidden>
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.014 r  <hidden>
                         net (fo=1, routed)           0.001     2.015    <hidden>
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.068 r  <hidden>
                         net (fo=1, routed)           0.000     2.068    <hidden>
    SLICE_X12Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.834     1.980    <hidden>
    SLICE_X12Y50         FDRE                                         r  <hidden>
                         clock pessimism             -0.090     1.890    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     2.024    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.328%)  route 0.247ns (63.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.590     1.645    <hidden>
    SLICE_X41Y53         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  <hidden>
                         net (fo=3, routed)           0.247     2.033    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.862     2.008    <hidden>
    SLICE_X41Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.090     1.918    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.071     1.989    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.761%)  route 0.215ns (59.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.556     1.611    <hidden>
    SLICE_X30Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.148     1.759 r  <hidden>
                         net (fo=1, routed)           0.215     1.974    <hidden>
    RAMB18_X1Y12         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.864     2.010    <hidden>
    RAMB18_X1Y12         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.324     1.687    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.242     1.929    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.168%)  route 0.255ns (60.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.553     1.608    <hidden>
    SLICE_X28Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  <hidden>
                         net (fo=1, routed)           0.255     2.027    <hidden>
    RAMB18_X2Y8          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.862     2.008    <hidden>
    RAMB18_X2Y8          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.324     1.685    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     1.981    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.272ns (64.324%)  route 0.151ns (35.676%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.591     1.646    <hidden>
    SLICE_X42Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.810 r  <hidden>
                         net (fo=2, routed)           0.151     1.961    <hidden>
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.006 r  <hidden>
                         net (fo=1, routed)           0.000     2.006    <hidden>
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.069 r  <hidden>
                         net (fo=1, routed)           0.000     2.069    <hidden>
    SLICE_X40Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.862     2.008    <hidden>
    SLICE_X40Y49         FDRE                                         r  <hidden>
                         clock pessimism             -0.090     1.918    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.105     2.023    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.069%)  route 0.188ns (55.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.553     1.608    <hidden>
    SLICE_X20Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.148     1.756 r  <hidden>
                         net (fo=1, routed)           0.188     1.944    <hidden>
    SLICE_X22Y18         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.819     1.965    <hidden>
    SLICE_X22Y18         FDRE                                         r  <hidden>
                         clock pessimism             -0.095     1.870    
    SLICE_X22Y18         FDRE (Hold_fdre_C_D)         0.022     1.892    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.377%)  route 0.263ns (61.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.565     1.620    <hidden>
    SLICE_X12Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.784 r  <hidden>
                         net (fo=1, routed)           0.263     2.048    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.876     2.022    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.324     1.699    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.995    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8   <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y10  <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y10  <hidden>
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y36  <hidden>
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y36  <hidden>
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X42Y35  <hidden>
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y36  <hidden>
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         4.000       2.750      SLICE_X38Y36  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 1.641ns (22.733%)  route 5.578ns (77.267%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.729     3.037    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 f  <hidden>
                         net (fo=3, routed)           0.938     4.453    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[4]
    SLICE_X4Y47          LUT3 (Prop_lut3_I0_O)        0.295     4.748 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.806     5.554    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.124     5.678 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.495     6.173    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.297 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=3, routed)           0.823     7.120    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.244 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.172     7.416    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.540 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=23, routed)          0.403     7.943    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     8.067 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=21, routed)          0.775     8.842    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg
    SLICE_X11Y44         LUT4 (Prop_lut4_I2_O)        0.124     8.966 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.471     9.436    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.560 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=8, routed)           0.695    10.256    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]
    SLICE_X11Y41         FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.506    10.698    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X11Y41         FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.205    10.599    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 1.641ns (22.733%)  route 5.578ns (77.267%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.729     3.037    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 f  <hidden>
                         net (fo=3, routed)           0.938     4.453    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[4]
    SLICE_X4Y47          LUT3 (Prop_lut3_I0_O)        0.295     4.748 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.806     5.554    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.124     5.678 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.495     6.173    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.297 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=3, routed)           0.823     7.120    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.244 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.172     7.416    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.540 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=23, routed)          0.403     7.943    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     8.067 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=21, routed)          0.775     8.842    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg
    SLICE_X11Y44         LUT4 (Prop_lut4_I2_O)        0.124     8.966 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.471     9.436    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.560 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=8, routed)           0.695    10.256    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]
    SLICE_X11Y41         FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.506    10.698    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X11Y41         FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.205    10.599    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 1.641ns (22.733%)  route 5.578ns (77.267%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.729     3.037    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 f  <hidden>
                         net (fo=3, routed)           0.938     4.453    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[4]
    SLICE_X4Y47          LUT3 (Prop_lut3_I0_O)        0.295     4.748 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.806     5.554    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.124     5.678 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.495     6.173    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.297 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=3, routed)           0.823     7.120    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.244 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.172     7.416    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.540 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=23, routed)          0.403     7.943    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     8.067 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=21, routed)          0.775     8.842    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg
    SLICE_X11Y44         LUT4 (Prop_lut4_I2_O)        0.124     8.966 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.471     9.436    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.560 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=8, routed)           0.695    10.256    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]
    SLICE_X11Y41         FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.506    10.698    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X11Y41         FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.205    10.599    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 1.641ns (22.733%)  route 5.578ns (77.267%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.729     3.037    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 f  <hidden>
                         net (fo=3, routed)           0.938     4.453    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[4]
    SLICE_X4Y47          LUT3 (Prop_lut3_I0_O)        0.295     4.748 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.806     5.554    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.124     5.678 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.495     6.173    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.297 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=3, routed)           0.823     7.120    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.244 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.172     7.416    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.540 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=23, routed)          0.403     7.943    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     8.067 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=21, routed)          0.775     8.842    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg
    SLICE_X11Y44         LUT4 (Prop_lut4_I2_O)        0.124     8.966 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.471     9.436    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.560 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1/O
                         net (fo=8, routed)           0.695    10.256    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]_0[0]
    SLICE_X11Y41         FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.506    10.698    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X11Y41         FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X11Y41         FDRE (Setup_fdre_C_CE)      -0.205    10.599    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]
  -------------------------------------------------------------------
                         required time                         10.599    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 1.641ns (22.746%)  route 5.573ns (77.254%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.729     3.037    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 f  <hidden>
                         net (fo=3, routed)           0.938     4.453    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[4]
    SLICE_X4Y47          LUT3 (Prop_lut3_I0_O)        0.295     4.748 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.806     5.554    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.124     5.678 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.495     6.173    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.297 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=3, routed)           0.823     7.120    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.244 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.172     7.416    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.540 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=23, routed)          0.403     7.943    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     8.067 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=21, routed)          0.631     8.698    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.124     8.822 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=32, routed)          0.693     9.515    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I
    SLICE_X9Y39          LUT4 (Prop_lut4_I2_O)        0.124     9.639 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.613    10.251    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q
    SLICE_X9Y39          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.505    10.697    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]_0
    SLICE_X9Y39          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                         clock pessimism              0.230    10.928    
                         clock uncertainty           -0.125    10.803    
    SLICE_X9Y39          FDRE (Setup_fdre_C_CE)      -0.205    10.598    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.598    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 1.641ns (22.746%)  route 5.573ns (77.254%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.729     3.037    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 f  <hidden>
                         net (fo=3, routed)           0.938     4.453    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[4]
    SLICE_X4Y47          LUT3 (Prop_lut3_I0_O)        0.295     4.748 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.806     5.554    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.124     5.678 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.495     6.173    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.297 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=3, routed)           0.823     7.120    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.244 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.172     7.416    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.540 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=23, routed)          0.403     7.943    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     8.067 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=21, routed)          0.631     8.698    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.124     8.822 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=32, routed)          0.693     9.515    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I
    SLICE_X9Y39          LUT4 (Prop_lut4_I2_O)        0.124     9.639 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.613    10.251    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q
    SLICE_X9Y39          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.505    10.697    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]_0
    SLICE_X9Y39          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/C
                         clock pessimism              0.230    10.928    
                         clock uncertainty           -0.125    10.803    
    SLICE_X9Y39          FDRE (Setup_fdre_C_CE)      -0.205    10.598    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.598    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 1.641ns (22.746%)  route 5.573ns (77.254%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.729     3.037    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 f  <hidden>
                         net (fo=3, routed)           0.938     4.453    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[4]
    SLICE_X4Y47          LUT3 (Prop_lut3_I0_O)        0.295     4.748 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.806     5.554    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.124     5.678 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.495     6.173    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.297 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=3, routed)           0.823     7.120    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.244 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.172     7.416    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.540 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=23, routed)          0.403     7.943    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     8.067 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=21, routed)          0.631     8.698    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.124     8.822 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=32, routed)          0.693     9.515    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I
    SLICE_X9Y39          LUT4 (Prop_lut4_I2_O)        0.124     9.639 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.613    10.251    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q
    SLICE_X9Y39          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.505    10.697    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]_0
    SLICE_X9Y39          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/C
                         clock pessimism              0.230    10.928    
                         clock uncertainty           -0.125    10.803    
    SLICE_X9Y39          FDRE (Setup_fdre_C_CE)      -0.205    10.598    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.598    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 1.641ns (22.746%)  route 5.573ns (77.254%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.729     3.037    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 f  <hidden>
                         net (fo=3, routed)           0.938     4.453    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[4]
    SLICE_X4Y47          LUT3 (Prop_lut3_I0_O)        0.295     4.748 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.806     5.554    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.124     5.678 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.495     6.173    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.297 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=3, routed)           0.823     7.120    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.244 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.172     7.416    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.540 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=23, routed)          0.403     7.943    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     8.067 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=21, routed)          0.631     8.698    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.124     8.822 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=32, routed)          0.693     9.515    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I
    SLICE_X9Y39          LUT4 (Prop_lut4_I2_O)        0.124     9.639 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.613    10.251    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q
    SLICE_X9Y39          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.505    10.697    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]_0
    SLICE_X9Y39          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                         clock pessimism              0.230    10.928    
                         clock uncertainty           -0.125    10.803    
    SLICE_X9Y39          FDRE (Setup_fdre_C_CE)      -0.205    10.598    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         10.598    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 1.641ns (22.746%)  route 5.573ns (77.254%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.729     3.037    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 f  <hidden>
                         net (fo=3, routed)           0.938     4.453    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[4]
    SLICE_X4Y47          LUT3 (Prop_lut3_I0_O)        0.295     4.748 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.806     5.554    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.124     5.678 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.495     6.173    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.297 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=3, routed)           0.823     7.120    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.244 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.172     7.416    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124     7.540 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=23, routed)          0.403     7.943    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.124     8.067 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_2/O
                         net (fo=21, routed)          0.631     8.698    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.124     8.822 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=32, routed)          0.693     9.515    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I
    SLICE_X9Y39          LUT4 (Prop_lut4_I2_O)        0.124     9.639 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.613    10.251    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q
    SLICE_X9Y39          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.505    10.697    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]_0
    SLICE_X9Y39          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/C
                         clock pessimism              0.230    10.928    
                         clock uncertainty           -0.125    10.803    
    SLICE_X9Y39          FDRE (Setup_fdre_C_CE)      -0.205    10.598    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         10.598    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 1.820ns (25.095%)  route 5.432ns (74.905%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 10.719 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.729     3.037    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.478     3.515 r  <hidden>
                         net (fo=3, routed)           0.938     4.453    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[4]
    SLICE_X4Y47          LUT3 (Prop_lut3_I0_O)        0.295     4.748 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.806     5.554    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.124     5.678 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.495     6.173    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.124     6.297 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=3, routed)           0.654     6.952    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_0
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.150     7.102 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_9/O
                         net (fo=9, routed)           1.306     8.408    <hidden>
    SLICE_X2Y70          LUT4 (Prop_lut4_I1_O)        0.322     8.730 f  <hidden>
                         net (fo=12, routed)          0.881     9.611    <hidden>
    SLICE_X1Y81          LUT5 (Prop_lut5_I3_O)        0.327     9.938 r  <hidden>
                         net (fo=2, routed)           0.351    10.289    <hidden>
    SLICE_X1Y81          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.527    10.719    <hidden>
    SLICE_X1Y81          FDCE                                         r  <hidden>
                         clock pessimism              0.116    10.835    
                         clock uncertainty           -0.125    10.710    
    SLICE_X1Y81          FDCE (Setup_fdce_C_D)       -0.067    10.643    <hidden>
  -------------------------------------------------------------------
                         required time                         10.643    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  0.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[36].bram_wrdata_int_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.913%)  route 0.228ns (64.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.564     0.905    design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X9Y38          FDRE                                         r  design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[36].bram_wrdata_int_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[36].bram_wrdata_int_reg[36]/Q
                         net (fo=1, routed)           0.228     1.261    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.871     1.241    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.262     0.979    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.243     1.222    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.556     0.897    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X7Y80          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_ASIZE_Q_reg[0]/Q
                         net (fo=2, routed)           0.067     1.105    <hidden>
    SLICE_X6Y80          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.823     1.193    <hidden>
    SLICE_X6Y80          RAMD32                                       r  <hidden>
                         clock pessimism             -0.283     0.910    
    SLICE_X6Y80          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.057    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.292%)  route 0.253ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.562     0.903    design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X8Y35          FDRE                                         r  design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[18].bram_wrdata_int_reg[18]/Q
                         net (fo=1, routed)           0.253     1.320    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.867     1.237    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.262     0.975    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.271    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.207ns (45.540%)  route 0.248ns (54.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.565     0.906    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.248     1.317    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_0
    SLICE_X6Y49          LUT2 (Prop_lut2_I0_O)        0.043     1.360 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.360    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[1]_i_1_n_0
    SLICE_X6Y49          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.835     1.205    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.131     1.307    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.938%)  route 0.236ns (53.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.584     0.925    <hidden>
    SLICE_X4Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  <hidden>
                         net (fo=4, routed)           0.236     1.325    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1[5]
    SLICE_X4Y46          LUT6 (Prop_lut6_I5_O)        0.045     1.370 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.370    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/next_length_counter[5]
    SLICE_X4Y46          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.853     1.223    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X4Y46          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[5]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.121     1.315    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.131%)  route 0.255ns (57.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.559     0.900    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X21Y52         FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[2]/Q
                         net (fo=2, routed)           0.255     1.296    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg_n_0_[2]
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.341 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.341    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pre_mi_addr[2]
    SLICE_X24Y54         FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.827     1.197    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X24Y54         FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[2]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.120     1.283    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.778%)  route 0.248ns (54.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.565     0.906    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.248     1.317    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_0
    SLICE_X6Y49          LUT2 (Prop_lut2_I0_O)        0.045     1.362 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.362    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[0]_i_1_n_0
    SLICE_X6Y49          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.835     1.205    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121     1.297    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.349%)  route 0.237ns (62.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.559     0.900    design_pipeline_i/system_0/axi_gpio_0/U0/s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_pipeline_i/system_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/Q
                         net (fo=1, routed)           0.237     1.277    design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[12]
    SLICE_X21Y36         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.825     1.195    design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y36         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.046     1.207    design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.189ns (42.496%)  route 0.256ns (57.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.561     0.902    design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X25Y48         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  design_pipeline_i/system_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=7, routed)           0.256     1.298    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/bus2ip_rnw
    SLICE_X18Y46         LUT2 (Prop_lut2_I1_O)        0.048     1.346 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/ip2bus_wrack_i_D1_i_1/O
                         net (fo=1, routed)           0.000     1.346    design_pipeline_i/system_0/axi_gpio_0/U0/ip2bus_wrack_i
    SLICE_X18Y46         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.831     1.201    design_pipeline_i/system_0/axi_gpio_0/U0/s_axi_aclk
    SLICE_X18Y46         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                         clock pessimism             -0.034     1.167    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.107     1.274    design_pipeline_i/system_0/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[55].bram_wrdata_int_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.905%)  route 0.241ns (63.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.563     0.904    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X14Y43         FDRE                                         r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/Q
                         net (fo=2, routed)           0.241     1.286    design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[55]
    SLICE_X25Y42         FDRE                                         r  design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[55].bram_wrdata_int_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.827     1.197    design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X25Y42         FDRE                                         r  design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[55].bram_wrdata_int_reg[55]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.047     1.210    design_pipeline_i/system_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[55].bram_wrdata_int_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y5    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y32   <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y32   <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X24Y40   <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X24Y40   <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X20Y43   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y54   <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 0.456ns (8.447%)  route 4.942ns (91.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.674     2.982    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          4.942     8.380    <hidden>
    SLICE_X12Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498    12.410    <hidden>
    SLICE_X12Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X12Y50         FDRE (Setup_fdre_C_R)       -0.524    11.761    <hidden>
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 0.456ns (8.447%)  route 4.942ns (91.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.674     2.982    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          4.942     8.380    <hidden>
    SLICE_X12Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498    12.410    <hidden>
    SLICE_X12Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X12Y50         FDRE (Setup_fdre_C_R)       -0.524    11.761    <hidden>
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 0.456ns (8.447%)  route 4.942ns (91.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.674     2.982    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          4.942     8.380    <hidden>
    SLICE_X12Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498    12.410    <hidden>
    SLICE_X12Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X12Y50         FDRE (Setup_fdre_C_R)       -0.524    11.761    <hidden>
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 0.456ns (8.447%)  route 4.942ns (91.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.674     2.982    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          4.942     8.380    <hidden>
    SLICE_X12Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498    12.410    <hidden>
    SLICE_X12Y50         FDRE                                         r  <hidden>
                         clock pessimism              0.000    12.410    
                         clock uncertainty           -0.125    12.285    
    SLICE_X12Y50         FDRE (Setup_fdre_C_R)       -0.524    11.761    <hidden>
  -------------------------------------------------------------------
                         required time                         11.761    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.456ns (8.814%)  route 4.718ns (91.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.674     2.982    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          4.718     8.156    <hidden>
    SLICE_X12Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.497    12.409    <hidden>
    SLICE_X12Y54         FDRE                                         r  <hidden>
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X12Y54         FDRE (Setup_fdre_C_R)       -0.524    11.760    <hidden>
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.456ns (8.814%)  route 4.718ns (91.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.674     2.982    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          4.718     8.156    <hidden>
    SLICE_X12Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.497    12.409    <hidden>
    SLICE_X12Y54         FDRE                                         r  <hidden>
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X12Y54         FDRE (Setup_fdre_C_R)       -0.524    11.760    <hidden>
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.456ns (8.814%)  route 4.718ns (91.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.674     2.982    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          4.718     8.156    <hidden>
    SLICE_X12Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.497    12.409    <hidden>
    SLICE_X12Y54         FDRE                                         r  <hidden>
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X12Y54         FDRE (Setup_fdre_C_R)       -0.524    11.760    <hidden>
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.456ns (8.814%)  route 4.718ns (91.186%))
  Logic Levels:           0  
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.674     2.982    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          4.718     8.156    <hidden>
    SLICE_X12Y54         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.497    12.409    <hidden>
    SLICE_X12Y54         FDRE                                         r  <hidden>
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X12Y54         FDRE (Setup_fdre_C_R)       -0.524    11.760    <hidden>
  -------------------------------------------------------------------
                         required time                         11.760    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 0.456ns (8.930%)  route 4.650ns (91.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.674     2.982    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          4.650     8.088    <hidden>
    SLICE_X12Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.508    12.420    <hidden>
    SLICE_X12Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.000    12.420    
                         clock uncertainty           -0.125    12.295    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.524    11.771    <hidden>
  -------------------------------------------------------------------
                         required time                         11.771    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 0.456ns (8.930%)  route 4.650ns (91.070%))
  Logic Levels:           0  
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.674     2.982    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          4.650     8.088    <hidden>
    SLICE_X12Y49         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.508    12.420    <hidden>
    SLICE_X12Y49         FDRE                                         r  <hidden>
                         clock pessimism              0.000    12.420    
                         clock uncertainty           -0.125    12.295    
    SLICE_X12Y49         FDRE (Setup_fdre_C_R)       -0.524    11.771    <hidden>
  -------------------------------------------------------------------
                         required time                         11.771    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  3.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.186ns (11.677%)  route 1.407ns (88.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.563     0.904    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDSE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDSE (Prop_fdse_C_Q)         0.141     1.044 f  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/Q
                         net (fo=5, routed)           1.407     2.451    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/trigger
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.045     2.496 r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.496    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/next_state[1]
    SLICE_X37Y29         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.848     1.994    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.125     2.119    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.092     2.211    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/trigger_d_reg/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.141ns (8.735%)  route 1.473ns (91.265%))
  Logic Levels:           0  
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.563     0.904    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDSE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/Q
                         net (fo=5, routed)           1.473     2.518    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/trigger
    SLICE_X37Y29         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/trigger_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.848     1.994    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/trigger_d_reg/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.125     2.119    
    SLICE_X37Y29         FDCE (Hold_fdce_C_D)         0.071     2.190    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/trigger_d_reg
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.186ns (11.252%)  route 1.467ns (88.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.563     0.904    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          1.467     2.512    <hidden>
    SLICE_X22Y38         LUT2 (Prop_lut2_I0_O)        0.045     2.557 r  <hidden>
                         net (fo=1, routed)           0.000     2.557    <hidden>
    SLICE_X22Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.826     1.972    <hidden>
    SLICE_X22Y38         FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.092     2.189    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.141ns (8.423%)  route 1.533ns (91.577%))
  Logic Levels:           0  
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.563     0.904    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          1.533     2.578    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/rst
    SLICE_X26Y51         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.831     1.977    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/clk
    SLICE_X26Y51         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[0][0]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X26Y51         FDRE (Hold_fdre_C_R)        -0.018     2.084    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.141ns (8.423%)  route 1.533ns (91.577%))
  Logic Levels:           0  
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.563     0.904    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          1.533     2.578    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/rst
    SLICE_X26Y51         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.831     1.977    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/clk
    SLICE_X26Y51         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[1][0]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X26Y51         FDRE (Hold_fdre_C_R)        -0.018     2.084    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.141ns (8.423%)  route 1.533ns (91.577%))
  Logic Levels:           0  
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.563     0.904    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          1.533     2.578    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/rst
    SLICE_X26Y51         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.831     1.977    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/clk
    SLICE_X26Y51         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[2][0]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X26Y51         FDRE (Hold_fdre_C_R)        -0.018     2.084    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.674ns  (logic 0.141ns (8.423%)  route 1.533ns (91.577%))
  Logic Levels:           0  
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.563     0.904    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          1.533     2.578    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/rst
    SLICE_X26Y51         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.831     1.977    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/clk
    SLICE_X26Y51         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[3][0]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X26Y51         FDRE (Hold_fdre_C_R)        -0.018     2.084    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.141ns (7.607%)  route 1.712ns (92.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.563     0.904    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          1.712     2.757    <hidden>
    SLICE_X12Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.833     1.979    <hidden>
    SLICE_X12Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X12Y40         FDRE (Hold_fdre_C_R)         0.009     2.113    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.141ns (7.607%)  route 1.712ns (92.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.563     0.904    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          1.712     2.757    <hidden>
    SLICE_X12Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.833     1.979    <hidden>
    SLICE_X12Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X12Y40         FDRE (Hold_fdre_C_R)         0.009     2.113    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.141ns (7.607%)  route 1.712ns (92.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.563     0.904    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y43         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=84, routed)          1.712     2.757    <hidden>
    SLICE_X12Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.833     1.979    <hidden>
    SLICE_X12Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X12Y40         FDRE (Hold_fdre_C_R)         0.009     2.113    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.644    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.608ns (21.856%)  route 2.174ns (78.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.745     4.906    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.808     6.170    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.152     6.322 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          1.366     7.688    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y29         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.564    12.476    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.613    12.192    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.608ns (21.856%)  route 2.174ns (78.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.745     4.906    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.808     6.170    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.152     6.322 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          1.366     7.688    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y29         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.564    12.476    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.613    12.192    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.608ns (21.856%)  route 2.174ns (78.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.745     4.906    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.808     6.170    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.152     6.322 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          1.366     7.688    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y29         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.564    12.476    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[11]/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.613    12.192    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/trigger_d_reg/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.608ns (21.856%)  route 2.174ns (78.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.745     4.906    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.808     6.170    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.152     6.322 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          1.366     7.688    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y29         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/trigger_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.564    12.476    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/trigger_d_reg/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X37Y29         FDCE (Recov_fdce_C_CLR)     -0.613    12.192    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/trigger_d_reg
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.608ns (23.903%)  route 1.936ns (76.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.745     4.906    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.808     6.170    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.152     6.322 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          1.127     7.450    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.564    12.476    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[10]/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.613    12.192    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.608ns (23.903%)  route 1.936ns (76.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.745     4.906    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.808     6.170    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.152     6.322 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          1.127     7.450    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.564    12.476    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[2]/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.613    12.192    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[7]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.608ns (23.903%)  route 1.936ns (76.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.745     4.906    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.808     6.170    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.152     6.322 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          1.127     7.450    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.564    12.476    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[7]/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.613    12.192    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[8]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.608ns (23.903%)  route 1.936ns (76.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.745     4.906    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.808     6.170    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.152     6.322 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          1.127     7.450    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.564    12.476    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[8]/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.613    12.192    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.608ns (23.903%)  route 1.936ns (76.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.745     4.906    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.808     6.170    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.152     6.322 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          1.127     7.450    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.564    12.476    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[9]/C
                         clock pessimism              0.364    12.840    
                         clock uncertainty           -0.035    12.805    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.613    12.192    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.608ns (28.942%)  route 1.493ns (71.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 12.477 - 8.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.745     4.906    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     5.362 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.808     6.170    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.152     6.322 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          0.684     7.007    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y31         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.565    12.477    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[3]/C
                         clock pessimism              0.364    12.841    
                         clock uncertainty           -0.035    12.806    
    SLICE_X37Y31         FDCE (Recov_fdce_C_CLR)     -0.613    12.193    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  5.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.184ns (25.999%)  route 0.524ns (74.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.586     1.641    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.286     2.068    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.043     2.111 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          0.237     2.349    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y31         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.850     1.996    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[3]/C
                         clock pessimism             -0.324     1.672    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.159     1.513    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.184ns (25.999%)  route 0.524ns (74.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.586     1.641    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.286     2.068    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.043     2.111 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          0.237     2.349    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y31         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.850     1.996    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[4]/C
                         clock pessimism             -0.324     1.672    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.159     1.513    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.184ns (25.999%)  route 0.524ns (74.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.586     1.641    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.286     2.068    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.043     2.111 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          0.237     2.349    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y31         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.850     1.996    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[5]/C
                         clock pessimism             -0.324     1.672    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.159     1.513    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.184ns (25.999%)  route 0.524ns (74.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.586     1.641    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.286     2.068    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.043     2.111 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          0.237     2.349    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y31         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.850     1.996    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y31         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[6]/C
                         clock pessimism             -0.324     1.672    
    SLICE_X37Y31         FDCE (Remov_fdce_C_CLR)     -0.159     1.513    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[10]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.184ns (18.650%)  route 0.803ns (81.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.586     1.641    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.286     2.068    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.043     2.111 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          0.516     2.628    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.849     1.995    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[10]/C
                         clock pessimism             -0.324     1.671    
    SLICE_X37Y30         FDCE (Remov_fdce_C_CLR)     -0.159     1.512    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.184ns (18.650%)  route 0.803ns (81.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.586     1.641    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.286     2.068    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.043     2.111 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          0.516     2.628    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.849     1.995    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[2]/C
                         clock pessimism             -0.324     1.671    
    SLICE_X37Y30         FDCE (Remov_fdce_C_CLR)     -0.159     1.512    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.184ns (18.650%)  route 0.803ns (81.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.586     1.641    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.286     2.068    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.043     2.111 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          0.516     2.628    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.849     1.995    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[7]/C
                         clock pessimism             -0.324     1.671    
    SLICE_X37Y30         FDCE (Remov_fdce_C_CLR)     -0.159     1.512    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.184ns (18.650%)  route 0.803ns (81.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.586     1.641    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.286     2.068    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.043     2.111 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          0.516     2.628    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.849     1.995    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[8]/C
                         clock pessimism             -0.324     1.671    
    SLICE_X37Y30         FDCE (Remov_fdce_C_CLR)     -0.159     1.512    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.184ns (18.650%)  route 0.803ns (81.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.586     1.641    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.286     2.068    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.043     2.111 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          0.516     2.628    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y30         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.849     1.995    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y30         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[9]/C
                         clock pessimism             -0.324     1.671    
    SLICE_X37Y30         FDCE (Remov_fdce_C_CLR)     -0.159     1.512    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.182ns  (arrival time - required time)
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.184ns (17.493%)  route 0.868ns (82.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.586     1.641    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/slowest_sync_clk
    SLICE_X41Y32         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3, routed)           0.286     2.068    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/rst_n
    SLICE_X41Y31         LUT1 (Prop_lut1_I0_O)        0.043     2.111 f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2/O
                         net (fo=13, routed)          0.582     2.693    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/bram_addr[11]_i_2_n_0
    SLICE_X37Y29         FDCE                                         f  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.848     1.994    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/clk
    SLICE_X37Y29         FDCE                                         r  design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.324     1.670    
    SLICE_X37Y29         FDCE (Remov_fdce_C_CLR)     -0.159     1.511    design_pipeline_i/system_0/BRAM_Control/Counter_control_0/inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  1.182    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.718ns (17.134%)  route 3.472ns (82.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 10.721 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.717     3.025    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  <hidden>
                         net (fo=3, routed)           0.876     4.320    <hidden>
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.299     4.619 f  <hidden>
                         net (fo=32, routed)          2.597     7.215    <hidden>
    SLICE_X1Y82          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.529    10.721    <hidden>
    SLICE_X1Y82          FDCE                                         r  <hidden>
                         clock pessimism              0.230    10.951    
                         clock uncertainty           -0.125    10.826    
    SLICE_X1Y82          FDCE (Recov_fdce_C_CLR)     -0.405    10.421    <hidden>
  -------------------------------------------------------------------
                         required time                         10.421    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.719%)  route 3.334ns (82.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 10.719 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.717     3.025    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  <hidden>
                         net (fo=3, routed)           0.876     4.320    <hidden>
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.299     4.619 f  <hidden>
                         net (fo=32, routed)          2.458     7.077    <hidden>
    SLICE_X1Y81          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.527    10.719    <hidden>
    SLICE_X1Y81          FDCE                                         r  <hidden>
                         clock pessimism              0.230    10.949    
                         clock uncertainty           -0.125    10.824    
    SLICE_X1Y81          FDCE (Recov_fdce_C_CLR)     -0.405    10.419    <hidden>
  -------------------------------------------------------------------
                         required time                         10.419    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.719%)  route 3.334ns (82.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 10.719 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.717     3.025    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  <hidden>
                         net (fo=3, routed)           0.876     4.320    <hidden>
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.299     4.619 f  <hidden>
                         net (fo=32, routed)          2.458     7.077    <hidden>
    SLICE_X0Y81          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.527    10.719    <hidden>
    SLICE_X0Y81          FDPE                                         r  <hidden>
                         clock pessimism              0.230    10.949    
                         clock uncertainty           -0.125    10.824    
    SLICE_X0Y81          FDPE (Recov_fdpe_C_PRE)     -0.361    10.463    <hidden>
  -------------------------------------------------------------------
                         required time                         10.463    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.388ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.719%)  route 3.334ns (82.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 10.719 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.717     3.025    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  <hidden>
                         net (fo=3, routed)           0.876     4.320    <hidden>
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.299     4.619 f  <hidden>
                         net (fo=32, routed)          2.458     7.077    <hidden>
    SLICE_X1Y81          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.527    10.719    <hidden>
    SLICE_X1Y81          FDPE                                         r  <hidden>
                         clock pessimism              0.230    10.949    
                         clock uncertainty           -0.125    10.824    
    SLICE_X1Y81          FDPE (Recov_fdpe_C_PRE)     -0.359    10.465    <hidden>
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.718ns (17.719%)  route 3.334ns (82.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 10.719 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.717     3.025    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  <hidden>
                         net (fo=3, routed)           0.876     4.320    <hidden>
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.299     4.619 f  <hidden>
                         net (fo=32, routed)          2.458     7.077    <hidden>
    SLICE_X0Y81          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.527    10.719    <hidden>
    SLICE_X0Y81          FDCE                                         r  <hidden>
                         clock pessimism              0.230    10.949    
                         clock uncertainty           -0.125    10.824    
    SLICE_X0Y81          FDCE (Recov_fdce_C_CLR)     -0.319    10.505    <hidden>
  -------------------------------------------------------------------
                         required time                         10.505    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.718ns (18.255%)  route 3.215ns (81.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 10.725 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.717     3.025    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  <hidden>
                         net (fo=3, routed)           0.876     4.320    <hidden>
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.299     4.619 f  <hidden>
                         net (fo=32, routed)          2.339     6.958    <hidden>
    SLICE_X4Y82          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.533    10.725    <hidden>
    SLICE_X4Y82          FDPE                                         r  <hidden>
                         clock pessimism              0.230    10.955    
                         clock uncertainty           -0.125    10.830    
    SLICE_X4Y82          FDPE (Recov_fdpe_C_PRE)     -0.361    10.469    <hidden>
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.718ns (19.135%)  route 3.034ns (80.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 10.723 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.717     3.025    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  <hidden>
                         net (fo=3, routed)           0.876     4.320    <hidden>
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.299     4.619 f  <hidden>
                         net (fo=32, routed)          2.158     6.777    <hidden>
    SLICE_X3Y81          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.531    10.723    <hidden>
    SLICE_X3Y81          FDCE                                         r  <hidden>
                         clock pessimism              0.230    10.953    
                         clock uncertainty           -0.125    10.828    
    SLICE_X3Y81          FDCE (Recov_fdce_C_CLR)     -0.405    10.423    <hidden>
  -------------------------------------------------------------------
                         required time                         10.423    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.718ns (19.135%)  route 3.034ns (80.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 10.723 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.717     3.025    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  <hidden>
                         net (fo=3, routed)           0.876     4.320    <hidden>
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.299     4.619 f  <hidden>
                         net (fo=32, routed)          2.158     6.777    <hidden>
    SLICE_X3Y81          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.531    10.723    <hidden>
    SLICE_X3Y81          FDCE                                         r  <hidden>
                         clock pessimism              0.230    10.953    
                         clock uncertainty           -0.125    10.828    
    SLICE_X3Y81          FDCE (Recov_fdce_C_CLR)     -0.405    10.423    <hidden>
  -------------------------------------------------------------------
                         required time                         10.423    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.718ns (19.135%)  route 3.034ns (80.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 10.723 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.717     3.025    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  <hidden>
                         net (fo=3, routed)           0.876     4.320    <hidden>
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.299     4.619 f  <hidden>
                         net (fo=32, routed)          2.158     6.777    <hidden>
    SLICE_X3Y81          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.531    10.723    <hidden>
    SLICE_X3Y81          FDCE                                         r  <hidden>
                         clock pessimism              0.230    10.953    
                         clock uncertainty           -0.125    10.828    
    SLICE_X3Y81          FDCE (Recov_fdce_C_CLR)     -0.405    10.423    <hidden>
  -------------------------------------------------------------------
                         required time                         10.423    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.718ns (19.135%)  route 3.034ns (80.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 10.723 - 8.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.717     3.025    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDPE (Prop_fdpe_C_Q)         0.419     3.444 f  <hidden>
                         net (fo=3, routed)           0.876     4.320    <hidden>
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.299     4.619 f  <hidden>
                         net (fo=32, routed)          2.158     6.777    <hidden>
    SLICE_X3Y81          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.531    10.723    <hidden>
    SLICE_X3Y81          FDCE                                         r  <hidden>
                         clock pessimism              0.230    10.953    
                         clock uncertainty           -0.125    10.828    
    SLICE_X3Y81          FDCE (Recov_fdce_C_CLR)     -0.405    10.423    <hidden>
  -------------------------------------------------------------------
                         required time                         10.423    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  3.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.564     0.905    <hidden>
    SLICE_X9Y95          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  <hidden>
                         net (fo=2, routed)           0.203     1.249    <hidden>
    SLICE_X9Y94          LUT3 (Prop_lut3_I0_O)        0.045     1.294 f  <hidden>
                         net (fo=32, routed)          0.129     1.422    <hidden>
    SLICE_X8Y94          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.833     1.203    <hidden>
    SLICE_X8Y94          FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.921    
    SLICE_X8Y94          FDCE (Remov_fdce_C_CLR)     -0.067     0.854    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.564     0.905    <hidden>
    SLICE_X9Y95          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  <hidden>
                         net (fo=2, routed)           0.203     1.249    <hidden>
    SLICE_X9Y94          LUT3 (Prop_lut3_I0_O)        0.045     1.294 f  <hidden>
                         net (fo=32, routed)          0.129     1.422    <hidden>
    SLICE_X8Y94          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.833     1.203    <hidden>
    SLICE_X8Y94          FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.921    
    SLICE_X8Y94          FDCE (Remov_fdce_C_CLR)     -0.067     0.854    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.564     0.905    <hidden>
    SLICE_X9Y95          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  <hidden>
                         net (fo=2, routed)           0.203     1.249    <hidden>
    SLICE_X9Y94          LUT3 (Prop_lut3_I0_O)        0.045     1.294 f  <hidden>
                         net (fo=32, routed)          0.129     1.422    <hidden>
    SLICE_X8Y94          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.833     1.203    <hidden>
    SLICE_X8Y94          FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.921    
    SLICE_X8Y94          FDCE (Remov_fdce_C_CLR)     -0.067     0.854    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.564     0.905    <hidden>
    SLICE_X9Y95          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  <hidden>
                         net (fo=2, routed)           0.203     1.249    <hidden>
    SLICE_X9Y94          LUT3 (Prop_lut3_I0_O)        0.045     1.294 f  <hidden>
                         net (fo=32, routed)          0.129     1.422    <hidden>
    SLICE_X8Y94          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.833     1.203    <hidden>
    SLICE_X8Y94          FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.921    
    SLICE_X8Y94          FDCE (Remov_fdce_C_CLR)     -0.067     0.854    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.564     0.905    <hidden>
    SLICE_X9Y95          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  <hidden>
                         net (fo=2, routed)           0.203     1.249    <hidden>
    SLICE_X9Y94          LUT3 (Prop_lut3_I0_O)        0.045     1.294 f  <hidden>
                         net (fo=32, routed)          0.129     1.422    <hidden>
    SLICE_X8Y94          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.833     1.203    <hidden>
    SLICE_X8Y94          FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.921    
    SLICE_X8Y94          FDPE (Remov_fdpe_C_PRE)     -0.071     0.850    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.564     0.905    <hidden>
    SLICE_X9Y95          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  <hidden>
                         net (fo=2, routed)           0.203     1.249    <hidden>
    SLICE_X9Y94          LUT3 (Prop_lut3_I0_O)        0.045     1.294 f  <hidden>
                         net (fo=32, routed)          0.129     1.422    <hidden>
    SLICE_X9Y94          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.833     1.203    <hidden>
    SLICE_X9Y94          FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.921    
    SLICE_X9Y94          FDPE (Remov_fdpe_C_PRE)     -0.095     0.826    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.564     0.905    <hidden>
    SLICE_X9Y95          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  <hidden>
                         net (fo=2, routed)           0.203     1.249    <hidden>
    SLICE_X9Y94          LUT3 (Prop_lut3_I0_O)        0.045     1.294 f  <hidden>
                         net (fo=32, routed)          0.129     1.422    <hidden>
    SLICE_X9Y94          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.833     1.203    <hidden>
    SLICE_X9Y94          FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.921    
    SLICE_X9Y94          FDPE (Remov_fdpe_C_PRE)     -0.095     0.826    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.564     0.905    <hidden>
    SLICE_X9Y95          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.046 f  <hidden>
                         net (fo=2, routed)           0.203     1.249    <hidden>
    SLICE_X9Y94          LUT3 (Prop_lut3_I0_O)        0.045     1.294 f  <hidden>
                         net (fo=32, routed)          0.129     1.422    <hidden>
    SLICE_X9Y94          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.833     1.203    <hidden>
    SLICE_X9Y94          FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.921    
    SLICE_X9Y94          FDPE (Remov_fdpe_C_PRE)     -0.095     0.826    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.367%)  route 0.407ns (68.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.583     0.924    <hidden>
    SLICE_X3Y54          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.065 f  <hidden>
                         net (fo=2, routed)           0.219     1.284    <hidden>
    SLICE_X3Y55          LUT3 (Prop_lut3_I0_O)        0.045     1.329 f  <hidden>
                         net (fo=32, routed)          0.188     1.517    <hidden>
    SLICE_X4Y55          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.852     1.222    <hidden>
    SLICE_X4Y55          FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.940    
    SLICE_X4Y55          FDPE (Remov_fdpe_C_PRE)     -0.071     0.869    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.209ns (34.327%)  route 0.400ns (65.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.589     0.930    <hidden>
    SLICE_X38Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     1.094 f  <hidden>
                         net (fo=3, routed)           0.264     1.358    <hidden>
    SLICE_X38Y52         LUT3 (Prop_lut3_I1_O)        0.045     1.403 f  <hidden>
                         net (fo=32, routed)          0.136     1.538    <hidden>
    SLICE_X38Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.858     1.228    <hidden>
    SLICE_X38Y53         FDCE                                         r  <hidden>
                         clock pessimism             -0.283     0.945    
    SLICE_X38Y53         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.661    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.523ns  (logic 0.124ns (4.915%)  route 2.399ns (95.085%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.399     2.399    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.124     2.523 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.523    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y34         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.569     4.481    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y34         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.045ns (3.907%)  route 1.107ns (96.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.107     1.107    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.152 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.152    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y34         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.853     1.999    design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y34         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.739ns  (logic 0.124ns (2.617%)  route 4.615ns (97.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           4.171     4.171    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.295 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.444     4.739    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y80         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.555     2.747    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y80         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.574ns  (logic 0.559ns (35.509%)  route 1.015ns (64.491%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           1.015     1.574    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X36Y50         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.566     2.758    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X36Y50         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.158ns (25.556%)  route 0.460ns (74.444%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.460     0.618    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X36Y50         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.859     1.229    design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X36Y50         FDRE                                         r  design_pipeline_i/system_0/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.061ns  (logic 0.045ns (2.184%)  route 2.016ns (97.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.870     1.870    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.915 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.146     2.061    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y80         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.850     1.220    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y80         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.117ns  (logic 0.580ns (8.149%)  route 6.537ns (91.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.727     3.035    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X39Y78         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     3.491 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.649     6.140    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     6.264 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=180, routed)         3.888    10.152    <hidden>
    SLICE_X39Y51         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.566     2.758    <hidden>
    SLICE_X39Y51         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.117ns  (logic 0.580ns (8.149%)  route 6.537ns (91.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.727     3.035    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X39Y78         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     3.491 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.649     6.140    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     6.264 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=180, routed)         3.888    10.152    <hidden>
    SLICE_X39Y51         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.566     2.758    <hidden>
    SLICE_X39Y51         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.775ns  (logic 0.580ns (10.043%)  route 5.195ns (89.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.727     3.035    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X39Y78         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     3.491 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.649     6.140    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     6.264 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=180, routed)         2.546     8.810    <hidden>
    SLICE_X3Y55          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.541     2.733    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.775ns  (logic 0.580ns (10.043%)  route 5.195ns (89.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.727     3.035    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X39Y78         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     3.491 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.649     6.140    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     6.264 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=180, routed)         2.546     8.810    <hidden>
    SLICE_X3Y55          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.541     2.733    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.753ns  (logic 0.580ns (15.452%)  route 3.173ns (84.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.727     3.035    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X39Y78         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     3.491 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.649     6.140    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     6.264 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=180, routed)         0.524     6.788    <hidden>
    SLICE_X9Y93          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.497     2.689    <hidden>
    SLICE_X9Y93          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.753ns  (logic 0.580ns (15.452%)  route 3.173ns (84.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.727     3.035    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X39Y78         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.456     3.491 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.649     6.140    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     6.264 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=180, routed)         0.524     6.788    <hidden>
    SLICE_X9Y93          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        1.497     2.689    <hidden>
    SLICE_X9Y93          FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.186ns (11.965%)  route 1.368ns (88.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.578     0.919    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X39Y78         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.154     2.214    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.045     2.259 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=180, routed)         0.214     2.473    <hidden>
    SLICE_X9Y93          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.833     1.203    <hidden>
    SLICE_X9Y93          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.186ns (11.965%)  route 1.368ns (88.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.578     0.919    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X39Y78         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.154     2.214    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.045     2.259 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=180, routed)         0.214     2.473    <hidden>
    SLICE_X9Y93          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.833     1.203    <hidden>
    SLICE_X9Y93          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.510ns  (logic 0.186ns (7.411%)  route 2.324ns (92.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.578     0.919    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X39Y78         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.154     2.214    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.045     2.259 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=180, routed)         1.170     3.429    <hidden>
    SLICE_X3Y55          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.852     1.222    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.510ns  (logic 0.186ns (7.411%)  route 2.324ns (92.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.578     0.919    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X39Y78         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.154     2.214    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.045     2.259 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=180, routed)         1.170     3.429    <hidden>
    SLICE_X3Y55          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.852     1.222    <hidden>
    SLICE_X3Y55          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.107ns  (logic 0.186ns (5.986%)  route 2.921ns (94.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.578     0.919    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X39Y78         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.154     2.214    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.045     2.259 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=180, routed)         1.767     4.026    <hidden>
    SLICE_X39Y51         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.859     1.229    <hidden>
    SLICE_X39Y51         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.107ns  (logic 0.186ns (5.986%)  route 2.921ns (94.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.578     0.919    design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X39Y78         FDRE                                         r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_pipeline_i/system_0/PS7/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.154     2.214    design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.045     2.259 f  design_pipeline_i/system_0/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=180, routed)         1.767     4.026    <hidden>
    SLICE_X39Y51         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_pipeline_i/system_0/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_pipeline_i/system_0/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2765, routed)        0.859     1.229    <hidden>
    SLICE_X39Y51         FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.941ns  (logic 0.456ns (48.466%)  route 0.485ns (51.534%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.663     4.824    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/clk
    SLICE_X26Y51         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.456     5.280 r  design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[3][0]/Q
                         net (fo=2, routed)           0.485     5.765    design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_in[0]
    SLICE_X27Y51         LDCE                                         r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.021%)  route 0.159ns (52.979%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.562     1.617    design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/clk
    SLICE_X26Y51         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  design_pipeline_i/design_singletoneFFT_0/signal_delay_0/inst/shift_reg_reg[3][0]/Q
                         net (fo=2, routed)           0.159     1.917    design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_in[0]
    SLICE_X27Y51         LDCE                                         r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.086ns  (logic 0.683ns (22.131%)  route 2.403ns (77.869%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.413     0.972    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          1.990     3.086    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498     4.410    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X13Y52         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[56]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.086ns  (logic 0.683ns (22.131%)  route 2.403ns (77.869%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.413     0.972    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          1.990     3.086    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X13Y52         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498     4.410    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X13Y52         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[59]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.944ns  (logic 0.683ns (23.199%)  route 2.261ns (76.801%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.413     0.972    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          1.848     2.944    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498     4.410    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[46]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.944ns  (logic 0.683ns (23.199%)  route 2.261ns (76.801%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.413     0.972    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          1.848     2.944    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498     4.410    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[48]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.944ns  (logic 0.683ns (23.199%)  route 2.261ns (76.801%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.413     0.972    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          1.848     2.944    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498     4.410    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[49]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.944ns  (logic 0.683ns (23.199%)  route 2.261ns (76.801%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.413     0.972    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          1.848     2.944    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498     4.410    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[51]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.944ns  (logic 0.683ns (23.199%)  route 2.261ns (76.801%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.413     0.972    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          1.848     2.944    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498     4.410    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[52]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.944ns  (logic 0.683ns (23.199%)  route 2.261ns (76.801%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.413     0.972    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          1.848     2.944    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498     4.410    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[53]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.944ns  (logic 0.683ns (23.199%)  route 2.261ns (76.801%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.413     0.972    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          1.848     2.944    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498     4.410    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[54]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.944ns  (logic 0.683ns (23.199%)  route 2.261ns (76.801%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.413     0.972    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          1.848     2.944    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.912 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        1.498     4.410    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X13Y50         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[62]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.203ns (23.252%)  route 0.670ns (76.748%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.146     0.304    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.349 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          0.524     0.873    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.830     1.976    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X17Y40         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[5]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.203ns (23.252%)  route 0.670ns (76.748%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.146     0.304    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.349 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          0.524     0.873    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.830     1.976    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X17Y40         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[6]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.203ns (23.252%)  route 0.670ns (76.748%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.146     0.304    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.349 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          0.524     0.873    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.830     1.976    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X17Y40         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[7]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.203ns (21.593%)  route 0.737ns (78.407%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.146     0.304    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.349 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          0.591     0.940    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.830     1.976    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[12]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.203ns (21.593%)  route 0.737ns (78.407%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.146     0.304    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.349 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          0.591     0.940    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.830     1.976    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[14]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.203ns (21.593%)  route 0.737ns (78.407%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.146     0.304    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.349 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          0.591     0.940    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.830     1.976    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[15]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.203ns (21.593%)  route 0.737ns (78.407%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.146     0.304    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.349 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          0.591     0.940    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.830     1.976    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[16]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.203ns (21.593%)  route 0.737ns (78.407%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.146     0.304    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.349 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          0.591     0.940    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.830     1.976    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[17]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.203ns (21.593%)  route 0.737ns (78.407%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.146     0.304    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.349 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          0.591     0.940    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.830     1.976    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[19]/C

Slack:                    inf
  Source:                 design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.203ns (21.593%)  route 0.737ns (78.407%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         LDCE                         0.000     0.000 r  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/G
    SLICE_X27Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_pipeline_i/design_singletoneFFT_0/latch_0/inst/sig_out_reg[0]/Q
                         net (fo=2, routed)           0.146     0.304    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/sel
    SLICE_X27Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.349 r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1/O
                         net (fo=64, routed)          0.591     0.940    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out[63]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  design_pipeline_i/system_0/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=5842, routed)        0.830     1.976    design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/clk
    SLICE_X15Y42         FDRE                                         r  design_pipeline_i/design_singletoneFFT_0/mux_acc_0/inst/val_out_reg[29]/C





