// Seed: 3107410360
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output supply1 id_1,
    output logic id_2,
    output id_3,
    input logic id_4
);
  assign id_1#(.id_4(id_4)) [1] = id_4;
  logic id_5;
endmodule
