<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>CNTACR&lt;n></title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">CNTACR&lt;n>, Counter-timer Access Control Registers, n =
      0 - 7</h1><p>The CNTACR&lt;n> characteristics are:</p><h2>Purpose</h2><p>Provides top-level access controls for the elements of a timer frame. CNTACR&lt;n> provides the controls for frame CNTBaseN.</p><p>In addition to the CNTACR&lt;n> control:</p><ul><li><a href="ext-cntnsar.html">CNTNSAR</a> controls whether CNTACR&lt;n> is accessible by Non-secure accesses.
</li><li>If frame CNTEL0BaseN is implemented, the <a href="ext-cntel0acr.html">CNTEL0ACR</a> in frame CNTBaseN provides additional control of accesses to frame CNTEL0BaseN.
</li></ul><h2>Configuration</h2><p><ins>
          The power domain of CNTACR&lt;n> is </ins><span class="arm-defined-word"><ins>IMPLEMENTATION DEFINED</ins></span><ins>.
        </ins></p><p><del>
        The power domain of CNTACR&lt;n> is </del><span class="arm-defined-word"><del>IMPLEMENTATION DEFINED</del></span><del>.
      RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> values. These apply only on a reset of the reset domain in which the register is implemented. The register is not affected by a reset of any other reset domain.</del></p><p>For more information see <span class="xref">'Power and reset domains for the system level implementation of the Generic Timer' in the ArmÂ® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p><p>Implemented only if the value of <a href="ext-cnttidr.html">CNTTIDR</a>.Frame&lt;n> is 1.</p><p>An implementation of the counters might not provide configurable access to some or all of the features. In this case, the associated field in the CNTACR&lt;n> register is:</p><ul><li>RAZ/WI if access is always denied.
</li><li>RAO/WI if access is always permitted.
</li></ul><h2>Attributes</h2><p>CNTACR&lt;n> is a 32-bit register.</p><h2>Field descriptions</h2><p>The CNTACR&lt;n> bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="26"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#RWPT_5">RWPT</a></td><td class="lr" colspan="1"><a href="#RWVT_4">RWVT</a></td><td class="lr" colspan="1"><a href="#RVOFF_3">RVOFF</a></td><td class="lr" colspan="1"><a href="#RFRQ_2">RFRQ</a></td><td class="lr" colspan="1"><a href="#RVCT_1">RVCT</a></td><td class="lr" colspan="1"><a href="#RPCT_0">RPCT</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="0_31">
                Bits [31:6]
              </h4><p>Reserved, <span class="arm-defined-word">RES0</span>.</p><h4 id="RWPT_5">RWPT, bit [5]
              </h4><p>Read/write access to the EL1 Physical Timer registers <a href="ext-cntp_cval.html">CNTP_CVAL</a>, <a href="ext-cntp_tval.html">CNTP_TVAL</a>, and <a href="ext-cntp_ctl.html">CNTP_CTL</a>, in frame &lt;n>. The possible values of this bit are:</p><table class="valuetable"><tr><th>RWPT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>No access to the EL1 Physical Timer registers in frame &lt;n>. The registers are <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Read/write access to the EL1 Physical Timer registers in frame &lt;n>.</p></td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="RWVT_4">RWVT, bit [4]
              </h4><p>Read/write access to the Virtual Timer register <a href="ext-cntv_cval.html">CNTV_CVAL</a>, <a href="ext-cntv_tval.html">CNTV_TVAL</a>, and <a href="ext-cntv_ctl.html">CNTV_CTL</a>, in frame &lt;n>. The possible values of this bit are:</p><table class="valuetable"><tr><th>RWVT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>No access to the Virtual Timer registers in frame &lt;n>. The registers are <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Read/write access to the Virtual Timer registers in frame &lt;n>.</p></td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="RVOFF_3">RVOFF, bit [3]
              </h4><p>Read-only access to <a href="ext-cntvoff.html">CNTVOFF</a>, in frame &lt;n>. The possible values of this bit are:</p><table class="valuetable"><tr><th>RVOFF</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>No access to <a href="ext-cntvoff.html">CNTVOFF</a> in frame &lt;n>. The register is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Read-only access to <a href="ext-cntvoff.html">CNTVOFF</a> in frame &lt;n>.</p></td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="RFRQ_2">RFRQ, bit [2]
              </h4><p>Read-only access to <a href="ext-cntfrq.html">CNTFRQ</a>, in frame &lt;n>. The possible values of this bit are:</p><table class="valuetable"><tr><th>RFRQ</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>No access to <a href="ext-cntfrq.html">CNTFRQ</a> in frame &lt;n>. The register is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Read-only access to <a href="ext-cntfrq.html">CNTFRQ</a> in frame &lt;n>.</p></td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="RVCT_1">RVCT, bit [1]
              </h4><p>Read-only access to <a href="ext-cntvct.html">CNTVCT</a>, in frame &lt;n>. The possible values of this bit are:</p><table class="valuetable"><tr><th>RVCT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>No access to <a href="ext-cntvct.html">CNTVCT</a> in frame &lt;n>. The register is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Read-only access to <a href="ext-cntvct.html">CNTVCT</a> in frame &lt;n>.</p></td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="RPCT_0">RPCT, bit [0]
              </h4><p>Read-only access to <a href="ext-cntpct.html">CNTPCT</a>, in frame &lt;n>. The possible values of this bit are:</p><table class="valuetable"><tr><th>RPCT</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>No access to <a href="ext-cntpct.html">CNTPCT</a> in frame &lt;n>. The register is <span class="arm-defined-word">RES0</span>.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>Read-only access to <a href="ext-cntpct.html">CNTPCT</a> in frame &lt;n>.</p></td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"></div><h2>Accessing the CNTACR&lt;n></h2><p>In a system that recognizes two Security states:</p><ul><li>CNTACR&lt;n> is always accessible by Secure accesses.
</li><li><a href="ext-cntnsar.html">CNTNSAR</a>.NS&lt;n> determines whether CNTACR&lt;n> is accessible by Non-secure accesses.
</li></ul><h4>CNTACR&lt;n> can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>Timer</td><td>CNTCTLBase</td><td><span class="hexnumber">0x040</span> + 4n</td><td>CNTACR&lt;n></td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>