

================================================================
== Vitis HLS Report for 'convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4'
================================================================
* Date:           Fri Nov  8 18:05:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Sobel_Edge_Detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   142901|   142901|  1.429 ms|  1.429 ms|  142901|  142901|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_27_3_VITIS_LOOP_30_4  |   142899|   142899|        25|          9|          1|  15876|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 9, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 28 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar23 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_ln271 = alloca i32 1"   --->   Operation 30 'alloca' 'add_ln271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 31 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 32 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 35 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_7"   --->   Operation 36 'read' 'w_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%w_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_3"   --->   Operation 37 'read' 'w_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_4"   --->   Operation 38 'read' 'w_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%w_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_6"   --->   Operation 39 'read' 'w_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w"   --->   Operation 40 'read' 'w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%w_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_8"   --->   Operation 41 'read' 'w_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%w_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_1"   --->   Operation 42 'read' 'w_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%w_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_5"   --->   Operation 43 'read' 'w_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%w_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_2"   --->   Operation 44 'read' 'w_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x"   --->   Operation 45 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten7"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %indvar"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln14 = store i7 1, i7 %i" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 48 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %indvar23"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln14 = store i7 1, i7 %j" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 50 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%br_ln0 = br void %VITIS_LOOP_34_5"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 3.95>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.VITIS_LOOP_34_5.split"   --->   Operation 52 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 53 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i14 %indvar_flatten7" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 54 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.05ns)   --->   "%icmp_ln27 = icmp_eq  i14 %indvar_flatten7_load, i14 15876" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 56 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.05ns)   --->   "%add_ln27_1 = add i14 %indvar_flatten7_load, i14 1" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 57 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc46, void %for.end48.exitStub" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 58 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%indvar23_load = load i7 %indvar23" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 59 'load' 'indvar23_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%add_ln271_load = load i7 %add_ln271" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 60 'load' 'add_ln271_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i_load = load i7 %i"   --->   Operation 61 'load' 'i_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_load = load i7 %indvar" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 62 'load' 'indvar_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_3_VITIS_LOOP_30_4_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.85ns)   --->   "%icmp_ln30 = icmp_eq  i7 %j_1, i7 127" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 65 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.14ns)   --->   "%or_ln14 = or i1 %icmp_ln30, i1 %first_iter_0" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 66 'or' 'or_ln14' <Predicate = (!icmp_ln27)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.37ns)   --->   "%select_ln14 = select i1 %icmp_ln30, i7 0, i7 %indvar23_load" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 67 'select' 'select_ln14' <Predicate = (!icmp_ln27)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.37ns)   --->   "%select_ln27 = select i1 %icmp_ln30, i7 %add_ln271_load, i7 %indvar_load" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 68 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.85ns)   --->   "%indvars_iv_next29_dup10 = add i7 %i_load, i7 1"   --->   Operation 69 'add' 'indvars_iv_next29_dup10' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.37ns)   --->   "%select_ln27_1 = select i1 %icmp_ln30, i7 %indvars_iv_next29_dup10, i7 %i_load" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 70 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 %select_ln27_1, i9 0" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node empty_21)   --->   "%tmp12 = or i16 %tmp, i16 4" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 72 'or' 'tmp12' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node empty_21)   --->   "%tmp12_cast = zext i16 %tmp12" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 73 'zext' 'tmp12_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.36ns) (out node of the LUT)   --->   "%empty_21 = add i64 %tmp12_cast, i64 %output_r_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 74 'add' 'empty_21' <Predicate = (!icmp_ln27)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_21, i32 2, i32 63" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 75 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln1" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 76 'sext' 'sext_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln30" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 77 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %or_ln14, void %VITIS_LOOP_34_5.split, void %for.first.iter.VITIS_LOOP_34_5" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 78 'br' 'br_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast13 = zext i16 %tmp" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 79 'zext' 'p_cast13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 %select_ln27, i9 0" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i16 %shl_ln" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 81 'zext' 'zext_ln40' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln14, i2 0" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 82 'bitconcatenate' 'shl_ln40_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i9 %shl_ln40_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 83 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40 = add i64 %zext_ln40, i64 %x_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 84 'add' 'add_ln40' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i2.i7.i2, i2 2, i7 %select_ln14, i2 0" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 85 'bitconcatenate' 'zext_ln40_2_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i11 %zext_ln40_2_cast" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 86 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln40_1 = add i64 %zext_ln40_2, i64 %add_ln40" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 87 'add' 'add_ln40_1' <Predicate = (!icmp_ln27)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 88 [1/1] (1.36ns)   --->   "%add_ln40_2 = add i64 %zext_ln40_1, i64 %x_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 88 'add' 'add_ln40_2' <Predicate = (!icmp_ln27)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.36ns)   --->   "%add_ln40_3 = add i64 %add_ln40_2, i64 %p_cast13" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 89 'add' 'add_ln40_3' <Predicate = (!icmp_ln27)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.36ns)   --->   "%add_ln40_4 = add i64 %add_ln40_2, i64 %zext_ln40" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 90 'add' 'add_ln40_4' <Predicate = (!icmp_ln27)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_4, i32 2, i32 63" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 91 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i62 %trunc_ln2" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 92 'sext' 'sext_ln40' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln40" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 93 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.85ns)   --->   "%add_ln40_5 = add i7 %j_1, i7 1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 94 'add' 'add_ln40_5' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.37ns)   --->   "%select_ln40 = select i1 %icmp_ln30, i7 2, i7 %add_ln40_5" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 95 'select' 'select_ln40' <Predicate = (!icmp_ln27)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_3, i32 2, i32 63" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 96 'partselect' 'trunc_ln40_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i62 %trunc_ln40_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 97 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln40_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 98 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln40_1, i32 2, i32 63" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 99 'partselect' 'trunc_ln40_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i62 %trunc_ln40_2" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 100 'sext' 'sext_ln40_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln40_2" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 101 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.85ns)   --->   "%add_ln30 = add i7 %select_ln14, i7 1" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 102 'add' 'add_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.85ns)   --->   "%icmp_ln30_1 = icmp_eq  i7 %select_ln40, i7 127" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 103 'icmp' 'icmp_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.85ns)   --->   "%add_ln27 = add i7 %select_ln27, i7 1" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 104 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30_1, void %new.latch.VITIS_LOOP_34_5.split, void %last.iter.VITIS_LOOP_34_5.split" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 105 'br' 'br_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.46ns)   --->   "%store_ln27 = store i14 %add_ln27_1, i14 %indvar_flatten7" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 106 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 107 [1/1] (0.46ns)   --->   "%store_ln27 = store i7 %select_ln27, i7 %indvar" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 107 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 108 [1/1] (0.46ns)   --->   "%store_ln14 = store i7 %select_ln27_1, i7 %i" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 108 'store' 'store_ln14' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln27 = store i7 %add_ln27, i7 %add_ln271" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 109 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.46ns)   --->   "%store_ln30 = store i7 %add_ln30, i7 %indvar23" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 110 'store' 'store_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 111 [1/1] (0.46ns)   --->   "%store_ln14 = store i7 %select_ln40, i7 %j" [Sobel_Edge_Detector_PL/src/convolution.cpp:14]   --->   Operation 111 'store' 'store_ln14' <Predicate = (!icmp_ln27)> <Delay = 0.46>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_34_5" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 112 'br' 'br_ln30' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 113 [1/1] (7.30ns)   --->   "%empty_20 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 126" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 113 'writereq' 'empty_20' <Predicate = (!icmp_ln27 & or_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_34_5.split" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 114 'br' 'br_ln30' <Predicate = (!icmp_ln27 & or_ln14)> <Delay = 0.00>
ST_3 : Operation 115 [8/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 115 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 116 [7/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 116 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 117 [6/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 117 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 118 [5/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 118 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 119 [8/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 119 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 120 [4/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 120 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 121 [7/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 121 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 122 [3/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 122 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 123 [6/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 123 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 124 [2/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 124 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 125 [5/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 125 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 126 [8/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 126 'readreq' 'empty_19' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 127 [1/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 127 'readreq' 'empty_17' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 128 [4/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 128 'readreq' 'empty_18' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 129 [7/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 129 'readreq' 'empty_19' <Predicate = (!icmp_ln27)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 130 [1/1] (7.30ns)   --->   "%a = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 130 'read' 'a' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 131 [3/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 131 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 132 [6/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 132 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 133 [1/1] (7.30ns)   --->   "%a_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 133 'read' 'a_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 134 [2/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 134 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 135 [5/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 135 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 136 [1/1] (3.90ns)   --->   "%mul_ln42_4 = mul i32 %a, i32 %w_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 136 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 137 [1/1] (7.30ns)   --->   "%a_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 137 'read' 'a_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 138 [1/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 138 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 139 [4/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 139 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 140 [1/1] (3.90ns)   --->   "%mul_ln42_2 = mul i32 %a_1, i32 %w_1_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 140 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (1.14ns)   --->   "%add_ln42 = add i32 %mul_ln42_2, i32 %mul_ln42_4" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 141 'add' 'add_ln42' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 142 [1/1] (7.30ns)   --->   "%a_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 142 'read' 'a_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 143 [3/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 143 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 144 [1/1] (3.90ns)   --->   "%mul_ln42 = mul i32 %a_2, i32 %w_2_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 144 'mul' 'mul_ln42' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 145 [1/1] (7.30ns)   --->   "%a_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 145 'read' 'a_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 146 [2/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 146 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 147 [1/1] (3.90ns)   --->   "%mul_ln42_7 = mul i32 %a_3, i32 %w_3_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 147 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (1.14ns)   --->   "%add_ln42_1 = add i32 %mul_ln42, i32 %mul_ln42_7" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 148 'add' 'add_ln42_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 149 [1/1] (7.30ns)   --->   "%a_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 149 'read' 'a_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 150 [1/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 150 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 151 [1/1] (3.90ns)   --->   "%mul_ln42_6 = mul i32 %a_4, i32 %w_4_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 151 'mul' 'mul_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 152 [1/1] (7.30ns)   --->   "%a_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 152 'read' 'a_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 153 [1/1] (3.90ns)   --->   "%mul_ln42_1 = mul i32 %a_5, i32 %w_5_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 153 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 173 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 154 [1/1] (7.30ns)   --->   "%a_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 154 'read' 'a_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 155 [1/1] (3.90ns)   --->   "%mul_ln42_5 = mul i32 %a_6, i32 %w_6_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 155 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 156 [1/1] (7.30ns)   --->   "%a_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [Sobel_Edge_Detector_PL/src/convolution.cpp:40]   --->   Operation 156 'read' 'a_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 157 [1/1] (3.90ns)   --->   "%mul_ln42_8 = mul i32 %a_7, i32 %w_7_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 157 'mul' 'mul_ln42_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.62>
ST_20 : Operation 158 [1/1] (3.90ns)   --->   "%mul_ln42_3 = mul i32 %a_8, i32 %w_8_read" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 158 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_2 = add i32 %add_ln42_1, i32 %add_ln42" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 159 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_3 = add i32 %mul_ln42_6, i32 %mul_ln42_1" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 160 'add' 'add_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_4 = add i32 %mul_ln42_8, i32 %mul_ln42_3" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 161 'add' 'add_ln42_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 162 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln42_5 = add i32 %add_ln42_4, i32 %mul_ln42_5" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 162 'add' 'add_ln42_5' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 163 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln42_6 = add i32 %add_ln42_5, i32 %add_ln42_3" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 163 'add' 'add_ln42_6' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 164 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%sum = add i32 %add_ln42_6, i32 %add_ln42_2" [Sobel_Edge_Detector_PL/src/convolution.cpp:42]   --->   Operation 164 'add' 'sum' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [Sobel_Edge_Detector_PL/src/convolution.cpp:32]   --->   Operation 165 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (7.30ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %sum, i4 15" [Sobel_Edge_Detector_PL/src/convolution.cpp:45]   --->   Operation 166 'write' 'write_ln45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 167 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 167 'writeresp' 'empty' <Predicate = (icmp_ln30_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 168 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 168 'writeresp' 'empty' <Predicate = (icmp_ln30_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 169 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 169 'writeresp' 'empty' <Predicate = (icmp_ln30_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 170 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 170 'writeresp' 'empty' <Predicate = (icmp_ln30_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 171 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [Sobel_Edge_Detector_PL/src/convolution.cpp:27]   --->   Operation 171 'writeresp' 'empty' <Predicate = (icmp_ln30_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln30 = br void %new.latch.VITIS_LOOP_34_5.split" [Sobel_Edge_Detector_PL/src/convolution.cpp:30]   --->   Operation 172 'br' 'br_ln30' <Predicate = (icmp_ln30_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 14 bit ('indvar_flatten7') [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten7' [31]  (0.460 ns)

 <State 2>: 3.958ns
The critical path consists of the following:
	'load' operation 7 bit ('j', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on local variable 'j', Sobel_Edge_Detector_PL/src/convolution.cpp:14 [39]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln30', Sobel_Edge_Detector_PL/src/convolution.cpp:30) [52]  (0.856 ns)
	'select' operation 7 bit ('select_ln14', Sobel_Edge_Detector_PL/src/convolution.cpp:14) [54]  (0.378 ns)
	'add' operation 64 bit ('add_ln40_2', Sobel_Edge_Detector_PL/src/convolution.cpp:40) [80]  (1.362 ns)
	'add' operation 64 bit ('add_ln40_3', Sobel_Edge_Detector_PL/src/convolution.cpp:40) [81]  (1.362 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_20', Sobel_Edge_Detector_PL/src/convolution.cpp:30) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:30) [67]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [86]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [86]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [86]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [86]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [86]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [86]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [86]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [87]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [88]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [89]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [96]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [97]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [98]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [103]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [104]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', Sobel_Edge_Detector_PL/src/convolution.cpp:40) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:40) [105]  (7.300 ns)

 <State 20>: 6.621ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln42_3', Sobel_Edge_Detector_PL/src/convolution.cpp:42) [109]  (3.900 ns)
	'add' operation 32 bit ('add_ln42_4', Sobel_Edge_Detector_PL/src/convolution.cpp:42) [119]  (0.000 ns)
	'add' operation 32 bit ('add_ln42_5', Sobel_Edge_Detector_PL/src/convolution.cpp:42) [120]  (0.907 ns)
	'add' operation 32 bit ('add_ln42_6', Sobel_Edge_Detector_PL/src/convolution.cpp:42) [121]  (0.907 ns)
	'add' operation 32 bit ('sum', Sobel_Edge_Detector_PL/src/convolution.cpp:42) [122]  (0.907 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln45', Sobel_Edge_Detector_PL/src/convolution.cpp:45) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:45) [123]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Sobel_Edge_Detector_PL/src/convolution.cpp:27) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:27) [129]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Sobel_Edge_Detector_PL/src/convolution.cpp:27) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:27) [129]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Sobel_Edge_Detector_PL/src/convolution.cpp:27) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:27) [129]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Sobel_Edge_Detector_PL/src/convolution.cpp:27) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:27) [129]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', Sobel_Edge_Detector_PL/src/convolution.cpp:27) on port 'gmem' (Sobel_Edge_Detector_PL/src/convolution.cpp:27) [129]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
