// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN:   -target-feature +zvfh -disable-O0-optnone \
// RUN:   -emit-llvm %s -o - | opt -S -passes=mem2reg | \
// RUN:   FileCheck --check-prefix=CHECK-RV64 %s

#include <riscv_vector.h>

vuint16mf4_t test_vwmaccu_vv_u16mf4(vuint16mf4_t vd, vuint8mf8_t vs1,
                                    vuint8mf8_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u16mf4(vd, vs1, vs2, vl);
}

vuint16mf4_t test_vwmaccu_vx_u16mf4(vuint16mf4_t vd, uint8_t rs1,
                                    vuint8mf8_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u16mf4(vd, rs1, vs2, vl);
}

vuint16mf2_t test_vwmaccu_vv_u16mf2(vuint16mf2_t vd, vuint8mf4_t vs1,
                                    vuint8mf4_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u16mf2(vd, vs1, vs2, vl);
}

vuint16mf2_t test_vwmaccu_vx_u16mf2(vuint16mf2_t vd, uint8_t rs1,
                                    vuint8mf4_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u16mf2(vd, rs1, vs2, vl);
}

vuint16m1_t test_vwmaccu_vv_u16m1(vuint16m1_t vd, vuint8mf2_t vs1,
                                  vuint8mf2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u16m1(vd, vs1, vs2, vl);
}

vuint16m1_t test_vwmaccu_vx_u16m1(vuint16m1_t vd, uint8_t rs1, vuint8mf2_t vs2,
                                  size_t vl) {
  return __riscv_vwmaccu_vx_u16m1(vd, rs1, vs2, vl);
}

vuint16m2_t test_vwmaccu_vv_u16m2(vuint16m2_t vd, vuint8m1_t vs1,
                                  vuint8m1_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u16m2(vd, vs1, vs2, vl);
}

vuint16m2_t test_vwmaccu_vx_u16m2(vuint16m2_t vd, uint8_t rs1, vuint8m1_t vs2,
                                  size_t vl) {
  return __riscv_vwmaccu_vx_u16m2(vd, rs1, vs2, vl);
}

vuint16m4_t test_vwmaccu_vv_u16m4(vuint16m4_t vd, vuint8m2_t vs1,
                                  vuint8m2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u16m4(vd, vs1, vs2, vl);
}

vuint16m4_t test_vwmaccu_vx_u16m4(vuint16m4_t vd, uint8_t rs1, vuint8m2_t vs2,
                                  size_t vl) {
  return __riscv_vwmaccu_vx_u16m4(vd, rs1, vs2, vl);
}

vuint16m8_t test_vwmaccu_vv_u16m8(vuint16m8_t vd, vuint8m4_t vs1,
                                  vuint8m4_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u16m8(vd, vs1, vs2, vl);
}

vuint16m8_t test_vwmaccu_vx_u16m8(vuint16m8_t vd, uint8_t rs1, vuint8m4_t vs2,
                                  size_t vl) {
  return __riscv_vwmaccu_vx_u16m8(vd, rs1, vs2, vl);
}

vuint32mf2_t test_vwmaccu_vv_u32mf2(vuint32mf2_t vd, vuint16mf4_t vs1,
                                    vuint16mf4_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u32mf2(vd, vs1, vs2, vl);
}

vuint32mf2_t test_vwmaccu_vx_u32mf2(vuint32mf2_t vd, uint16_t rs1,
                                    vuint16mf4_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u32mf2(vd, rs1, vs2, vl);
}

vuint32m1_t test_vwmaccu_vv_u32m1(vuint32m1_t vd, vuint16mf2_t vs1,
                                  vuint16mf2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u32m1(vd, vs1, vs2, vl);
}

vuint32m1_t test_vwmaccu_vx_u32m1(vuint32m1_t vd, uint16_t rs1,
                                  vuint16mf2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u32m1(vd, rs1, vs2, vl);
}

vuint32m2_t test_vwmaccu_vv_u32m2(vuint32m2_t vd, vuint16m1_t vs1,
                                  vuint16m1_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u32m2(vd, vs1, vs2, vl);
}

vuint32m2_t test_vwmaccu_vx_u32m2(vuint32m2_t vd, uint16_t rs1, vuint16m1_t vs2,
                                  size_t vl) {
  return __riscv_vwmaccu_vx_u32m2(vd, rs1, vs2, vl);
}

vuint32m4_t test_vwmaccu_vv_u32m4(vuint32m4_t vd, vuint16m2_t vs1,
                                  vuint16m2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u32m4(vd, vs1, vs2, vl);
}

vuint32m4_t test_vwmaccu_vx_u32m4(vuint32m4_t vd, uint16_t rs1, vuint16m2_t vs2,
                                  size_t vl) {
  return __riscv_vwmaccu_vx_u32m4(vd, rs1, vs2, vl);
}

vuint32m8_t test_vwmaccu_vv_u32m8(vuint32m8_t vd, vuint16m4_t vs1,
                                  vuint16m4_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u32m8(vd, vs1, vs2, vl);
}

vuint32m8_t test_vwmaccu_vx_u32m8(vuint32m8_t vd, uint16_t rs1, vuint16m4_t vs2,
                                  size_t vl) {
  return __riscv_vwmaccu_vx_u32m8(vd, rs1, vs2, vl);
}

vuint64m1_t test_vwmaccu_vv_u64m1(vuint64m1_t vd, vuint32mf2_t vs1,
                                  vuint32mf2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u64m1(vd, vs1, vs2, vl);
}

vuint64m1_t test_vwmaccu_vx_u64m1(vuint64m1_t vd, uint32_t rs1,
                                  vuint32mf2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u64m1(vd, rs1, vs2, vl);
}

vuint64m2_t test_vwmaccu_vv_u64m2(vuint64m2_t vd, vuint32m1_t vs1,
                                  vuint32m1_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u64m2(vd, vs1, vs2, vl);
}

vuint64m2_t test_vwmaccu_vx_u64m2(vuint64m2_t vd, uint32_t rs1, vuint32m1_t vs2,
                                  size_t vl) {
  return __riscv_vwmaccu_vx_u64m2(vd, rs1, vs2, vl);
}

vuint64m4_t test_vwmaccu_vv_u64m4(vuint64m4_t vd, vuint32m2_t vs1,
                                  vuint32m2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u64m4(vd, vs1, vs2, vl);
}

vuint64m4_t test_vwmaccu_vx_u64m4(vuint64m4_t vd, uint32_t rs1, vuint32m2_t vs2,
                                  size_t vl) {
  return __riscv_vwmaccu_vx_u64m4(vd, rs1, vs2, vl);
}

vuint64m8_t test_vwmaccu_vv_u64m8(vuint64m8_t vd, vuint32m4_t vs1,
                                  vuint32m4_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u64m8(vd, vs1, vs2, vl);
}

vuint64m8_t test_vwmaccu_vx_u64m8(vuint64m8_t vd, uint32_t rs1, vuint32m4_t vs2,
                                  size_t vl) {
  return __riscv_vwmaccu_vx_u64m8(vd, rs1, vs2, vl);
}

vuint16mf4_t test_vwmaccu_vv_u16mf4_m(vbool64_t vm, vuint16mf4_t vd,
                                      vuint8mf8_t vs1, vuint8mf8_t vs2,
                                      size_t vl) {
  return __riscv_vwmaccu_vv_u16mf4_m(vm, vd, vs1, vs2, vl);
}

vuint16mf4_t test_vwmaccu_vx_u16mf4_m(vbool64_t vm, vuint16mf4_t vd,
                                      uint8_t rs1, vuint8mf8_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u16mf4_m(vm, vd, rs1, vs2, vl);
}

vuint16mf2_t test_vwmaccu_vv_u16mf2_m(vbool32_t vm, vuint16mf2_t vd,
                                      vuint8mf4_t vs1, vuint8mf4_t vs2,
                                      size_t vl) {
  return __riscv_vwmaccu_vv_u16mf2_m(vm, vd, vs1, vs2, vl);
}

vuint16mf2_t test_vwmaccu_vx_u16mf2_m(vbool32_t vm, vuint16mf2_t vd,
                                      uint8_t rs1, vuint8mf4_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u16mf2_m(vm, vd, rs1, vs2, vl);
}

vuint16m1_t test_vwmaccu_vv_u16m1_m(vbool16_t vm, vuint16m1_t vd,
                                    vuint8mf2_t vs1, vuint8mf2_t vs2,
                                    size_t vl) {
  return __riscv_vwmaccu_vv_u16m1_m(vm, vd, vs1, vs2, vl);
}

vuint16m1_t test_vwmaccu_vx_u16m1_m(vbool16_t vm, vuint16m1_t vd, uint8_t rs1,
                                    vuint8mf2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u16m1_m(vm, vd, rs1, vs2, vl);
}

vuint16m2_t test_vwmaccu_vv_u16m2_m(vbool8_t vm, vuint16m2_t vd, vuint8m1_t vs1,
                                    vuint8m1_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u16m2_m(vm, vd, vs1, vs2, vl);
}

vuint16m2_t test_vwmaccu_vx_u16m2_m(vbool8_t vm, vuint16m2_t vd, uint8_t rs1,
                                    vuint8m1_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u16m2_m(vm, vd, rs1, vs2, vl);
}

vuint16m4_t test_vwmaccu_vv_u16m4_m(vbool4_t vm, vuint16m4_t vd, vuint8m2_t vs1,
                                    vuint8m2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u16m4_m(vm, vd, vs1, vs2, vl);
}

vuint16m4_t test_vwmaccu_vx_u16m4_m(vbool4_t vm, vuint16m4_t vd, uint8_t rs1,
                                    vuint8m2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u16m4_m(vm, vd, rs1, vs2, vl);
}

vuint16m8_t test_vwmaccu_vv_u16m8_m(vbool2_t vm, vuint16m8_t vd, vuint8m4_t vs1,
                                    vuint8m4_t vs2, size_t vl) {
  return __riscv_vwmaccu_vv_u16m8_m(vm, vd, vs1, vs2, vl);
}

vuint16m8_t test_vwmaccu_vx_u16m8_m(vbool2_t vm, vuint16m8_t vd, uint8_t rs1,
                                    vuint8m4_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u16m8_m(vm, vd, rs1, vs2, vl);
}

vuint32mf2_t test_vwmaccu_vv_u32mf2_m(vbool64_t vm, vuint32mf2_t vd,
                                      vuint16mf4_t vs1, vuint16mf4_t vs2,
                                      size_t vl) {
  return __riscv_vwmaccu_vv_u32mf2_m(vm, vd, vs1, vs2, vl);
}

vuint32mf2_t test_vwmaccu_vx_u32mf2_m(vbool64_t vm, vuint32mf2_t vd,
                                      uint16_t rs1, vuint16mf4_t vs2,
                                      size_t vl) {
  return __riscv_vwmaccu_vx_u32mf2_m(vm, vd, rs1, vs2, vl);
}

vuint32m1_t test_vwmaccu_vv_u32m1_m(vbool32_t vm, vuint32m1_t vd,
                                    vuint16mf2_t vs1, vuint16mf2_t vs2,
                                    size_t vl) {
  return __riscv_vwmaccu_vv_u32m1_m(vm, vd, vs1, vs2, vl);
}

vuint32m1_t test_vwmaccu_vx_u32m1_m(vbool32_t vm, vuint32m1_t vd, uint16_t rs1,
                                    vuint16mf2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u32m1_m(vm, vd, rs1, vs2, vl);
}

vuint32m2_t test_vwmaccu_vv_u32m2_m(vbool16_t vm, vuint32m2_t vd,
                                    vuint16m1_t vs1, vuint16m1_t vs2,
                                    size_t vl) {
  return __riscv_vwmaccu_vv_u32m2_m(vm, vd, vs1, vs2, vl);
}

vuint32m2_t test_vwmaccu_vx_u32m2_m(vbool16_t vm, vuint32m2_t vd, uint16_t rs1,
                                    vuint16m1_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u32m2_m(vm, vd, rs1, vs2, vl);
}

vuint32m4_t test_vwmaccu_vv_u32m4_m(vbool8_t vm, vuint32m4_t vd,
                                    vuint16m2_t vs1, vuint16m2_t vs2,
                                    size_t vl) {
  return __riscv_vwmaccu_vv_u32m4_m(vm, vd, vs1, vs2, vl);
}

vuint32m4_t test_vwmaccu_vx_u32m4_m(vbool8_t vm, vuint32m4_t vd, uint16_t rs1,
                                    vuint16m2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u32m4_m(vm, vd, rs1, vs2, vl);
}

vuint32m8_t test_vwmaccu_vv_u32m8_m(vbool4_t vm, vuint32m8_t vd,
                                    vuint16m4_t vs1, vuint16m4_t vs2,
                                    size_t vl) {
  return __riscv_vwmaccu_vv_u32m8_m(vm, vd, vs1, vs2, vl);
}

vuint32m8_t test_vwmaccu_vx_u32m8_m(vbool4_t vm, vuint32m8_t vd, uint16_t rs1,
                                    vuint16m4_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u32m8_m(vm, vd, rs1, vs2, vl);
}

vuint64m1_t test_vwmaccu_vv_u64m1_m(vbool64_t vm, vuint64m1_t vd,
                                    vuint32mf2_t vs1, vuint32mf2_t vs2,
                                    size_t vl) {
  return __riscv_vwmaccu_vv_u64m1_m(vm, vd, vs1, vs2, vl);
}

vuint64m1_t test_vwmaccu_vx_u64m1_m(vbool64_t vm, vuint64m1_t vd, uint32_t rs1,
                                    vuint32mf2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u64m1_m(vm, vd, rs1, vs2, vl);
}

vuint64m2_t test_vwmaccu_vv_u64m2_m(vbool32_t vm, vuint64m2_t vd,
                                    vuint32m1_t vs1, vuint32m1_t vs2,
                                    size_t vl) {
  return __riscv_vwmaccu_vv_u64m2_m(vm, vd, vs1, vs2, vl);
}

vuint64m2_t test_vwmaccu_vx_u64m2_m(vbool32_t vm, vuint64m2_t vd, uint32_t rs1,
                                    vuint32m1_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u64m2_m(vm, vd, rs1, vs2, vl);
}

vuint64m4_t test_vwmaccu_vv_u64m4_m(vbool16_t vm, vuint64m4_t vd,
                                    vuint32m2_t vs1, vuint32m2_t vs2,
                                    size_t vl) {
  return __riscv_vwmaccu_vv_u64m4_m(vm, vd, vs1, vs2, vl);
}

vuint64m4_t test_vwmaccu_vx_u64m4_m(vbool16_t vm, vuint64m4_t vd, uint32_t rs1,
                                    vuint32m2_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u64m4_m(vm, vd, rs1, vs2, vl);
}

vuint64m8_t test_vwmaccu_vv_u64m8_m(vbool8_t vm, vuint64m8_t vd,
                                    vuint32m4_t vs1, vuint32m4_t vs2,
                                    size_t vl) {
  return __riscv_vwmaccu_vv_u64m8_m(vm, vd, vs1, vs2, vl);
}

vuint64m8_t test_vwmaccu_vx_u64m8_m(vbool8_t vm, vuint64m8_t vd, uint32_t rs1,
                                    vuint32m4_t vs2, size_t vl) {
  return __riscv_vwmaccu_vx_u64m8_m(vm, vd, rs1, vs2, vl);
}
