

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_loop_orow_loop_ocol'
================================================================
* Date:           Thu Apr 11 18:16:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       pipeline_unroll_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.571 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_orow_loop_ocol  |        8|        8|         6|          1|          1|     4|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.57>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ocol = alloca i32 1" [conv2D0.cpp:22]   --->   Operation 9 'alloca' 'ocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%orow = alloca i32 1" [conv2D0.cpp:21]   --->   Operation 10 'alloca' 'orow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%img_outT_0_1 = alloca i32 1"   --->   Operation 12 'alloca' 'img_outT_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%img_outT_1_1 = alloca i32 1"   --->   Operation 13 'alloca' 'img_outT_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%img_outT_2_1 = alloca i32 1"   --->   Operation 14 'alloca' 'img_outT_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_outT_3_1 = alloca i32 1"   --->   Operation 15 'alloca' 'img_outT_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weightsT_8_1_lcssa_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_8_1_lcssa"   --->   Operation 16 'read' 'weightsT_8_1_lcssa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%img_inT_15_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_15_reload"   --->   Operation 17 'read' 'img_inT_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weightsT_7_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_7_reload"   --->   Operation 18 'read' 'weightsT_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%img_inT_14_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_14_reload"   --->   Operation 19 'read' 'img_inT_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weightsT_6_1_lcssa_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_6_1_lcssa"   --->   Operation 20 'read' 'weightsT_6_1_lcssa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_inT_13_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_13_reload"   --->   Operation 21 'read' 'img_inT_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%img_inT_12_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_12_reload"   --->   Operation 22 'read' 'img_inT_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weightsT_5_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_5_reload"   --->   Operation 23 'read' 'weightsT_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%img_inT_11_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_11_reload"   --->   Operation 24 'read' 'img_inT_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weightsT_4_1_lcssa_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_4_1_lcssa"   --->   Operation 25 'read' 'weightsT_4_1_lcssa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%img_inT_10_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_10_reload"   --->   Operation 26 'read' 'img_inT_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weightsT_3_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_3_reload"   --->   Operation 27 'read' 'weightsT_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_inT_9_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_9_reload"   --->   Operation 28 'read' 'img_inT_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%img_inT_8_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_8_reload"   --->   Operation 29 'read' 'img_inT_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weightsT_2_1_lcssa_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_2_1_lcssa"   --->   Operation 30 'read' 'weightsT_2_1_lcssa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%img_inT_7_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_7_reload"   --->   Operation 31 'read' 'img_inT_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weightsT_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_1_reload"   --->   Operation 32 'read' 'weightsT_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%img_inT_6_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_6_reload"   --->   Operation 33 'read' 'img_inT_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weightsT_0_1_lcssa_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_0_1_lcssa"   --->   Operation 34 'read' 'weightsT_0_1_lcssa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%img_inT_5_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_5_reload"   --->   Operation 35 'read' 'img_inT_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%img_inT_4_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_4_reload"   --->   Operation 36 'read' 'img_inT_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%img_inT_3_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_3_reload"   --->   Operation 37 'read' 'img_inT_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%img_inT_2_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_2_reload"   --->   Operation 38 'read' 'img_inT_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%img_inT_1_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_1_reload"   --->   Operation 39 'read' 'img_inT_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%img_inT_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %img_inT_reload"   --->   Operation 40 'read' 'img_inT_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln21 = store i2 0, i2 %orow" [conv2D0.cpp:21]   --->   Operation 42 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln22 = store i2 0, i2 %ocol" [conv2D0.cpp:22]   --->   Operation 43 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_k1"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [conv2D0.cpp:21]   --->   Operation 45 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.65ns)   --->   "%icmp_ln21 = icmp_eq  i3 %indvar_flatten_load, i3 4" [conv2D0.cpp:21]   --->   Operation 46 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln21 = add i3 %indvar_flatten_load, i3 1" [conv2D0.cpp:21]   --->   Operation 47 'add' 'add_ln21' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc57, void %for.inc69.preheader.exitStub" [conv2D0.cpp:21]   --->   Operation 48 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ocol_load = load i2 %ocol" [conv2D0.cpp:22]   --->   Operation 49 'load' 'ocol_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%orow_load = load i2 %orow" [conv2D0.cpp:21]   --->   Operation 50 'load' 'orow_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.56ns)   --->   "%icmp_ln22 = icmp_eq  i2 %ocol_load, i2 2" [conv2D0.cpp:22]   --->   Operation 51 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln21 = select i1 %icmp_ln22, i2 0, i2 %ocol_load" [conv2D0.cpp:21]   --->   Operation 52 'select' 'select_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %orow_load, i2 1" [conv2D0.cpp:21]   --->   Operation 53 'add' 'add_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.99ns)   --->   "%select_ln21_1 = select i1 %icmp_ln22, i2 %add_ln21_1, i2 %orow_load" [conv2D0.cpp:21]   --->   Operation 54 'select' 'select_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i2 %select_ln21_1" [conv2D0.cpp:27]   --->   Operation 55 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln27, i2 %select_ln21" [conv2D0.cpp:27]   --->   Operation 56 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.56ns)   --->   "%add_ln27 = add i2 %select_ln21, i2 1" [conv2D0.cpp:27]   --->   Operation 57 'add' 'add_ln27' <Predicate = (!icmp_ln21)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.06ns)   --->   "%tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %img_inT_1_reload_read, i3 1, i8 %img_inT_2_reload_read, i3 2, i8 %img_inT_3_reload_read, i3 3, i8 %img_inT_4_reload_read, i3 4, i8 %img_inT_5_reload_read, i3 5, i8 %img_inT_6_reload_read, i8 0, i3 %add_ln" [conv2D0.cpp:28]   --->   Operation 58 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln21)> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [3/3] (1.05ns) (grouped into DSP with root node add_ln28_3)   --->   "%mul_ln28 = mul i8 %tmp_1, i8 %weightsT_1_reload_read" [conv2D0.cpp:28]   --->   Operation 59 'mul' 'mul_ln28' <Predicate = (!icmp_ln21)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (2.06ns)   --->   "%tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %img_inT_5_reload_read, i3 1, i8 %img_inT_6_reload_read, i3 2, i8 %img_inT_7_reload_read, i3 3, i8 %img_inT_8_reload_read, i3 4, i8 %img_inT_9_reload_read, i3 5, i8 %img_inT_10_reload_read, i8 0, i3 %add_ln" [conv2D0.cpp:28]   --->   Operation 60 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln21)> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [3/3] (1.05ns) (grouped into DSP with root node add_ln28_1)   --->   "%mul_ln28_3 = mul i8 %tmp_4, i8 %weightsT_4_1_lcssa_read" [conv2D0.cpp:28]   --->   Operation 61 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln21)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (2.06ns)   --->   "%tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %img_inT_9_reload_read, i3 1, i8 %img_inT_10_reload_read, i3 2, i8 %img_inT_11_reload_read, i3 3, i8 %img_inT_12_reload_read, i3 4, i8 %img_inT_13_reload_read, i3 5, i8 %img_inT_14_reload_read, i8 0, i3 %add_ln" [conv2D0.cpp:28]   --->   Operation 62 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln21)> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [3/3] (1.05ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28_6 = mul i8 %tmp_7, i8 %weightsT_7_reload_read" [conv2D0.cpp:28]   --->   Operation 63 'mul' 'mul_ln28_6' <Predicate = (!icmp_ln21)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (2.06ns)   --->   "%tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %img_inT_10_reload_read, i3 1, i8 %img_inT_11_reload_read, i3 2, i8 %img_inT_12_reload_read, i3 3, i8 %img_inT_13_reload_read, i3 4, i8 %img_inT_14_reload_read, i3 5, i8 %img_inT_15_reload_read, i8 0, i3 %add_ln" [conv2D0.cpp:28]   --->   Operation 64 'sparsemux' 'tmp_8' <Predicate = (!icmp_ln21)> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [3/3] (1.05ns) (grouped into DSP with root node add_ln28_4)   --->   "%mul_ln28_7 = mul i8 %tmp_8, i8 %weightsT_8_1_lcssa_read" [conv2D0.cpp:28]   --->   Operation 65 'mul' 'mul_ln28_7' <Predicate = (!icmp_ln21)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln31)   --->   "%shl_ln31 = shl i2 %select_ln21_1, i2 1" [conv2D0.cpp:31]   --->   Operation 66 'shl' 'shl_ln31' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.56ns) (out node of the LUT)   --->   "%sub_ln31 = sub i2 %select_ln21, i2 %shl_ln31" [conv2D0.cpp:31]   --->   Operation 67 'sub' 'sub_ln31' <Predicate = (!icmp_ln21)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.86ns)   --->   "%switch_ln31 = switch i2 %sub_ln31, void %branch3, i2 0, void %for.inc57.loop_k1.split8_crit_edge, i2 1, void %for.inc57.loop_k1.split8_crit_edge27, i2 2, void %branch2" [conv2D0.cpp:31]   --->   Operation 68 'switch' 'switch_ln31' <Predicate = (!icmp_ln21)> <Delay = 1.86>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln21 = store i3 %add_ln21, i3 %indvar_flatten" [conv2D0.cpp:21]   --->   Operation 69 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln21 = store i2 %select_ln21_1, i2 %orow" [conv2D0.cpp:21]   --->   Operation 70 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln22 = store i2 %add_ln27, i2 %ocol" [conv2D0.cpp:22]   --->   Operation 71 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln22 = br void %loop_k1" [conv2D0.cpp:22]   --->   Operation 72 'br' 'br_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.23>
ST_2 : Operation 73 [1/1] (2.06ns)   --->   "%tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %img_inT_reload_read, i3 1, i8 %img_inT_1_reload_read, i3 2, i8 %img_inT_2_reload_read, i3 3, i8 %img_inT_3_reload_read, i3 4, i8 %img_inT_4_reload_read, i3 5, i8 %img_inT_5_reload_read, i8 0, i3 %add_ln" [conv2D0.cpp:28]   --->   Operation 73 'sparsemux' 'tmp' <Predicate = true> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (4.17ns)   --->   "%acc = mul i8 %tmp, i8 %weightsT_0_1_lcssa_read" [conv2D0.cpp:28]   --->   Operation 74 'mul' 'acc' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node add_ln28_3)   --->   "%mul_ln28 = mul i8 %tmp_1, i8 %weightsT_1_reload_read" [conv2D0.cpp:28]   --->   Operation 75 'mul' 'mul_ln28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (2.06ns)   --->   "%tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %img_inT_2_reload_read, i3 1, i8 %img_inT_3_reload_read, i3 2, i8 %img_inT_4_reload_read, i3 3, i8 %img_inT_5_reload_read, i3 4, i8 %img_inT_6_reload_read, i3 5, i8 %img_inT_7_reload_read, i8 0, i3 %add_ln" [conv2D0.cpp:28]   --->   Operation 76 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (4.17ns)   --->   "%mul_ln28_1 = mul i8 %tmp_2, i8 %weightsT_2_1_lcssa_read" [conv2D0.cpp:28]   --->   Operation 77 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.06ns)   --->   "%tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %img_inT_4_reload_read, i3 1, i8 %img_inT_5_reload_read, i3 2, i8 %img_inT_6_reload_read, i3 3, i8 %img_inT_7_reload_read, i3 4, i8 %img_inT_8_reload_read, i3 5, i8 %img_inT_9_reload_read, i8 0, i3 %add_ln" [conv2D0.cpp:28]   --->   Operation 78 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [3/3] (1.05ns) (grouped into DSP with root node add_ln28_5)   --->   "%mul_ln28_2 = mul i8 %tmp_3, i8 %weightsT_3_reload_read" [conv2D0.cpp:28]   --->   Operation 79 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [2/3] (1.05ns) (grouped into DSP with root node add_ln28_1)   --->   "%mul_ln28_3 = mul i8 %tmp_4, i8 %weightsT_4_1_lcssa_read" [conv2D0.cpp:28]   --->   Operation 80 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [1/1] (2.06ns)   --->   "%tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %img_inT_6_reload_read, i3 1, i8 %img_inT_7_reload_read, i3 2, i8 %img_inT_8_reload_read, i3 3, i8 %img_inT_9_reload_read, i3 4, i8 %img_inT_10_reload_read, i3 5, i8 %img_inT_11_reload_read, i8 0, i3 %add_ln" [conv2D0.cpp:28]   --->   Operation 81 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (4.17ns)   --->   "%mul_ln28_4 = mul i8 %tmp_5, i8 %weightsT_5_reload_read" [conv2D0.cpp:28]   --->   Operation 82 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.06ns)   --->   "%tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %img_inT_8_reload_read, i3 1, i8 %img_inT_9_reload_read, i3 2, i8 %img_inT_10_reload_read, i3 3, i8 %img_inT_11_reload_read, i3 4, i8 %img_inT_12_reload_read, i3 5, i8 %img_inT_13_reload_read, i8 0, i3 %add_ln" [conv2D0.cpp:28]   --->   Operation 83 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (4.17ns)   --->   "%mul_ln28_5 = mul i8 %tmp_6, i8 %weightsT_6_1_lcssa_read" [conv2D0.cpp:28]   --->   Operation 84 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [2/3] (1.05ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28_6 = mul i8 %tmp_7, i8 %weightsT_7_reload_read" [conv2D0.cpp:28]   --->   Operation 85 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [2/3] (1.05ns) (grouped into DSP with root node add_ln28_4)   --->   "%mul_ln28_7 = mul i8 %tmp_8, i8 %weightsT_8_1_lcssa_read" [conv2D0.cpp:28]   --->   Operation 86 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 87 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_3)   --->   "%mul_ln28 = mul i8 %tmp_1, i8 %weightsT_1_reload_read" [conv2D0.cpp:28]   --->   Operation 87 'mul' 'mul_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [2/3] (1.05ns) (grouped into DSP with root node add_ln28_5)   --->   "%mul_ln28_2 = mul i8 %tmp_3, i8 %weightsT_3_reload_read" [conv2D0.cpp:28]   --->   Operation 88 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_1)   --->   "%mul_ln28_3 = mul i8 %tmp_4, i8 %weightsT_4_1_lcssa_read" [conv2D0.cpp:28]   --->   Operation 89 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node add_ln28)   --->   "%mul_ln28_6 = mul i8 %tmp_7, i8 %weightsT_7_reload_read" [conv2D0.cpp:28]   --->   Operation 90 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_4)   --->   "%mul_ln28_7 = mul i8 %tmp_8, i8 %weightsT_8_1_lcssa_read" [conv2D0.cpp:28]   --->   Operation 91 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28 = add i8 %mul_ln28_5, i8 %mul_ln28_6" [conv2D0.cpp:28]   --->   Operation 92 'add' 'add_ln28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_1 = add i8 %mul_ln28_4, i8 %mul_ln28_3" [conv2D0.cpp:28]   --->   Operation 93 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_3 = add i8 %acc, i8 %mul_ln28" [conv2D0.cpp:28]   --->   Operation 94 'add' 'add_ln28_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_4 = add i8 %mul_ln28_1, i8 %mul_ln28_7" [conv2D0.cpp:28]   --->   Operation 95 'add' 'add_ln28_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.20>
ST_4 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln28_5)   --->   "%mul_ln28_2 = mul i8 %tmp_3, i8 %weightsT_3_reload_read" [conv2D0.cpp:28]   --->   Operation 96 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28 = add i8 %mul_ln28_5, i8 %mul_ln28_6" [conv2D0.cpp:28]   --->   Operation 97 'add' 'add_ln28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_1 = add i8 %mul_ln28_4, i8 %mul_ln28_3" [conv2D0.cpp:28]   --->   Operation 98 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_3 = add i8 %acc, i8 %mul_ln28" [conv2D0.cpp:28]   --->   Operation 99 'add' 'add_ln28_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_4 = add i8 %mul_ln28_1, i8 %mul_ln28_7" [conv2D0.cpp:28]   --->   Operation 100 'add' 'add_ln28_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_5 = add i8 %add_ln28_4, i8 %mul_ln28_2" [conv2D0.cpp:28]   --->   Operation 101 'add' 'add_ln28_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.01>
ST_5 : Operation 102 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln28_5 = add i8 %add_ln28_4, i8 %mul_ln28_2" [conv2D0.cpp:28]   --->   Operation 102 'add' 'add_ln28_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (1.91ns)   --->   "%add_ln28_6 = add i8 %add_ln28_5, i8 %add_ln28_3" [conv2D0.cpp:28]   --->   Operation 103 'add' 'add_ln28_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%img_outT_0_1_load = load i8 %img_outT_0_1"   --->   Operation 117 'load' 'img_outT_0_1_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%img_outT_1_1_load = load i8 %img_outT_1_1"   --->   Operation 118 'load' 'img_outT_1_1_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%img_outT_2_1_load = load i8 %img_outT_2_1"   --->   Operation 119 'load' 'img_outT_2_1_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%img_outT_3_1_load = load i8 %img_outT_3_1"   --->   Operation 120 'load' 'img_outT_3_1_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_3_1_out, i8 %img_outT_3_1_load"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_2_1_out, i8 %img_outT_2_1_load"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_1_1_out, i8 %img_outT_1_1_load"   --->   Operation 123 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_0_1_out, i8 %img_outT_0_1_load"   --->   Operation 124 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 125 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.66>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_orow_loop_ocol_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:22]   --->   Operation 106 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_2 = add i8 %add_ln28_1, i8 %add_ln28" [conv2D0.cpp:28]   --->   Operation 107 'add' 'add_ln28_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 108 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%img_outT_1 = add i8 %add_ln28_6, i8 %add_ln28_2" [conv2D0.cpp:28]   --->   Operation 108 'add' 'img_outT_1' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln28 = store i8 %img_outT_1, i8 %img_outT_2_1" [conv2D0.cpp:28]   --->   Operation 109 'store' 'store_ln28' <Predicate = (sub_ln31 == 2)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln31 = br void %loop_k1.split8" [conv2D0.cpp:31]   --->   Operation 110 'br' 'br_ln31' <Predicate = (sub_ln31 == 2)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln28 = store i8 %img_outT_1, i8 %img_outT_1_1" [conv2D0.cpp:28]   --->   Operation 111 'store' 'store_ln28' <Predicate = (sub_ln31 == 1)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln31 = br void %loop_k1.split8" [conv2D0.cpp:31]   --->   Operation 112 'br' 'br_ln31' <Predicate = (sub_ln31 == 1)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln28 = store i8 %img_outT_1, i8 %img_outT_0_1" [conv2D0.cpp:28]   --->   Operation 113 'store' 'store_ln28' <Predicate = (sub_ln31 == 0)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln31 = br void %loop_k1.split8" [conv2D0.cpp:31]   --->   Operation 114 'br' 'br_ln31' <Predicate = (sub_ln31 == 0)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln28 = store i8 %img_outT_1, i8 %img_outT_3_1" [conv2D0.cpp:28]   --->   Operation 115 'store' 'store_ln28' <Predicate = (sub_ln31 == 3)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln31 = br void %loop_k1.split8" [conv2D0.cpp:31]   --->   Operation 116 'br' 'br_ln31' <Predicate = (sub_ln31 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.571ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln21', conv2D0.cpp:21) of constant 0 on local variable 'orow', conv2D0.cpp:21 [63]  (1.588 ns)
	'load' operation 2 bit ('orow_load', conv2D0.cpp:21) on local variable 'orow', conv2D0.cpp:21 [73]  (0.000 ns)
	'add' operation 2 bit ('add_ln21_1', conv2D0.cpp:21) [78]  (1.565 ns)
	'select' operation 2 bit ('select_ln21_1', conv2D0.cpp:21) [79]  (0.993 ns)
	'shl' operation 2 bit ('shl_ln31', conv2D0.cpp:31) [110]  (0.000 ns)
	'sub' operation 2 bit ('sub_ln31', conv2D0.cpp:31) [111]  (1.565 ns)
	blocking operation 1.86009 ns on control path)

 <State 2>: 6.235ns
The critical path consists of the following:
	'sparsemux' operation 8 bit ('tmp', conv2D0.cpp:28) [83]  (2.065 ns)
	'mul' operation 8 bit ('acc', conv2D0.cpp:28) [84]  (4.170 ns)

 <State 3>: 2.100ns
The critical path consists of the following:
	'mul' operation 8 bit of DSP[102] ('mul_ln28_6', conv2D0.cpp:28) [99]  (0.000 ns)
	'add' operation 8 bit of DSP[102] ('add_ln28', conv2D0.cpp:28) [102]  (2.100 ns)

 <State 4>: 4.200ns
The critical path consists of the following:
	'add' operation 8 bit of DSP[106] ('add_ln28_4', conv2D0.cpp:28) [106]  (2.100 ns)
	'add' operation 8 bit of DSP[107] ('add_ln28_5', conv2D0.cpp:28) [107]  (2.100 ns)

 <State 5>: 4.015ns
The critical path consists of the following:
	'add' operation 8 bit of DSP[107] ('add_ln28_5', conv2D0.cpp:28) [107]  (2.100 ns)
	'add' operation 8 bit ('add_ln28_6', conv2D0.cpp:28) [108]  (1.915 ns)

 <State 6>: 3.669ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln28_2', conv2D0.cpp:28) [104]  (0.000 ns)
	'add' operation 8 bit ('img_outT[1]', conv2D0.cpp:28) [109]  (3.669 ns)
	'store' operation 0 bit ('store_ln28', conv2D0.cpp:28) of variable 'img_outT[1]', conv2D0.cpp:28 on local variable 'img_outT_1_1' [117]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
