## TODO
# General Flow:
1. ALU ✅
    1.1 Multiply/Divide Unit
2. RF✅
3. Control Logic ✅?
4. Immediate Generator✅?
5. PC✅?
6. Instruction Memory ❌
    6.1 Ready Signal
7. Data Memory (How to simulate ^?)❌
    7.1 Ready Signal
8. Datapath
    8.1 Branches and Jumps
9. Top Level
10. Pipelining
11. Beyond

12. Forward logic
13. Hazard Detection
14. Flush logic
15. ALU Mapping? 
16. M Extension
17. Pipeline stage structs✅
18. Better Memory Modeling
    18.1 IMEM/DMEM ready
19. Prefetch fix...?✅ (Deleted)
# Other Things
Atomic Instructions?
Fence, Ecall, EBREAK, Traps, Interrupts?
U-boot (Perhaps run this) 
BRAM/ Give up on memory compiler
Makefile to autogenerate the verilator.f file