<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/prbs31_128bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_main_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_wr_ctrl_128bit.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/ipsl_hmic_h_top_test.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="3">
        <column_headers>
            <data>Cpu Time (s)</data>
            <data>Real Time (s)</data>
            <data>Peak Memory (B)</data>
        </column_headers>
        <row>
            <data>1.67188</data>
            <data>3</data>
            <data>91,148,288</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/prbs31_128bit.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/prbs31_128bit.v(line number: 17)] Analyzing module prbs31_128bit (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_main_ctrl.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_main_ctrl.v(line number: 17)] Analyzing module test_main_ctrl (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 17)] Analyzing module test_rd_ctrl_128bit (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_wr_ctrl_128bit.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_wr_ctrl_128bit.v(line number: 17)] Analyzing module test_wr_ctrl_128bit (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/ipsl_hmic_h_top_test.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/ipsl_hmic_h_top_test.v(line number: 20)] Analyzing module ipsl_hmic_h_top_test (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 21)] Analyzing module ddr3_core (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Module &quot;ipsl_hmic_h_top_test&quot; is set as top module.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/ipsl_hmic_h_top_test.v(line number: 20)] Elaborating module ipsl_hmic_h_top_test</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_main_ctrl.v(line number: 17)] Elaborating module test_main_ctrl</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/prbs31_128bit.v(line number: 17)] Elaborating module prbs31_128bit</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_wr_ctrl_128bit.v(line number: 17)] Elaborating module test_wr_ctrl_128bit</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/prbs31_128bit.v(line number: 17)] Elaborating module prbs31_128bit</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 17)] Elaborating module test_rd_ctrl_128bit</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 278)] Net DATA_CHK.data_random in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 279)] Net DATA_CHK.expect_data in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 278)] Net DATA_CHK.data_random_1 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 279)] Net DATA_CHK.expect_data_1 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 278)] Net DATA_CHK.data_random_2 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 279)] Net DATA_CHK.expect_data_2 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 278)] Net DATA_CHK.data_random_3 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 279)] Net DATA_CHK.expect_data_3 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 278)] Net DATA_CHK.data_random_4 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 279)] Net DATA_CHK.expect_data_4 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 278)] Net DATA_CHK.data_random_5 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 279)] Net DATA_CHK.expect_data_5 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 278)] Net DATA_CHK.data_random_6 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 279)] Net DATA_CHK.expect_data_6 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 278)] Net DATA_CHK.data_random_7 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/test_rd_ctrl_128bit.v(line number: 279)] Net DATA_CHK.expect_data_7 in module test_rd_ctrl_128bit does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 21)] Elaborating module ddr3_core</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in module pll_50_400_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 68)] Net dqsi_dpi_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 69)] Net dly_loop_mon_req in module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1135)] Elaborating module GTP_DDRPHY</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17168)] Elaborating module GTP_IOCLKBUF</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17196)] Elaborating module GTP_IOCLKDIV</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1737)] Elaborating module GTP_DLL</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 594)] Elaborating module GTP_DDC_E1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17029)] Elaborating module GTP_INV</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18517)] Elaborating module GTP_OSERDES</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17256)] Elaborating module GTP_IODELAY</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17527)] Elaborating module GTP_ISERDES</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17006)] Elaborating module GTP_INBUFG</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18596)] Elaborating module GTP_OUTBUF</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18630)] Elaborating module GTP_OUTBUFT</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17037)] Elaborating module GTP_IOBUF</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 17094)] Elaborating module GTP_IOBUFCO</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 18643)] Elaborating module GTP_OUTBUFTCO</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 319)] Net loop_in_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 320)] Net loop_in_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 321)] Net loop_in_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 322)] Net loop_out_di in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 323)] Net loop_out_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 324)] Net loop_out_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 360)] Net loop_in_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 361)] Net loop_in_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 362)] Net loop_in_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 363)] Net loop_out_di_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 364)] Net loop_out_do_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 365)] Net loop_out_to_h in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 373)] Net resetn_do in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 374)] Net resetn_to in module ipsl_hmic_h_phy_io_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 171)] Net update_start in module ipsl_hmic_h_phy_top_v1_1 does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/pango/PDS_2020.3/arch/vendor/pango/library/operator/gtp_lib.v(line number: 689)] Elaborating module GTP_DDRC</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin aclk_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awid_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awlen_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awsize_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awburst_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awlock_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wdata_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wlast_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin bready_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arid_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin araddr_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arlen_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arsize_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arburst_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arlock_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin rready_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin aclk_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awid_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awlen_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awsize_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awburst_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awlock_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wdata_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wlast_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin bready_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arid_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin araddr_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arlen_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arsize_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arburst_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arlock_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin rready_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_1 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_2 in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin paddr in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin pwdata in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin pwrite in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin penable in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2023: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/ddr3_core.v(line number: 596)] Give initial value 0 for the no drive pin psel in module instance</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2019: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/ipsl_hmic_h_top_test.v(line number: 244)] Width mismatch between port ddrc_rst and signal bound to it for instantiated module ddr3_core</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2019: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/ipsl_hmic_h_top_test.v(line number: 244)] Width mismatch between port areset_0 and signal bound to it for instantiated module ddr3_core</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/ipsl_hmic_h_top_test.v(line number: 112)] Net axi_csysreq in module ipsl_hmic_h_top_test does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/ipsl_hmic_h_top_test.v(line number: 113)] Net axi_csysack in module ipsl_hmic_h_top_test does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/ipsl_hmic_h_top_test.v(line number: 114)] Net axi_cactive in module ipsl_hmic_h_top_test does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/example_design/rtl/ipsl_hmic_h_top_test.v(line number: 116)] Net pll_pclk in module ipsl_hmic_h_top_test does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Removed inst init_ddrc_rst that is redundant to init_axi_reset0.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Removed inst init_axi_reset1 that is redundant to init_axi_reset0.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Removed inst init_axi_reset2 that is redundant to init_axi_reset0.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM state[3:0]_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM state[3:0]_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM state[2:0]_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM state[3:0]_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM state[1:0]_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM state[1:0]_fsm[1:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N10_0 (bmsREDXOR).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N4_0 (bmsREDXOR).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N948_0 (bmsREDXOR).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N938_0 (bmsREDXOR).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N928_0 (bmsREDXOR).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N918_0 (bmsREDXOR).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N812_0 (bmsREDXOR).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N806_0 (bmsREDXOR).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N800_0 (bmsREDXOR).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N794_0 (bmsREDXOR).</data>
        </row>
    </table>
    <general_container id="compile_settings" align="1">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL22G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>ipsl_hmic_h_top_test</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>System Verilog</data>
                        <data>OFF</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>