TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/TripleDESCoreTester.v

TOPLEVEL=TripleDESCoreTester
MODULE=TripleDESCoreTester

include ../../common/Makefile.sim
