@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N|stack limit increased to max
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":3:7:3:47|Synthesizing module bin_op_eq_uint25_t_uint25_t_0clk_de264c78 in library work.
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":17:7:17:48|Synthesizing module bin_op_plus_uint25_t_uint1_t_0clk_de264c78 in library work.
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":123:7:123:49|Synthesizing module mux_uint1_t_uint25_t_uint25_t_0clk_de264c78 in library work.
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":109:7:109:47|Synthesizing module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 in library work.
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":149:7:149:40|Synthesizing module unary_op_not_uint1_t_0clk_de264c78 in library work.
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/top.v":29:7:29:25|Synthesizing module blink_0clk_a5a1cd4e in library work.
@N: CG364 :"/home/user/FPGA/tools/PipelineC/ulx3s/1.hw/pipelinec_top.v":2:7:2:19|Synthesizing module pipelinec_top in library work.
@N|Running in 64-bit mode

