Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jul 12 12:13:24 2020
| Host         : GreatAtuin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file md5Demo_control_sets_placed.rpt
| Design       : md5Demo
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              31 |            9 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |             573 |          189 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |             130 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+--------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+----------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG | md5/done_i_1_n_0     |                    |                1 |              1 |
|  clk_IBUF_BUFG |                      |                    |                2 |              4 |
|  clk_IBUF_BUFG | md5/M0[127]          | md5/M[387]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG | md5/M0[319]          | md5/M[195]_i_1_n_0 |                4 |              8 |
|  clk_IBUF_BUFG | md5/M0[479]          | md5/M[35]_i_1_n_0  |                4 |              8 |
|  clk_IBUF_BUFG | md5/M0[415]          | md5/M[99]_i_1_n_0  |                4 |              8 |
|  clk_IBUF_BUFG | md5/M0[287]          | md5/M[227]_i_1_n_0 |                3 |              8 |
|  clk_IBUF_BUFG | md5/M0[191]          | md5/M[323]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG | md5/M0[31]           | md5/M[483]_i_1_n_0 |                3 |              8 |
|  clk_IBUF_BUFG | md5/state[4]_i_1_n_0 | sw_IBUF[0]         |                3 |              8 |
|  clk_IBUF_BUFG | md5/M0[63]           | md5/M[455]_i_1_n_0 |                3 |              8 |
|  clk_IBUF_BUFG | md5/M0[95]           | md5/M[419]_i_1_n_0 |                4 |              8 |
|  clk_IBUF_BUFG | md5/M0[383]          | md5/M[131]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG | md5/M0[255]          | md5/M[259]_i_1_n_0 |                3 |              8 |
|  clk_IBUF_BUFG | md5/M0[447]          | md5/M[67]_i_1_n_0  |                3 |              8 |
|  clk_IBUF_BUFG | md5/M0[351]          | md5/M[163]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG | md5/M0[223]          | md5/M[291]_i_1_n_0 |                5 |              8 |
|  clk_IBUF_BUFG | md5/M0[159]          | md5/M[355]_i_1_n_0 |                3 |              8 |
|  clk_IBUF_BUFG | md5/M0[351]          |                    |                3 |             10 |
|  clk_IBUF_BUFG | md5/M0[447]          |                    |                3 |             10 |
|  clk_IBUF_BUFG | md5/M0[415]          |                    |                2 |             10 |
|  clk_IBUF_BUFG | md5/M0[319]          |                    |                5 |             10 |
|  clk_IBUF_BUFG | md5/M0[95]           |                    |                3 |             10 |
|  clk_IBUF_BUFG | md5/M0[63]           |                    |                2 |             10 |
|  clk_IBUF_BUFG | md5/M0[31]           | md5/M[486]_i_1_n_0 |                4 |             10 |
|  clk_IBUF_BUFG | md5/M0[191]          |                    |                2 |             10 |
|  clk_IBUF_BUFG | md5/M0[287]          |                    |                4 |             10 |
|  clk_IBUF_BUFG | md5/M0[127]          |                    |                4 |             10 |
|  clk_IBUF_BUFG | md5/M0[479]          |                    |                3 |             10 |
|  clk_IBUF_BUFG | md5/M0[223]          |                    |                4 |             10 |
|  clk_IBUF_BUFG | md5/M0[383]          |                    |                3 |             10 |
|  clk_IBUF_BUFG | md5/M0[159]          |                    |                5 |             10 |
|  clk_IBUF_BUFG | md5/M0[255]          |                    |                2 |             10 |
|  clk_IBUF_BUFG | md5/M0[511]          |                    |                9 |             20 |
|  clk_IBUF_BUFG | md5/data_counter0    |                    |                7 |             26 |
|  clk_IBUF_BUFG |                      | sw_IBUF[0]         |                9 |             31 |
|  clk_IBUF_BUFG | md5/jCounter_n0      |                    |                9 |             31 |
|  clk_IBUF_BUFG | md5/iCounter0        |                    |                8 |             31 |
|  clk_IBUF_BUFG |                      | p_gen/clear        |                9 |             32 |
|  clk_IBUF_BUFG | md5/data_out0        |                    |               11 |             32 |
|  clk_IBUF_BUFG | md5/g0__2            |                    |               15 |             36 |
|  clk_IBUF_BUFG | md5/An0              |                    |               42 |            128 |
|  clk_IBUF_BUFG | md5/B[31]_i_1_n_0    |                    |               42 |            128 |
+----------------+----------------------+--------------------+------------------+----------------+


