/*
 * Copyright (c) 2021, Linaro Limited.
 * Copyright (c) 2022-2025, Atmosic
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#define DT_DRV_COMPAT atmosic_atm_uart

/**
 * @brief Driver for UART on Atmosic
 *
 * UART has two wires for RX and TX, and two optional wires for CTS and RTS.
 */
#include <zephyr/kernel.h>
#include <zephyr/drivers/uart.h>
#include <zephyr/irq.h>
#include <soc.h>
#include <errno.h>
#ifdef CONFIG_PM
#include <zephyr/pm/pm.h>
#include <zephyr/pm/policy.h>
#endif

#include "arch.h"
#include "at_pinmux.h"
#include "at_wrpr.h"
#ifdef CONFIG_PM
#include "at_clkrstgen.h"
#include "timer.h"
#include "pinmux.h"
#endif

#ifdef CMSDK_AT_UART0_NONSECURE
#include "at_apb_uart_regs_core_macro.h"
#endif

#if defined(CONFIG_SOC_SERIES_ATMX2) || defined(CONFIG_SOC_SERIES_ATM33) || \
	(defined(CONFIG_SOC_SERIES_ATM34) && !defined(CMSDK_AT_UART_STATE__RX_IDLE__READ))
#define RTS_GPIO_REQUIRED(inst) DT_INST_NODE_HAS_PROP(inst, rts_pin)
#else
#define RTS_GPIO_REQUIRED(inst) 0
#endif

#ifdef CONFIG_SOC_SERIES_ATM33
#define UART_TX_GLITCH 1
#else
#define UART_TX_GLITCH 0
#endif

/* UART registers struct */
struct uart_atm {
	/* offset: 0x000 (r/w) data register    */
	volatile uint32_t data;
	/* offset: 0x004 (r/w) status register  */
	volatile uint32_t state;
	/* offset: 0x008 (r/w) control register */
	volatile uint32_t ctrl;
	union {
		/* offset: 0x00c (r/ ) interrupt status register */
		volatile uint32_t intstatus;
		/* offset: 0x00c ( /w) interrupt clear register  */
		volatile uint32_t intclear;
	};
	/* offset: 0x010 (r/w) baudrate divider register */
	volatile uint32_t bauddiv;
	/* offset: 0x014 (r/w) receive low watermark register */
	volatile uint32_t rx_lwm;
	/* offset: 0x018 (r/w) transmit low watermark register */
	volatile uint32_t tx_lwm;
	/* offset: 0x01c (r/) unoccupied spaces in rx fifo register */
	volatile uint32_t rx_fifo_spaces;
	/* offset: 0x020 (r/) unoccupied spaces in tx fifo register */
	volatile uint32_t tx_fifo_spaces;
	/* offset: 0x024 (r/w) flow control register */
	volatile uint32_t hw_flow_ovrd;
};

/* UART Bits */
/* CTRL Register */
#define UART_TX_EN (1 << 0)
#define UART_RX_EN (1 << 1)
#define UART_TX_IN_EN (1 << 2)
#define UART_RX_IN_EN (1 << 3)
#define UART_TX_OV_EN (1 << 4)
#define UART_RX_OV_EN (1 << 5)
#define UART_HS_TM_TX (1 << 6)

/* STATE Register */
#define UART_TX_BF (1 << 0)
#define UART_RX_BF (1 << 1)
#define UART_TX_B_OV (1 << 2)
#define UART_RX_B_OV (1 << 3)
#define UART_nRTS (1 << 4)
#define UART_nCTS (1 << 5)
#define UART_TX_RDY (1 << 7)

/* INTSTATUS Register */
#define UART_TX_IN (1 << 0)
#define UART_RX_IN (1 << 1)
#define UART_TX_OV_IN (1 << 2)
#define UART_RX_OV_IN (1 << 3)

/* FIFO Registers */
#define UART_FIFO_SIZE 16

/* HW_FLOW_OVRD Register */
#define UART_nRTS_VAL (1 << 0)
#define UART_nRTS_OVRD (1 << 1)
#define UART_nCTS_VAL (1 << 2)
#define UART_nCTS_OVRD (1 << 3)

typedef void (*set_callback_t)(void);

struct uart_atm_config {
	volatile struct uart_atm *uart;
	uint32_t sys_clk_freq;
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	uart_irq_config_func_t irq_config_func;
#endif
	bool has_cts_pin;
	bool has_rts_pin;
	bool has_rx_pin;
};

/* Device data structure */
struct uart_atm_dev_data {
	uint32_t baudrate;
	bool hw_flow_control;
	set_callback_t config_pins;
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	uart_irq_callback_user_data_t irq_cb;
	void *irq_cb_data;
#endif
#ifdef CONFIG_PM
	struct k_thread pm_rx_thread;
	struct k_sem pm_rx_sem;
	struct k_timer pm_rx_timer;
	k_thread_stack_t *pm_rx_thread_stack;
	size_t pm_rx_thread_stack_sizeof;
	k_tid_t pm_rx_tid;
	uint32_t pm_rx_sleeping_when_set;
	uint8_t pm_rx_events;
	bool pm_rx_sleeping;
	bool pm_rx_constraint_on;

	bool tx_poll_stream_on;
	bool tx_int_stream_on;
	bool pm_tx_constraint_on;
#endif
};

static const struct uart_driver_api uart_atm_driver_api;

#ifdef CONFIG_PM
static void uart_atm_pm_rx_constraint_set(const struct device *dev)
{
	struct uart_atm_dev_data *data = dev->data;

	if (!data->pm_rx_constraint_on) {
		data->pm_rx_constraint_on = true;
		pm_policy_state_lock_get(PM_STATE_SUSPEND_TO_RAM, PM_ALL_SUBSTATES);
	}
}

static void uart_atm_pm_rx_constraint_release(const struct device *dev)
{
	struct uart_atm_dev_data *data = dev->data;

	if (data->pm_rx_constraint_on) {
		data->pm_rx_constraint_on = false;
		pm_policy_state_lock_put(PM_STATE_SUSPEND_TO_RAM, PM_ALL_SUBSTATES);
	}
}

static void uart_atm_pm_tx_constraint_set(const struct device *dev)
{
	struct uart_atm_dev_data *data = dev->data;

	if (!data->pm_tx_constraint_on) {
		data->pm_tx_constraint_on = true;
		pm_policy_state_lock_get(PM_STATE_SUSPEND_TO_RAM, PM_ALL_SUBSTATES);
		pm_policy_state_lock_get(PM_STATE_SOFT_OFF, PM_ALL_SUBSTATES);
	}
}

static void uart_atm_pm_tx_constraint_release(const struct device *dev)
{
	struct uart_atm_dev_data *data = dev->data;

	if (data->pm_tx_constraint_on) {
		data->pm_tx_constraint_on = false;
		pm_policy_state_lock_put(PM_STATE_SUSPEND_TO_RAM, PM_ALL_SUBSTATES);
		pm_policy_state_lock_put(PM_STATE_SOFT_OFF, PM_ALL_SUBSTATES);
	}
}

#define EVT_WAKE    (1 << 0)
#define EVT_RECV    (1 << 1)
#define EVT_TIMEOUT (1 << 2)
#define EVT_ALL     ((1 << 3) - 1)

static void uart_atm_pm_rx_post(const struct device *dev, uint8_t events)
{
	struct uart_atm_dev_data *const dev_data = dev->data;

	unsigned int key = irq_lock();
	dev_data->pm_rx_events |= events;
	irq_unlock(key);

	k_sem_give(&dev_data->pm_rx_sem);
}

static void uart_atm_pm_rx_activity(const struct device *dev)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	struct uart_atm_dev_data *const dev_data = dev->data;
	if (dev_cfg->has_rts_pin && dev_data->hw_flow_control) {
		uart_atm_pm_rx_post(dev, EVT_RECV);
	}
}

static void uart_atm_pm_rx_start(const struct device *dev)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	if (!dev_cfg->has_rts_pin) {
		uart_atm_pm_rx_constraint_set(dev);
		return;
	}
	uart_atm_pm_rx_activity(dev);

	struct uart_atm_dev_data *const dev_data = dev->data;
	k_thread_start(dev_data->pm_rx_tid);
}

static void uart_atm_pm_rx_timeout(struct k_timer *timer)
{
	const struct device *dev = k_timer_user_data_get(timer);
	uart_atm_pm_rx_post(dev, EVT_TIMEOUT);
}

static void uart_atm_pm_rx_events(const struct device *dev, uint32_t events)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	struct uart_atm_dev_data *const dev_data = dev->data;

	if (events & EVT_WAKE) {
		// UART baud accuracy requires a stable xtal
		__UNUSED uint32_t then = atm_get_sys_time();
#ifdef PSEQ_RADIO_STATUS__XTAL_STABLE__READ
		WRPR_CTRL_PUSH(CMSDK_PSEQ, WRPR_CTRL__CLK_ENABLE) {
			while (!PSEQ_RADIO_STATUS__XTAL_STABLE__READ(CMSDK_PSEQ->RADIO_STATUS)) {
				k_yield();
				ASSERT_ERR(atm_get_sys_time() - then < 164); // 5ms
			}
		} WRPR_CTRL_POP();
#elif defined(CLKRSTGEN_RADIO_STATUS__XTAL_STABLE__READ)
		while (!CLKRSTGEN_RADIO_STATUS__XTAL_STABLE__READ(
			CMSDK_CLKRSTGEN_NONSECURE->RADIO_STATUS)) {
			k_yield();
			ASSERT_ERR(atm_get_sys_time() - then < 164); // 5ms
		}
#endif

		// Release RTS override
		dev_cfg->uart->hw_flow_ovrd &= ~(UART_nRTS_OVRD | UART_nRTS_VAL);

		uart_atm_pm_rx_constraint_set(dev);
		dev_data->pm_rx_sleeping = false;

		unsigned int key = irq_lock();
		dev_data->pm_rx_events &= ~EVT_TIMEOUT;
		k_timer_start(&dev_data->pm_rx_timer, K_MSEC(CONFIG_UART_ATM_AFTER_WAKE_MS),
			      K_NO_WAIT);
		irq_unlock(key);

		// Keep going, check EVT_RECV
		events &= ~EVT_TIMEOUT;
	}
	if (events & EVT_RECV) {
		ASSERT_INFO(!dev_data->pm_rx_sleeping, 0,
			    atm_get_sys_time() - dev_data->pm_rx_sleeping_when_set);

		// Release RTS override
		dev_cfg->uart->hw_flow_ovrd &= ~(UART_nRTS_OVRD | UART_nRTS_VAL);

		unsigned int key = irq_lock();
		dev_data->pm_rx_events &= ~EVT_TIMEOUT;
		k_timer_start(&dev_data->pm_rx_timer, K_MSEC(CONFIG_UART_ATM_AFTER_ACTIVE_MS),
			      K_NO_WAIT);
		irq_unlock(key);

		return;
	}
	if (events & EVT_TIMEOUT) {
		if (dev_data->pm_rx_sleeping) {
			// Release RTS override
			dev_cfg->uart->hw_flow_ovrd &= ~(UART_nRTS_OVRD | UART_nRTS_VAL);

			uart_atm_pm_rx_constraint_set(dev);
			dev_data->pm_rx_sleeping = false;
			k_timer_start(&dev_data->pm_rx_timer, K_MSEC(CONFIG_UART_ATM_AFTER_WAKE_MS),
				      K_NO_WAIT);
			return;
		}

		// Deassert RTS
		dev_cfg->uart->hw_flow_ovrd |= (UART_nRTS_OVRD | UART_nRTS_VAL);

#ifdef CMSDK_AT_UART_STATE__RX_IDLE__READ
		// Account for latency of cable length and peer data equipment
		uint32_t lpc_ticks = 1 + CONFIG_UART_ATM_RTT_LPC;
		ASSERT_ERR(lpc_ticks < 164); // 5ms
		ATM_TIMER_DO {
			if (dev_data->pm_rx_events & EVT_RECV) {
				return;
			}

			// Rx in flight?  Let it complete.
			if (!CMSDK_AT_UART_STATE__RX_IDLE__READ(dev_cfg->uart->state)) {
				uart_atm_pm_rx_activity(dev);
				return;
			}
		} ATM_TIMER_WHILE_LPC_DELAY(lpc_ticks);
#else
		// Rx might be in flight, so make sure it has time to complete.
		// Frame LPC cycles = round(BAUDDIV * 10 bits * lpc_rcos_hz() / UART_CLK)
		uint32_t frame_lpc =
			atm_to_lpc_round(dev_cfg->sys_clk_freq / 10, dev_cfg->uart->bauddiv);
		// Account for latency of cable length and peer data equipment
		uint32_t lpc_ticks = 1 + CONFIG_UART_ATM_RTT_LPC + frame_lpc;
		ASSERT_ERR(lpc_ticks < 164); // 5ms
		ATM_TIMER_DO {
			if (dev_data->pm_rx_events & EVT_RECV) {
				return;
			}

			// Anything in Rx FIFO?
			if (dev_cfg->uart->state & UART_RX_BF) {
				uart_atm_pm_rx_activity(dev);
				return;
			}
		} ATM_TIMER_WHILE_LPC_DELAY(lpc_ticks);
#endif

		uart_atm_pm_rx_constraint_release(dev);
		dev_data->pm_rx_sleeping = true;
		dev_data->pm_rx_sleeping_when_set = atm_get_sys_time();
		k_timer_start(&dev_data->pm_rx_timer, K_MSEC(CONFIG_UART_ATM_MAX_SLEEP_MS),
			      K_NO_WAIT);
	}
}

static void uart_atm_pm_rx_thread(void *p1, void *p2, void *p3)
{
	const struct device *dev = p1;
	ARG_UNUSED(p2);
	ARG_UNUSED(p3);

	uart_atm_pm_rx_constraint_set(dev);
	struct uart_atm_dev_data *const dev_data = dev->data;
	for (;;) {
		k_sem_take(&dev_data->pm_rx_sem, K_FOREVER);

		unsigned int key = irq_lock();
		uint32_t events = dev_data->pm_rx_events;
		dev_data->pm_rx_events &= ~events;
		irq_unlock(key);

		uart_atm_pm_rx_events(dev, events);
	}
}
#endif /* CONFIG_PM */

/**
 * @brief Set the baud rate
 *
 * This routine set the given baud rate for the UART.
 *
 * @param dev UART device struct
 */
static void baudrate_set(const struct device *dev)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	struct uart_atm_dev_data *const dev_data = dev->data;
	const uint32_t sys_clk = dev_cfg->sys_clk_freq;
	const uint32_t baudrate = dev_data->baudrate;
	/*
	 * If baudrate and/or sys_clk_freq are 0 the configuration remains
	 * unchanged. It can be useful in case that Zephyr it is run via
	 * a bootloader that brings up the serial and sets the baudrate.
	 */
	if ((baudrate != 0U) && (sys_clk != 0U)) {
		/* calculate baud rate divisor */
		uint32_t bauddiv = (sys_clk + (baudrate / 2)) / baudrate;
		if (bauddiv == dev_cfg->uart->bauddiv) {
			return;
		}
#ifdef CMSDK_AT_UART_STATE__TX_IDLE__MASK
		uint32_t save_hw_flow_ovrd = dev_cfg->uart->hw_flow_ovrd;
		dev_cfg->uart->hw_flow_ovrd |= UART_nCTS_OVRD;
		while (!(dev_cfg->uart->state & UART_TX_RDY));
		dev_cfg->uart->hw_flow_ovrd = save_hw_flow_ovrd;
#endif
		dev_cfg->uart->bauddiv = bauddiv;
	}
}

/**
 * @brief Initialize UART channel
 *
 * This routine is called to reset the chip in a quiescent state.
 * It is assumed that this function is called only once per UART.
 *
 * @param dev UART device struct
 *
 * @return 0
 */
static int uart_atm_init(const struct device *dev)
{
	struct uart_atm_dev_data *const dev_data = dev->data;
	const struct uart_atm_config *const dev_cfg = dev->config;

	dev_data->config_pins();

	/* Set baud rate */
	baudrate_set(dev);

	/* Enable transmitter */
	dev_cfg->uart->ctrl = UART_TX_EN;

#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	dev_cfg->irq_config_func(dev);
#endif

	uint32_t cts_ovrd =
		(dev_cfg->has_cts_pin && dev_data->hw_flow_control) ? 0 : UART_nCTS_OVRD;
	uint32_t rts_ovrd =
		(dev_cfg->has_rts_pin && dev_data->hw_flow_control) ? 0 : UART_nRTS_OVRD;
	dev_cfg->uart->hw_flow_ovrd = cts_ovrd | rts_ovrd;

#ifdef CONFIG_PM
	if (dev_cfg->has_rts_pin) {
		k_sem_init(&dev_data->pm_rx_sem, 0, 1);
		k_timer_init(&dev_data->pm_rx_timer, uart_atm_pm_rx_timeout, NULL);
		k_timer_user_data_set(&dev_data->pm_rx_timer, (void *)dev);

		dev_data->pm_rx_tid = k_thread_create(
			&dev_data->pm_rx_thread, dev_data->pm_rx_thread_stack,
			dev_data->pm_rx_thread_stack_sizeof, uart_atm_pm_rx_thread, (void *)dev,
			NULL, NULL, K_PRIO_COOP(CONFIG_UART_ATM_PM_RX_THREAD_PRIO), 0, K_FOREVER);
		k_thread_name_set(dev_data->pm_rx_tid, "ATM UART Rx PM");
	}
#endif

	return 0;
}

#ifdef CONFIG_UART_USE_RUNTIME_CONFIGURE
static int uart_atm_configure(const struct device *dev, const struct uart_config *cfg)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	struct uart_atm_dev_data *const dev_data = dev->data;

	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
		return -ENOTSUP;
	}

	if (cfg->parity != UART_CFG_PARITY_NONE) {
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
	case UART_CFG_FLOW_CTRL_NONE:
		dev_data->hw_flow_control = false;
		dev_cfg->uart->hw_flow_ovrd = (UART_nCTS_OVRD | UART_nRTS_OVRD);
#ifdef CONFIG_PM
		uart_atm_pm_rx_start(dev);
#endif
		break;
	case UART_CFG_FLOW_CTRL_RTS_CTS:
		if (!dev_cfg->has_rts_pin || !dev_cfg->has_cts_pin) {
			return -ENOTSUP;
		}
		dev_data->hw_flow_control = true;
		dev_cfg->uart->hw_flow_ovrd = 0;
#ifdef CONFIG_PM
		uart_atm_pm_rx_start(dev);
#endif
		break;
	default:
		return -ENOTSUP;
	}

	dev_data->baudrate = cfg->baudrate;
	baudrate_set(dev);

	return 0;
}

static int uart_atm_config_get(const struct device *dev, struct uart_config *cfg)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	const struct uart_atm_dev_data *const dev_data = dev->data;
	const uint32_t hw_flow_reg = dev_cfg->uart->hw_flow_ovrd;

	cfg->stop_bits = UART_CFG_STOP_BITS_1;
	cfg->data_bits = UART_CFG_DATA_BITS_8;
	cfg->parity = UART_CFG_PARITY_NONE;

	if ((hw_flow_reg & (UART_nCTS_OVRD | UART_nRTS_OVRD)) == 0) {
		cfg->flow_ctrl = UART_CFG_FLOW_CTRL_RTS_CTS;
	} else {
		cfg->flow_ctrl = UART_CFG_FLOW_CTRL_NONE;
	}

	cfg->baudrate = dev_data->baudrate;

	return 0;
}
#endif /* CONFIG_UART_USE_RUNTIME_CONFIGURE */

/**
 * @brief Poll the device for input.
 *
 * @param dev UART device struct
 * @param c Pointer to character
 *
 * @return 0 if a character arrived, -1 if the input buffer if empty.
 */

static int uart_atm_poll_in(const struct device *dev, unsigned char *c)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	bool rx_start;
	int ret = 0;

	if (!dev_cfg->has_rx_pin) {
		return -1;
	}

	unsigned int key = irq_lock();
	do {
		rx_start = !(dev_cfg->uart->ctrl & UART_RX_EN);
		if (rx_start) {
			dev_cfg->uart->ctrl |= UART_RX_EN;
		}

		/* If the receiver is not ready returns -1 */
		if (!(dev_cfg->uart->state & UART_RX_BF)) {
			ret = -1;
			break;
		}

		/* got a character */
		*c = (unsigned char)dev_cfg->uart->data;
	} while (0);
	irq_unlock(key);

#ifdef CONFIG_PM
	if (rx_start) {
		uart_atm_pm_rx_start(dev);
	} else if (!ret) {
		uart_atm_pm_rx_activity(dev);
	}
#endif
	return ret;
}

/**
 * @brief Output a character in polled mode.
 *
 * Checks if the transmitter is empty. If empty, a character is written to
 * the data register.
 *
 * @param dev UART device struct
 * @param c Character to send
 */
static void uart_atm_poll_out(const struct device *dev, unsigned char c)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	unsigned int key;

	/* Wait for transmitter to be ready */
	for (;;) {
		if (!(dev_cfg->uart->state & UART_TX_BF)) {
			key = irq_lock();
			if (!(dev_cfg->uart->state & UART_TX_BF)) {
				break;
			}
			irq_unlock(key);
		}
	}

#ifdef CONFIG_PM
	struct uart_atm_dev_data *data = dev->data;

	/* If an interrupt transmission is in progress, the pm constraint
	 * is already managed by the call of uart_atm_irq_tx_[en|dis]able
	 */
	if (!data->tx_poll_stream_on && !data->tx_int_stream_on) {
		data->tx_poll_stream_on = true;

		/* Don't allow system to suspend until stream transmission has completed */
		uart_atm_pm_tx_constraint_set(dev);

		/* Enable TX interrupt so we can release suspend constraint when done */
		dev_cfg->uart->ctrl |= UART_TX_IN_EN;
	}
#endif /* CONFIG_PM */

	/* Send a character */
	dev_cfg->uart->data = (uint32_t)c;
	irq_unlock(key);
}

#ifdef CONFIG_UART_INTERRUPT_DRIVEN
/**
 * @brief Fill FIFO with data
 *
 * @param dev UART device struct
 * @param tx_data Data to transmit
 * @param len Number of bytes to send
 *
 * @return the number of characters that have been read
 */
static int uart_atm_fifo_fill(const struct device *dev, const uint8_t *tx_data, int len)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	uint8_t num_tx = 0U;

	unsigned int key = irq_lock();

	while (len - num_tx > 0) {
		if (dev_cfg->uart->state & UART_TX_BF) {
			dev_cfg->uart->intclear = UART_TX_IN;
			break;
		}
		dev_cfg->uart->data = (uint32_t)tx_data[num_tx++];
	}

	irq_unlock(key);

	return num_tx;
}

/**
 * @brief Read data from FIFO
 *
 * @param dev UART device struct
 * @param rx_data Pointer to data container
 * @param size Container size in bytes
 *
 * @return the number of characters that have been read
 */
static int uart_atm_fifo_read(const struct device *dev, uint8_t *rx_data, const int size)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	uint8_t num_rx = 0U;

	while (size - num_rx > 0) {
		/*
		 * When set, UART_RX_BF indicates that RX Buffer
		 * is not empty. We keep reading either until the buffer is empty
		 * or if the size is reached.
		 */
		if (!(dev_cfg->uart->state & UART_RX_BF)) {
			/* RX Buffer is empty, nothing more to read */
			dev_cfg->uart->intclear = UART_RX_IN;
			return num_rx;
		}
		rx_data[num_rx++] = (unsigned char)dev_cfg->uart->data;
	}

	/*
	 * Do not forget to clear the RX interrupt when the size is same as
	 * available data in the RX buffer.
	 */
	if (!(dev_cfg->uart->state & UART_RX_BF)) {
		dev_cfg->uart->intclear = UART_RX_IN;
	}

	return num_rx;
}

/**
 * @brief Interrupt service routine.
 *
 * Calls the callback function, if exists.
 *
 * @param arg argument to interrupt service routine.
 */
static void uart_atm_isr(const struct device *dev)
{
	struct uart_atm_dev_data *data = dev->data;

#ifdef CONFIG_PM
	const struct uart_atm_config *const dev_cfg = dev->config;
	if ((dev_cfg->uart->ctrl & UART_TX_IN_EN) && (dev_cfg->uart->intstatus & UART_TX_IN)) {
		if (data->tx_poll_stream_on) {
			if (dev_cfg->uart->tx_fifo_spaces == UART_FIFO_SIZE) {
				/* A poll stream transmission just completed.
				 * Allow system to suspend. */
				dev_cfg->uart->ctrl &= ~UART_TX_IN_EN;
				data->tx_poll_stream_on = false;
				uart_atm_pm_tx_constraint_release(dev);
			}
			dev_cfg->uart->intclear = UART_TX_IN;
		} else {
			/* Stream transmission was IRQ based.  Constraint will
			 * be released at the same time TX_IN is disabled.
			 */
		}
	}
	if ((dev_cfg->uart->ctrl & UART_RX_IN_EN) && (dev_cfg->uart->intstatus & UART_RX_IN)) {
		uart_atm_pm_rx_activity(dev);
	}
#endif /* CONFIG_PM */

	/* Verify if the callback has been registered */
	if (data->irq_cb) {
		data->irq_cb(dev, data->irq_cb_data);
	}
}

/**
 * @brief Enable TX interrupt
 *
 * @param dev UART device struct
 */
static void uart_atm_irq_tx_enable(const struct device *dev)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	unsigned int key = irq_lock();

#ifdef CONFIG_PM
	struct uart_atm_dev_data *data = dev->data;
	data->tx_poll_stream_on = false;
	data->tx_int_stream_on = true;
	uart_atm_pm_tx_constraint_set(dev);
#endif

	dev_cfg->uart->ctrl |= UART_TX_IN_EN;
	/* The expectation is that TX is a level interrupt, active for as
	 * long as TX buffer is empty. But in CMSDK UART it's an edge
	 * interrupt, firing on a state change of TX buffer from full to
	 * empty. So, we need to "prime" it here by calling ISR directly,
	 * to get interrupt processing going, as there is no previous
	 * full state to allow a transition from full to empty buffer
	 * that will trigger a TX interrupt.
	 */
	uart_atm_isr(dev);
	irq_unlock(key);
}

/**
 * @brief Disable TX interrupt
 *
 * @param dev UART device struct
 */
static void uart_atm_irq_tx_disable(const struct device *dev)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	unsigned int key = irq_lock();

#ifdef CONFIG_PM
	struct uart_atm_dev_data *data = dev->data;
	if (dev_cfg->uart->tx_fifo_spaces != UART_FIFO_SIZE) {
	    /* Cannot release constraint now - hand off to poll stream logic */
	    data->tx_poll_stream_on = true;
	} else {
	    dev_cfg->uart->ctrl &= ~UART_TX_IN_EN;
	    /* Clear any pending TX interrupt after disabling it */
	    dev_cfg->uart->intclear = UART_TX_IN;
	    uart_atm_pm_tx_constraint_release(dev);
	}
	data->tx_int_stream_on = false;
#else
	dev_cfg->uart->ctrl &= ~UART_TX_IN_EN;
	/* Clear any pending TX interrupt after disabling it */
	dev_cfg->uart->intclear = UART_TX_IN;
#endif

	irq_unlock(key);
}

/**
 * @brief Verify if Tx interrupt has been raised
 *
 * @param dev UART device struct
 *
 * @return 1 if an interrupt is ready, 0 otherwise
 */
static int uart_atm_irq_tx_ready(const struct device *dev)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	return (dev_cfg->uart->intstatus & UART_TX_IN) || !(dev_cfg->uart->state & UART_TX_BF);
}

/**
 * @brief Enable RX interrupt
 *
 * @param dev UART device struct
 */
static void uart_atm_irq_rx_enable(const struct device *dev)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	if (!dev_cfg->has_rx_pin) {
		return;
	}

	unsigned int key = irq_lock();

	dev_cfg->uart->ctrl |= (UART_RX_IN_EN | UART_RX_EN);
	/* Data already sitting in the buffer won't trigger an interrupt.
	 * Call the ISR directly to notify about it.
	 */
	if ((dev_cfg->uart->state & UART_RX_BF)) {
		uart_atm_isr(dev);
	}
	irq_unlock(key);
#ifdef CONFIG_PM
	uart_atm_pm_rx_start(dev);
#endif
}

/**
 * @brief Disable RX interrupt
 *
 * @param dev UART device struct
 */
static void uart_atm_irq_rx_disable(const struct device *dev)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	dev_cfg->uart->ctrl &= ~UART_RX_IN_EN;
	/* Clear any pending RX interrupt after disabling it */
	dev_cfg->uart->intclear = UART_RX_IN;
}

/**
 * @brief Verify if Tx complete interrupt has been raised
 *
 * @param dev UART device struct
 *
 * @return 1 if an interrupt is ready, 0 otherwise
 */
static int uart_atm_irq_tx_complete(const struct device *dev)
{
	return uart_atm_irq_tx_ready(dev);
}

/**
 * @brief Verify if Rx interrupt has been raised
 *
 * @param dev UART device struct
 *
 * @return 1 if an interrupt is ready, 0 otherwise
 */
static int uart_atm_irq_rx_ready(const struct device *dev)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	return (dev_cfg->uart->intstatus & UART_RX_IN) || (dev_cfg->uart->state & UART_RX_BF);
}

/**
 * @brief Enable error interrupt
 *
 * @param dev UART device struct
 */
static void uart_atm_irq_err_enable(const struct device *dev)
{
	ARG_UNUSED(dev);
}

/**
 * @brief Disable error interrupt
 *
 * @param dev UART device struct
 */
static void uart_atm_irq_err_disable(const struct device *dev)
{
	ARG_UNUSED(dev);
}

/**
 * @brief Verify if Tx or Rx interrupt is pending
 *
 * @param dev UART device struct
 *
 * @return 1 if Tx or Rx interrupt is pending, 0 otherwise
 */
static int uart_atm_irq_is_pending(const struct device *dev)
{
	const struct uart_atm_config *const dev_cfg = dev->config;
	/*
	 * Check UART_RX_BF in case of race condition where interrupt cleared
	 * but FIFO not empty. When RX_LWM is 1 (default) the RX_IN interrupt
	 * is only asserted when FIFO was previously empty and a new byte is
	 * received
	 */
	return (dev_cfg->uart->intstatus & (UART_RX_IN | UART_TX_IN)) ||
	       (dev_cfg->uart->state & UART_RX_BF);
}

/**
 * @brief Update the interrupt status
 *
 * @param dev UART device struct
 *
 * @return always 1
 */
static int uart_atm_irq_update(const struct device *dev)
{
	return 1;
}

/**
 * @brief Set the callback function pointer for an Interrupt.
 *
 * @param dev UART device structure
 * @param cb Callback function pointer.
 */
static void uart_atm_irq_callback_set(const struct device *dev, uart_irq_callback_user_data_t cb,
				      void *cb_data)
{
	struct uart_atm_dev_data *data = dev->data;

	data->irq_cb = cb;
	data->irq_cb_data = cb_data;
}
#endif /* CONFIG_UART_INTERRUPT_DRIVEN */

static const struct uart_driver_api uart_atm_driver_api = {
	.poll_in = uart_atm_poll_in,
	.poll_out = uart_atm_poll_out,
#ifdef CONFIG_UART_USE_RUNTIME_CONFIGURE
	.configure = uart_atm_configure,
	.config_get = uart_atm_config_get,
#endif
#ifdef CONFIG_UART_INTERRUPT_DRIVEN
	.fifo_fill = uart_atm_fifo_fill,
	.fifo_read = uart_atm_fifo_read,
	.irq_tx_enable = uart_atm_irq_tx_enable,
	.irq_tx_disable = uart_atm_irq_tx_disable,
	.irq_tx_ready = uart_atm_irq_tx_ready,
	.irq_rx_enable = uart_atm_irq_rx_enable,
	.irq_rx_disable = uart_atm_irq_rx_disable,
	.irq_tx_complete = uart_atm_irq_tx_complete,
	.irq_rx_ready = uart_atm_irq_rx_ready,
	.irq_err_enable = uart_atm_irq_err_enable,
	.irq_err_disable = uart_atm_irq_err_disable,
	.irq_is_pending = uart_atm_irq_is_pending,
	.irq_update = uart_atm_irq_update,
	.irq_callback_set = uart_atm_irq_callback_set,
#endif /* CONFIG_UART_INTERRUPT_DRIVEN */
};

#define ATMOSIC_UART_PM_NOTIFIER_DECL(inst)						\
IF_ENABLED(CONFIG_PM, (									\
IF_ENABLED(UTIL_OR(RTS_GPIO_REQUIRED(inst), UART_TX_GLITCH), (				\
static void notify_pm_state_entry##inst(enum pm_state state)				\
{											\
	if (state != PM_STATE_SUSPEND_TO_RAM) {						\
		return;									\
	}										\
	IF_ENABLED(RTS_GPIO_REQUIRED(inst), (PIN_SELECT_GPIO(DT_INST_PROP(inst, rts_pin));)) \
	IF_ENABLED(UART_TX_GLITCH, (PIN_SELECT_GPIO(DT_INST_PROP(inst, tx_pin));))	\
}											\
)) /* RTS_GPIO_REQUIRED || UART_TX_GLITCH */						\
											\
IF_ENABLED(UTIL_OR(DT_INST_NODE_HAS_PROP(inst, rts_pin), UART_TX_GLITCH), (		\
static void notify_pm_state_exit##inst(enum pm_state state)				\
{											\
	if (state != PM_STATE_SUSPEND_TO_RAM) {						\
		return;									\
	}										\
	IF_ENABLED(UART_TX_GLITCH, (PIN_SELECT(DT_INST_PROP(inst, tx_pin), UART_SIG(inst, TX));)) \
	IF_ENABLED(RTS_GPIO_REQUIRED(inst), (						\
		PIN_SELECT(DT_INST_PROP(inst, rts_pin), UART_SIG(inst, RTS));		\
	)) /* RTS_GPIO_REQUIRED */							\
	IF_ENABLED(DT_INST_NODE_HAS_PROP(inst, rts_pin), (				\
		struct uart_atm_dev_data *const dev_data = DEVICE_DT_INST_GET(inst)->data; \
		if (dev_data->pm_rx_sleeping) {						\
			uart_atm_pm_rx_post(DEVICE_DT_INST_GET(inst), EVT_WAKE);	\
		}									\
	)) /* rts_pin */								\
}											\
											\
static struct pm_notifier uart_atm_pm_notifier##inst = {				\
	IF_ENABLED(UTIL_OR(RTS_GPIO_REQUIRED(inst), UART_TX_GLITCH), (			\
		.state_entry = notify_pm_state_entry##inst,				\
	)) /* RTS_GPIO_REQUIRED || UART_TX_GLITCH */					\
	.state_exit = notify_pm_state_exit##inst,					\
};											\
)) /* rts_pin || UART_TX_GLITCH */							\
											\
IF_ENABLED(DT_INST_NODE_HAS_PROP(inst, rts_pin), (					\
static K_KERNEL_STACK_DEFINE(uart_atm_pm_rx_thread_stack##inst,				\
			     CONFIG_UART_ATM_PM_RX_THREAD_STACK_SIZE);			\
)) /* rts_pin */									\
)) /* CONFIG_PM */									\

#ifdef CONFIG_UART_INTERRUPT_DRIVEN
#define ATMOSIC_UART_IRQ_HANDLER_DECL(inst)				\
	static void uart_atm_irq_config_func_##inst(const struct device *dev);
#define ATMOSIC_UART_IRQ_HANDLER(inst)					\
static void uart_atm_irq_config_func_##inst(const struct device *dev)	\
{									\
	IRQ_CONNECT(DT_INST_IRQ_BY_NAME(inst, tx, irq),			\
		    DT_INST_IRQ_BY_NAME(inst, tx, priority),		\
		    uart_atm_isr,					\
		    DEVICE_DT_INST_GET(inst),				\
		    0);							\
	irq_enable(DT_INST_IRQ_BY_NAME(inst, tx, irq));			\
									\
	IRQ_CONNECT(DT_INST_IRQ_BY_NAME(inst, rx, irq),			\
		    DT_INST_IRQ_BY_NAME(inst, rx, priority),		\
		    uart_atm_isr,					\
		    DEVICE_DT_INST_GET(inst),				\
		    0);							\
	irq_enable(DT_INST_IRQ_BY_NAME(inst, rx, irq));			\
}
#define ATMOSIC_UART_IRQ_HANDLER_FUNC(inst)				\
	.irq_config_func = uart_atm_irq_config_func_##inst,
#else
#define ATMOSIC_UART_IRQ_HANDLER_DECL(inst) /* Not used */
#define ATMOSIC_UART_IRQ_HANDLER(inst) /* Not used */
#define ATMOSIC_UART_IRQ_HANDLER_FUNC(inst) /* Not used */
#endif

#define UART_SIG(n, sig) CONCAT(CONCAT(UART, DT_INST_PROP(n, instance)), _##sig)
#ifdef CMSDK_AT_UART0_NONSECURE
#define UART_BASE(inst) CONCAT(CMSDK_AT_UART,				\
	CONCAT(DT_INST_PROP(inst, instance), _NONSECURE))
#else
#define UART_BASE(inst) CONCAT(CMSDK_UART, DT_INST_PROP(inst, instance))
#endif

#ifdef WRPR_CTRL__CLK_SEL
#define CLK_ENABLE (WRPR_CTRL__CLK_SEL | WRPR_CTRL__CLK_ENABLE)
#else
#define CLK_ENABLE WRPR_CTRL__CLK_ENABLE
#endif

#define ATMOSIC_UART_INIT(inst)						\
ATMOSIC_UART_PM_NOTIFIER_DECL(inst)					\
ATMOSIC_UART_IRQ_HANDLER_DECL(inst)					\
									\
static void uart_atm_config_pins##inst(void)				\
{									\
	WRPR_CTRL_SET(UART_BASE(inst), CLK_ENABLE);			\
	IF_ENABLED(CONFIG_PM, (						\
		IF_ENABLED(UART_TX_GLITCH, (PIN_SELECT_GPIO_HIGH(DT_INST_PROP(inst, tx_pin));)) \
		IF_ENABLED(RTS_GPIO_REQUIRED(inst), (			\
			PIN_SELECT_GPIO_HIGH(DT_INST_PROP(inst, rts_pin)); \
		)) /* RTS_GPIO_REQUIRED */				\
		IF_ENABLED(UTIL_OR(DT_INST_NODE_HAS_PROP(inst, rts_pin), UART_TX_GLITCH), ( \
			pm_notifier_register(&uart_atm_pm_notifier##inst); \
		)) /* rts_pin || UART_TX_GLITCH */			\
	)) /* CONFIG_PM */						\
	IF_ENABLED(DT_INST_NODE_HAS_PROP(inst, rx_pin), (		\
		PIN_SELECT(DT_INST_PROP(inst, rx_pin), UART_SIG(inst, RX)); \
		PIN_PULLUP(DT_INST_PROP(inst, rx_pin));			\
	)) /* rx_pin */							\
	PIN_SELECT(DT_INST_PROP(inst, tx_pin), UART_SIG(inst, TX));	\
	IF_ENABLED(DT_INST_NODE_HAS_PROP(inst, rts_pin), (		\
		PIN_SELECT(DT_INST_PROP(inst, rts_pin), UART_SIG(inst, RTS)); \
	)) /* rts_pin */						\
	IF_ENABLED(DT_INST_NODE_HAS_PROP(inst, cts_pin), (		\
		PIN_SELECT(DT_INST_PROP(inst, cts_pin), UART_SIG(inst, CTS)); \
	)) /* cts_pin */						\
}									\
									\
static const struct uart_atm_config uart_atm_dev_cfg_##inst = {		\
	.uart = (volatile struct uart_atm *)DT_INST_REG_ADDR(inst),	\
	.sys_clk_freq = DT_INST_PROP_BY_PHANDLE(inst, clocks, clock_frequency),	\
	ATMOSIC_UART_IRQ_HANDLER_FUNC(inst)				\
	.has_cts_pin = DT_INST_NODE_HAS_PROP(inst, cts_pin),		\
	.has_rts_pin = DT_INST_NODE_HAS_PROP(inst, rts_pin),		\
	.has_rx_pin = DT_INST_NODE_HAS_PROP(inst, rx_pin),		\
};									\
									\
static struct uart_atm_dev_data uart_atm_dev_data_##inst = {		\
	.baudrate = DT_INST_PROP(inst, current_speed),			\
	.hw_flow_control = DT_INST_PROP(inst, hw_flow_control),		\
	.config_pins = uart_atm_config_pins##inst,			\
	IF_ENABLED(CONFIG_PM, (						\
		IF_ENABLED(DT_INST_NODE_HAS_PROP(inst, rts_pin), (	\
			.pm_rx_thread_stack = uart_atm_pm_rx_thread_stack##inst, \
			.pm_rx_thread_stack_sizeof =			\
				K_KERNEL_STACK_SIZEOF(uart_atm_pm_rx_thread_stack##inst), \
		)) /* rts_pin */					\
	)) /* CONFIG_PM */						\
};									\
									\
DEVICE_DT_INST_DEFINE(inst,						\
		      &uart_atm_init,					\
		      NULL,						\
		      &uart_atm_dev_data_##inst,			\
		      &uart_atm_dev_cfg_##inst,				\
		      PRE_KERNEL_1,					\
		      CONFIG_SERIAL_INIT_PRIORITY,			\
		      &uart_atm_driver_api);				\
									\
ATMOSIC_UART_IRQ_HANDLER(inst)

DT_INST_FOREACH_STATUS_OKAY(ATMOSIC_UART_INIT)
