$date
	Fri Jul 12 15:10:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_shift_register $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$var reg 1 & si $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 ' d [3:0] $end
$var wire 1 $ load $end
$var wire 1 % reset $end
$var wire 1 & si $end
$var reg 4 ( q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
0&
1%
0$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
0%
#15
1"
#20
0"
b1001 #
b1001 '
1$
#25
b1001 !
b1001 (
1"
#30
0"
1&
0$
#35
b1100 !
b1100 (
1"
#40
0"
#45
b1110 !
b1110 (
1"
#50
0"
0&
#55
b111 !
b111 (
1"
#60
0"
1&
#65
b1011 !
b1011 (
1"
#70
b0 !
b0 (
0"
1%
#75
1"
#80
0"
0%
#85
b1000 !
b1000 (
1"
#90
0"
