module \$paramod\SDP_Y_CORE_mgc_io_sync_v1\valid=0 ( ld , INSTR_IN_ZY , rst_zy , ld_T , ld_S , lz_R0 , lz_C0 , lz_X0 , lz , ld_R , ld_X , ld_C , lz_T , lz_S );
  input rst_zy;
  integer i;
  input INSTR_IN_ZY;
  input ld;
  input ld_T ;
  input [13:0] ld_S ;
  output ld_R ;
  output ld_X ;
  output ld_C ;
  output lz;
  logic lz ;
  output lz_T ;
  logic lz_T ;
  logic lz_R ;
  logic lz_C ;
  logic lz_X ;
  logic [13:0] lz_S ;
  input lz_R0 ;
  input lz_C0 ;
  input lz_X0 ;
  output [13:0] lz_S ;
  assign lz = ld;
  logic [0:0] ld_C0 ;
  logic [0:0] ld_R0 ;
  logic [0:0] ld_X0 ;
  assign lz_T = ld_T ;
  assign ld_C0 = lz_C ;
  assign ld_R0 = lz_R ;
  assign ld_X0 = lz_X ;
  assign lz_S = ld_S ;
  assign ld_C = ( ld_C0 );
  assign lz_C = ( lz_C0 );
  assign ld_X = ( ld_X0 );
  assign lz_X = ( lz_X0 );
  assign ld_R = ( ld_X0 & ld_R0 );
  assign lz_R = ( lz_X0 & lz_R0 );
 // ground taints for floating regs
 // ground taints for unused wires
 // ground taints for unused wire slices
endmodule
