spectre_golden_spm_registers	,	V_30
status_reg	,	V_1122
cik_pciep_wreg	,	F_9
QUEUEID	,	F_23
crtc_vblank_int	,	V_931
reset_work	,	V_1000
MCB_BUSY	,	V_529
cik_enter_rlc_safe_mode	,	F_202
"  CP_STALLED_STAT2 = 0x%08x\n"	,	L_57
cp_hqd_pq_rptr_report_addr_hi	,	V_469
"KABINI"	,	L_7
IH_RB_WPTR	,	V_848
devices	,	V_1035
other_heads_data_return_time	,	V_1087
scratch	,	V_265
PQ_VOLATILE	,	V_457
cik_init_gfx_cgpg	,	F_241
ENABLE_L2_FRAGMENT_PROCESSING	,	V_609
CP_ME2_PIPE0_INT_CNTL	,	V_855
size	,	V_104
CG_THERMAL_INT_CTRL	,	V_922
"(%d) pin HDP EOP bo failed\n"	,	L_40
PA_SC_LINE_STIPPLE_STATE	,	V_257
dce8_available_bandwidth	,	F_356
RADEON_FMT_DITHER_ENABLE	,	V_1040
TRAIN_DONE_D1	,	V_79
TRAIN_DONE_D0	,	V_78
IRQ_NONE	,	V_987
MC_SEQ_SUP_CNTL	,	V_69
CP_MEC_ME2_UCODE_DATA	,	V_401
RADEON_WB_SCRATCH_OFFSET	,	V_372
"disabling GPU acceleration\n"	,	L_148
cik_enable_hdp_ls	,	F_225
a	,	V_1064
b	,	V_1071
LC_REDO_EQ	,	V_1179
c	,	V_1094
CP_RB0_CNTL	,	V_376
real_vram_size	,	V_388
i	,	V_58
j	,	V_181
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_184
k	,	V_681
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_293
CP_RB0_RPTR_ADDR_HI	,	V_381
r	,	V_10
ADDR_SURF_SAMPLE_SPLIT_2	,	V_139
cp_hqd_pq_base_hi	,	V_448
cik_enable_mc_ls	,	F_214
v	,	V_14
kv_restore_regs_for_reset	,	F_160
"force priority to high\n"	,	L_151
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_68
LB_VBLANK_STATUS	,	V_951
cik_mc_init	,	F_173
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_861
dither	,	V_1032
"unknown num pipe config: 0x%x\n"	,	L_24
max_texture_channel_caches	,	V_199
IH_WPTR_OVERFLOW_CLEAR	,	V_884
"PCIE gen 2 link speeds already enabled\n"	,	L_154
cs_section_def	,	V_829
IH_WPTR_WRITEBACK_ENABLE	,	V_885
WAIT_REG_MEM_OPERATION	,	F_77
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_638
CP_BUSY	,	V_511
CIK_ME_UCODE_SIZE	,	V_92
PCI_EXP_LNKCTL	,	V_1159
CAYMAN_RING_TYPE_CP2_INDEX	,	V_277
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_647
cik_ib_test	,	F_100
reg_list_size	,	V_817
CP_ME1_PIPE1_INT_CNTL	,	V_852
hawaii_golden_spm_registers	,	V_35
"  CP_CPC_STATUS = 0x%08x\n"	,	L_64
"radeon/%s_mec.bin"	,	L_13
spin_unlock_irqrestore	,	F_8
CP_PFP_HALT	,	V_342
cik	,	V_120
IH_BUSY	,	V_521
wm_mask	,	V_1106
PACKET3_DMA_DATA	,	V_317
"cik_irq_set: vblank 1\n"	,	L_90
line_time	,	V_1076
le32_to_cpu	,	F_266
root	,	V_1138
CG_DCLK_STATUS	,	V_1136
R600_RING_TYPE_UVD_INDEX	,	V_994
SLV_MEM_AGGRESSIVE_LS_EN	,	V_759
radeon_ttm_set_active_vram_size	,	F_106
DB_DEBUG2	,	V_245
CP_PQ_WPTR_POLL_CNTL	,	V_429
DB_DEBUG3	,	V_246
"IH: D1 vblank\n"	,	L_104
SDMA0_CLK_CTRL	,	V_747
GRBM_STATUS2	,	V_479
GPU_HDP_FLUSH_REQ	,	V_283
CP_MQD_BASE_ADDR_HI	,	V_443
dev_private	,	V_1024
atom_context	,	V_1014
VGT_CACHE_INVALIDATION	,	V_253
RADEON_RESET_IH	,	V_522
CIK_CE_UCODE_SIZE	,	V_93
cik_init_cp_pg_table	,	F_232
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_633
num_doorbells	,	V_46
SDMA1_BUSY	,	V_520
pci_pcie_cap	,	F_376
queue_state	,	V_431
CP_MEQ_THRESHOLDS	,	V_239
tmp	,	V_196
evergreen_mc_save	,	V_535
block	,	V_668
CP_ME_CNTL	,	V_337
bytes_per_pixel	,	V_1080
GB_MACROTILE_MODE0	,	V_156
HAWAII_RB_BITMAP_WIDTH_PER_SH	,	V_184
spectre_golden_common_registers	,	V_29
IA_BUSY	,	V_508
UVD_UDEC_DB_ADDR_CONFIG	,	V_237
IRQ_HANDLED	,	V_1002
active_time	,	V_1078
radeon_ib_get	,	F_101
cik_enable_cp_pg	,	F_230
gmcon_reng_execute	,	V_558
RADEON_CG_SUPPORT_UVD_MGCG	,	V_750
SMU_CLK_SLOWDOWN_ON_PD_ENABLE	,	V_776
DRM_INFO	,	F_31
"cik startup failed on resume\n"	,	L_143
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_930
max_cu_per_sh	,	V_197
save	,	V_536
ON_MONITOR_ADD	,	F_213
GMCON_PGFSM_WRITE	,	V_567
RLC_LB_CNTR_MAX	,	V_702
sh_per_se	,	V_176
enabled_rbs	,	V_183
cik_vm_init	,	F_193
current_sclk	,	V_1109
dpm_enabled	,	V_1003
ROW_SIZE_SHIFT	,	V_230
multi_gpu_tile_size	,	V_223
RADEON_RESET_GRBM	,	V_526
LB_VLINE_STATUS	,	V_954
RADEON_GEM_DOMAIN_GTT	,	V_411
SDMA_OPCODE_NOP	,	V_1010
radeon_fence_emit	,	F_95
blit_ring_index	,	V_310
bonaire_golden_common_registers	,	V_19
cik_compute_get_wptr	,	F_122
RADEON_RESET_DMA1	,	V_518
cp_table_size	,	V_1007
PACKET3_INDIRECT_BUFFER_CONST	,	V_324
disabled_rbs	,	V_182
GRBM_REG_SGIT	,	F_243
CHANSIZE_MASK	,	V_591
MST_MEM_LS_EN	,	V_757
HDP_NONSURFACE_INFO	,	V_583
CP_MEC_TABLE_OFFSET	,	V_787
"si_irq_set: sw int cp2 invalid me %d\n"	,	L_86
max_pfn	,	V_632
cik_vm_fini	,	F_194
RADEON_RESET_CP	,	V_513
PCIE_DATA	,	V_13
bonaire_golden_registers	,	V_18
ADDR_SURF_THIN_MICRO_TILING	,	V_142
cp_int_cntl	,	V_891
pipe	,	V_49
use_doorbell	,	V_413
"IH: D2 vline\n"	,	L_108
hawaii_io_mc_regs	,	V_66
"failed initializing DMA fences (%d).\n"	,	L_137
crtc_htotal	,	V_1107
WREG32_P	,	F_274
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_229
cik_resume	,	F_295
spectre_golden_registers	,	V_28
CP_CPC_BUSY_STAT	,	V_494
BUF_SWAP_32BIT	,	V_375
cp_hqd_active	,	V_477
DAC_AUTODETECT_INT_CONTROL	,	V_868
ADDR_SURF_P4_16x16	,	V_162
radeon_semaphore_sync_to	,	F_92
accel_working	,	V_1017
latency	,	V_1089
"  SDMA1_STATUS_REG   = 0x%08X\n"	,	L_54
IH_RB_CNTL	,	V_843
tmp1	,	V_796
"SRBM_SOFT_RESET=0x%08X\n"	,	L_71
tmp2	,	V_710
drm_pcie_get_speed_cap_mask	,	F_375
kv_save_regs_for_reset	,	F_159
emit_wait	,	V_298
"dpm thermal\n"	,	L_101
"radeon/%s_pfp.bin"	,	L_9
GC_USER_RB_BACKEND_DISABLE	,	V_179
LB_D3_VBLANK_INTERRUPT	,	V_958
DC_HPD1_INT_CONTROL	,	V_869
radeon_crtc_handle_flip	,	F_272
mc_shared_chmap	,	V_193
DC_HPD5_INT_CONTROL	,	V_874
radeon_ib	,	V_318
sc_earlyz_tile_fifo_size	,	V_206
RADEON_RESET_GFX	,	V_510
DEEP_SLEEP_CLK_SEL_MASK	,	V_1220
VM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_539
PACKET3_SET_CONTEXT_REG_START	,	V_839
"radeon: cp failed to lock ring (%d).\n"	,	L_36
DOORBELL_OFFSET_MASK	,	V_472
DCLK_STATUS	,	V_1129
LB_MEMORY_SIZE	,	F_345
cik_rlc_stop	,	F_155
stat_regs	,	V_935
CGTS_SM_CTRL_REG	,	V_730
DB_DEBUG	,	V_244
cik_enable_mgcg	,	F_211
FB_READ_EN	,	V_213
GDS_BUSY	,	V_506
cik_copy_cpdma	,	F_88
cp_mqd_base_addr_hi	,	V_441
r600_set_bios_scratch_engine_hung	,	F_165
RADEON_CG_SUPPORT_GFX_CGCG	,	V_712
cik_get_csb_buffer	,	F_246
rmx_type	,	V_1111
cik_enable_gfx_static_mgpg	,	F_239
gpu_pos	,	V_1142
radeon_ring_lockup_update	,	F_167
dce6_audio_fini	,	F_300
RADEON_WB_CP_RPTR_OFFSET	,	V_380
"(%d) map MQD bo failed\n"	,	L_44
radeon_update_bandwidth_info	,	F_177
yclk	,	V_1061
cp_hqd_pq_rptr_report_addr	,	V_468
mc_fw	,	V_61
dce8_wm_params	,	V_1058
SC_HIZ_TILE_FIFO_SIZE	,	F_60
VMID	,	F_22
cp_mqd_base_addr	,	V_440
CP_STALLED_STAT3	,	V_490
CP_STALLED_STAT2	,	V_489
CP_STALLED_STAT1	,	V_488
NOOFCOLS_MASK	,	V_219
mc_id	,	V_662
"IH: HPD3\n"	,	L_119
VBLANK_ACK	,	V_952
"cik_irq_set: vblank 5\n"	,	L_94
CP_HPD_EOP_VMID	,	V_424
BUG	,	F_30
RREG32_SMC	,	F_2
radeon_surface_init	,	F_311
be32_to_cpup	,	F_25
HDP_NONSURFACE_BASE	,	V_582
macrotile_mode_array	,	V_161
"radeon: MC ucode required for NI+.\n"	,	L_149
CHIP_KABINI	,	V_21
CP_RB0_BASE_HI	,	V_385
hpd_eop_gpu_addr	,	V_412
NOOFCOLS_SHIFT	,	V_220
DRM_UDELAY	,	F_75
fw_data	,	V_54
cik_cp_compute_start	,	F_127
PCIE_CNTL2	,	V_754
ATOM_DEVICE_LCD_SUPPORT	,	V_1036
kv_reset_save_regs	,	V_557
RLC_GPR_REG2	,	V_696
DRM_PCIE_SPEED_50	,	V_1148
FMT_SPATIAL_DITHER_EN	,	V_1043
RADEON_CG_SUPPORT_BIF_LS	,	V_755
reference_clock	,	V_36
cik_sdma_enable	,	F_302
CIK_RB_BITMAP_WIDTH_PER_SH	,	V_185
CP_MEC_ME1_UCODE_DATA	,	V_399
cu_bitmap	,	V_801
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_47
RPTR_BLOCK_SIZE_MASK	,	V_454
dce6_audio_init	,	F_294
cik_get_rb_disabled	,	F_49
PCIE_INDEX	,	V_12
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_577
STCTRL_STUTTER_EN	,	V_566
INVALIDATE_L2_CACHE	,	V_614
CP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_471
dce8_latency_watermark	,	F_359
"enabling PCIE gen 3 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_153
ES_AND_GS_AUTO	,	V_255
PCIE_LC_SPEED_CNTL	,	V_1150
PCIE_LC_N_FTS_CNTL	,	V_1189
full	,	V_1065
"Mode too big for LB!\n"	,	L_150
radeon_hard_reset	,	V_571
TA_CNTL_AUX	,	V_241
gpu_addr	,	V_289
LB_D4_VBLANK_INTERRUPT	,	V_960
me_req_size	,	V_82
"radeon/%s_sdma.bin"	,	L_16
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_646
DOORBELL_SOURCE	,	V_473
FMT_RGB_RANDOM_ENABLE	,	V_1045
ptr	,	V_47
"  SDMA0_STATUS_REG   = 0x%08X\n"	,	L_53
"(%d) reserve MQD bo failed\n"	,	L_37
cik_wait_for_rlc_serdes	,	F_199
PACKET3_SET_UCONFIG_REG	,	V_272
next_rptr_gpu_addr	,	V_331
cik_set_uvd_clock	,	F_372
GC_USER_SHADER_ARRAY_CONFIG	,	V_798
CIK_SDMA_UCODE_SIZE	,	V_96
cik_ring_test	,	F_68
HAWAII_IO_MC_REGS_SIZE	,	V_68
"radeon: cp failed to get scratch reg (%d).\n"	,	L_25
PACKET3_PREAMBLE_CNTL	,	V_358
LC_N_FTS_MASK	,	V_1227
"Failed to load MC firmware!\n"	,	L_133
numchan	,	V_589
mc_arb_ramcfg	,	V_194
cp_m1p0	,	V_892
cp_m1p1	,	V_893
dce8_check_latency_hiding	,	F_362
VGT_GS_VERTEX_REUSE	,	V_256
disp_int	,	V_936
cp_m1p2	,	V_894
cp_m1p3	,	V_895
mc_client	,	V_661
thermal_int	,	V_915
has_uvd	,	V_770
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_598
PROTECTIONS_SHIFT	,	V_667
"(%d) create MQD bo failed\n"	,	L_42
HDP_LS_ENABLE	,	V_764
LB_INTERRUPT_MASK	,	V_860
rptr_offs	,	V_389
DPG_PIPE_LATENCY_CONTROL	,	V_1115
cik_irq_process	,	F_267
cik_compute_set_wptr	,	F_123
ARRAY_2D_TILED_THIN1	,	V_128
WRITE_DATA_DST_SEL	,	F_98
ptr_mask	,	V_974
num_crtc	,	V_863
P_IGNORE_EDB_ERR	,	V_1195
ROQ_PQ_IB_FLIP	,	V_456
LC_XMIT_N_FTS_OVERRIDE_EN	,	V_1191
cp2_ring	,	V_976
PLL_POWER_STATE_IN_OFF_0_MASK	,	V_1202
"IH: D6 vline\n"	,	L_116
ADDR_SURF_BANK_HEIGHT_1	,	V_151
cik_mm_rdoorbell	,	F_14
ADDR_SURF_BANK_HEIGHT_2	,	V_150
ADDR_SURF_BANK_HEIGHT_4	,	V_147
ADDR_SURF_2_BANK	,	V_155
pm_method	,	V_1015
buffer_alloc	,	V_1050
ADDR_SURF_BANK_HEIGHT_8	,	V_160
rb_bufsz	,	V_365
INTERRUPT_CNTL	,	V_879
"cik_irq_set: hpd 3\n"	,	L_97
SOFT_RESET_GFX	,	V_545
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_616
"cik_irq_set: sw int dma1\n"	,	L_88
cik_set_uvd_clocks	,	F_374
restart_ih	,	V_988
SDMA0_ME_CNTL	,	V_541
HAWAII_MC_UCODE_SIZE	,	V_67
CP_SEM_WAIT_TIMER	,	V_367
GRBM_GFX_INDEX	,	V_172
CG_MULT_THERMAL_STATUS	,	V_5
RLC_LB_CNTL	,	V_679
CP_MEC_ME2_UCODE_ADDR	,	V_400
r600_ring_init	,	F_316
cik_update_cg	,	F_226
"IH: GUI idle\n"	,	L_131
sdma_fw	,	V_110
"Illegal instruction in command stream\n"	,	L_127
latency_hiding	,	V_1100
mem_max_burst_length_bytes	,	V_218
CGTS_OVERRIDE	,	V_733
SPI_CONFIG_CNTL_1	,	V_248
radeon_ring_write	,	F_72
cik_pcie_gen3_enable	,	F_278
cik_sdma_resume	,	F_290
DPG_WATERMARK_MASK_CONTROL	,	V_1114
radeon_bo_unref	,	F_134
clear_state_gpu_addr	,	V_813
DC_HPD6_INTERRUPT	,	V_972
radeon_get_clock_info	,	F_312
THERM_INT_MASK_HIGH	,	V_926
gb_addr_config	,	V_191
"radeon: failed to get ib (%d).\n"	,	L_31
cik_print_gpu_status_regs	,	F_148
shutdown	,	V_986
cik_cp_load_microcode	,	F_144
LC_GO_TO_RECOVERY	,	V_1193
disp_clk_request_efficiency	,	V_1069
bridge_cfg	,	V_1153
radeon_fence_wait	,	F_104
CP_ME1_PIPE2_INT_CNTL	,	V_853
"cik_smc: Bogus length %zu in firmware \"%s\"\n"	,	L_22
gmcon_misc	,	V_560
CP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_465
PLL_POWER_STATE_IN_OFF_0	,	F_382
rlc_req_size	,	V_85
DRM_PCIE_SPEED_80	,	V_1149
PLL_POWER_STATE_IN_OFF_1	,	F_384
temp	,	V_3
CB_BUSY	,	V_505
PIPEID	,	F_20
src_id	,	V_977
cur_size_in_bytes	,	V_312
cik_semaphore_ring_emit	,	F_87
NOOFCHAN_MASK	,	V_592
atomic_xchg	,	F_268
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_621
MACRO_TILE_ASPECT	,	F_43
cik_enable_bif_mgls	,	F_221
RLC_GPM_SCRATCH_ADDR	,	V_810
MPLL_CLKOUT_SEL	,	F_392
RLC_SAVE_AND_RESTORE_BASE	,	V_819
SAMPLE_SPLIT	,	F_40
MQD_VMID_MASK	,	V_446
dpm_thermal	,	V_934
cik_srbm_select	,	F_19
upper_32_bits	,	F_83
GFX_POWER_STATUS	,	V_697
gpu_cfg	,	V_1154
ce_req_size	,	V_83
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_634
dev	,	V_102
RLC_GPM_UCODE_ADDR	,	V_707
ADDR_SURF_ROTATED_MICRO_TILING	,	V_143
SPI_CONFIG_CNTL	,	V_242
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_617
ARRAY_SIZE	,	F_12
num_gpu_pages	,	V_305
"(%d) pin MQD bo failed\n"	,	L_43
"IB initialization failed (%d).\n"	,	L_141
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_67
crtc_offset	,	V_1047
RADEON_PG_SUPPORT_GDS	,	V_779
LB_D3_VLINE_INTERRUPT	,	V_959
LB_D6_VLINE_INTERRUPT	,	V_965
pci_read_config_word	,	F_377
"HAWAII"	,	L_5
MC_VM_FB_LOCATION	,	V_581
bios	,	V_1019
"cik_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_19
INT_SEL	,	F_85
READ_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_644
IDLE_POLL_COUNT_MASK	,	V_824
"radeon: moving bo (%d).\n"	,	L_29
FORCE_EOV_MAX_REZ_CNT	,	F_63
mc_vram_size	,	V_597
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_604
hpd	,	V_405
cp_mqd_control	,	V_444
order_base_2	,	F_113
CB_CGTT_SCLK_CTRL	,	V_721
ROW_SIZE	,	F_54
SDMA0_REGISTER_OFFSET	,	V_234
"cik_irq_set: vblank 0\n"	,	L_89
ce_fw	,	V_107
RLC_CAPTURE_GPU_CLOCK_COUNT	,	V_1118
LB_D5_VBLANK_INTERRUPT	,	V_962
PACKET3_SET_UCONFIG_REG_START	,	V_273
radeon_fence_process	,	F_273
SDMA0_POWER_CNTL	,	V_749
GENERAL_PWRMGT	,	V_40
VC_AND_TC	,	V_254
radeon_scratch_get	,	F_69
"cik_irq_process start: rptr %d, wptr %d\n"	,	L_103
bonaire_io_mc_regs	,	V_63
BANK_WIDTH	,	F_41
CP_ME1_PIPE0_INT_CNTL	,	V_851
RADEON_RESET_SEM	,	V_524
RADEON_WB_CP2_RPTR_OFFSET	,	V_467
bonaire_golden_spm_registers	,	V_20
cik_enable_mc_mgcg	,	F_215
"  GRBM_STATUS2=0x%08X\n"	,	L_46
ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1	,	V_1038
ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2	,	V_1039
PCI_EXP_LNKCTL_HAWD	,	V_1160
CG_CLKPIN_CNTL_2	,	V_1223
kalindi_rlc_save_restore_register_list	,	V_1005
count	,	V_828
clear_state_size	,	V_814
FMT_TRUNCATE_DEPTH	,	F_341
LC_L0S_INACTIVITY_MASK	,	V_1197
PRIV_REG_INT_ENABLE	,	V_919
PCIE_LC_LINK_WIDTH_CNTL	,	V_1166
FMT_FRAME_RANDOM_ENABLE	,	V_1041
cik_gfx_is_lockup	,	F_166
"IH: D3 vline\n"	,	L_110
cp_hqd_pq_control	,	V_451
LC_UPCONFIGURE_DIS	,	V_1169
LC_L1_INACTIVITY_MASK	,	V_1198
SDMA0_CNTL	,	V_849
pipe_offset	,	V_1051
SC_BUSY	,	V_499
vclk	,	V_1131
asic	,	V_308
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_640
radeon_gem_fini	,	F_329
AUTO_INVLD_EN	,	F_65
kalindi_golden_registers	,	V_23
RREG32_UVD_CTX	,	F_219
RLC_GPM_STAT	,	V_692
cik_init_ao_cu_mask	,	F_237
sc_prim_fifo_size_frontend	,	V_203
mc_req_size	,	V_86
PACKET3_BASE_INDEX	,	F_109
"Expecting atombios for cayman GPU\n"	,	L_144
fw_name	,	V_89
rptr	,	V_386
LC_RENEGOTIATION_SUPPORT	,	V_1167
radeon_ring_test_lockup	,	F_169
SM_MODE_ENABLE	,	V_732
lock	,	V_989
CP_HQD_PQ_BASE_HI	,	V_450
EOP_TCL1_ACTION_EN	,	V_291
EOP_SIZE_MASK	,	V_426
DC_HPDx_INT_ACK	,	V_967
vram_width	,	V_594
radeon_ib_pool_fini	,	F_324
RPTR_REARM	,	V_890
encoder	,	V_1022
dram_bandwidth	,	V_1072
DMIF_BUFFERS_ALLOCATED_COMPLETED	,	V_1057
TMON_CLK_SEL	,	F_389
CONFIG_MEMSIZE	,	V_570
PROTECTIONS_MASK	,	V_666
SRBM_GFX_CNTL	,	V_53
status	,	V_660
SH_MEM_APE1_BASE	,	V_651
"  SRBM_STATUS2=0x%08X\n"	,	L_52
DISABLE_GDS_PG	,	V_780
RUN_MASK	,	V_70
cp_hqd_pq_wptr_poll_addr_hi	,	V_463
"radeon: failed initializing UVD (%d).\n"	,	L_140
num_mec	,	V_406
DYN_PER_CU_PG_ENABLE	,	V_808
PA_SC_FORCE_EOV_MAX_CNTS	,	V_252
size_in_bytes	,	V_311
radeon_ring_force_activity	,	F_168
pcie_capability_read_dword	,	F_387
HDP_NONSURFACE_SIZE	,	V_584
"  CP_CPF_STALLED_STAT1 = 0x%08x\n"	,	L_60
"IH: thermal low to high\n"	,	L_129
copy_ring_index	,	V_338
dpm	,	V_996
CP0	,	V_281
CP_MEC_CNTL	,	V_395
CP2	,	V_278
CP6	,	V_279
"radeon: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_35
cik_cp_compute_resume	,	F_141
RLC_SERDES_WR_CU_MASTER_MASK	,	V_713
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_575
MSG_ENTER_RLC_SAFE_MODE	,	V_695
GRBM_CNTL	,	V_211
CP_ME_RAM_DATA	,	V_350
TC1_MASTER_BUSY	,	V_686
regs_size	,	V_60
cik_enable_hdp_mgcg	,	F_224
cik_irq_set	,	F_257
CC_RB_BACKEND_DISABLE	,	V_177
size_t	,	T_3
RADEON_PG_SUPPORT_GFX_SMG	,	V_805
radeon_uvd_resume	,	F_284
AUTO_PG_EN	,	V_792
RADEON_CG_BLOCK_GFX	,	V_765
eop_gpu_addr	,	V_416
DC_HPDx_INT_POLARITY	,	V_870
cik_cp_fini	,	F_145
IH_RB_ENABLE	,	V_845
cik_enable_gfx_cgpg	,	F_235
radeon_crtc	,	V_1026
CP_PFP_UCODE_ADDR	,	V_345
GFX_PG_SRC	,	V_818
encoder_id	,	V_1037
cik_cp_compute_fini	,	F_128
"radeon: fence wait failed (%d).\n"	,	L_33
SC_EARLYZ_TILE_FIFO_SIZE	,	F_61
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_642
header	,	V_320
bo_offset	,	V_783
CGCG_EN	,	V_719
max_src_lines_per_dst_line	,	V_1090
cp_hqd_vmid	,	V_475
gtt_start	,	V_618
CHIP_BONAIRE	,	V_16
RLC_SERDES_CU_MASTER_BUSY	,	V_682
TMON_CLK_SEL_MASK	,	V_1218
MGCG_OVERRIDE_1	,	V_740
MGCG_OVERRIDE_0	,	V_728
mec	,	V_403
dividers	,	V_1124
THM_CLK_CNTL	,	V_1216
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_864
RADEON_CG_SUPPORT_GFX_CGTS_LS	,	V_734
request_firmware	,	F_32
reg_base	,	V_267
HDP_HOST_PATH_CNTL	,	V_260
DOORBELL_EN	,	V_434
"IH: D5 vline\n"	,	L_114
writel	,	F_18
ADDR_SURF_TILE_SPLIT_4KB	,	V_126
GRBM_READ_TIMEOUT	,	F_53
CP_CE_UCODE_ADDR	,	V_347
cik_fini_cg	,	F_154
DC_HPD1_INTERRUPT	,	V_966
cik_irq_disable	,	F_262
LC_INITIATE_LINK_SPEED_CHANGE	,	V_1183
ENABLE_PA_SC_OUT_OF_ORDER	,	V_264
VM_INVALIDATE_REQUEST	,	V_599
CP_CPF_DEBUG	,	V_421
radeon_ib_pool_init	,	F_292
"  GRBM_STATUS=0x%08X\n"	,	L_45
R600_WB_IH_WPTR_OFFSET	,	V_887
fence	,	V_286
THERM_INTL_MASK	,	V_924
RADEON_CG_SUPPORT_MC_MGCG	,	V_744
aper_size	,	V_596
PIPE_INTERLEAVE_SIZE_MASK	,	V_228
pd_gpu_addr	,	V_674
cik_cp_gfx_enable	,	F_105
LC_L1_INACTIVITY	,	F_381
VM_CONTEXT1_PROTECTION_FAULT_MCCLIENT	,	V_995
PACKET3_DMA_DATA_CP_SYNC	,	V_316
dclk	,	V_1132
RADEON_CG_SUPPORT_HDP_LS	,	V_763
doorbell	,	V_45
cs_extent_def	,	V_831
current_data_rate	,	V_1144
"IH: D4 vblank\n"	,	L_111
LC_XMIT_N_FTS_MASK	,	V_1190
FMT_TRUNCATE_EN	,	V_1044
RLC_MEM_LS_EN	,	V_739
PKR_MAP	,	F_51
LC_DYN_LANES_PWR_STATE_MASK	,	V_1209
BONAIRE_GB_ADDR_CONFIG_GOLDEN	,	V_207
cik_gfx_get_rptr	,	F_116
"  CP_CPC_BUSY_STAT = 0x%08x\n"	,	L_62
semaphore	,	V_297
gmcon_misc3	,	V_562
radeon_pci_config_reset	,	F_163
PACKET3_RELEASE_MEM	,	V_295
cik_get_gpu_clock_counter	,	F_371
"IH: D2 vblank\n"	,	L_107
"Failed to init rlc BOs!\n"	,	L_134
min	,	F_357
MC_VM_AGP_BOT	,	V_587
"cik_irq_set: hpd 6\n"	,	L_100
BCLK_AS_XCLK	,	V_1222
rdev	,	V_2
FAULT_VMID_MASK	,	V_663
to_radeon_encoder	,	F_335
interlaced	,	V_1096
smc_req_size	,	V_88
THERM_INT_MASK_LOW	,	V_927
dmif_req_bandwidth	,	V_1074
RADEON_CG_SUPPORT_GFX_CP_LS	,	V_724
"IH: CP EOP\n"	,	L_125
LOAD_BALANCE_ENABLE	,	V_680
PACKET3_WAIT_REG_MEM	,	V_282
protections	,	V_665
reg_index	,	V_838
FORCE_BIF_REFCLK_EN	,	V_1224
SDMA_PACKET	,	F_289
ADDR_SURF_BANK_WIDTH_4	,	V_166
XTALIN_DIVIDE	,	V_43
queue_reset	,	V_984
ADDR_SURF_BANK_WIDTH_2	,	V_164
ADDR_SURF_BANK_WIDTH_1	,	V_146
disp_priority	,	V_1113
CP_ME1_PIPE3_INT_CNTL	,	V_854
cik_fini_pg	,	F_153
EOP_TC_ACTION_EN	,	V_292
radeon_bo_kmap	,	F_139
cik_pcie_gart_disable	,	F_187
PA_CL_ENHANCE	,	V_261
R600_WB_DMA_RPTR_OFFSET	,	V_1009
SH_MEM_BASES	,	V_653
RADEON_CG_SUPPORT_HDP_MGCG	,	V_760
PCI_EXP_DEVSTA	,	V_1174
RADEON_CG_SUPPORT_GFX_MGCG	,	V_722
"IH: UVD int: 0x%08x\n"	,	L_123
mode_info	,	V_1013
dmif_size	,	V_1093
idx	,	V_271
installed	,	V_917
radeon_semaphore_sync_rings	,	F_93
CP_HQD_VMID	,	V_476
RLC_LB_CNTR_INIT	,	V_701
cik_enable_cgcg	,	F_210
CP_HQD_PQ_RPTR	,	V_391
printk	,	F_33
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_610
"radeon/%s_smc.bin"	,	L_20
GMCON_PGFSM_CONFIG	,	V_568
PACKET3_WRITE_DATA	,	V_330
"si_irq_set: sw int cp2\n"	,	L_84
dev_err	,	F_180
"IH: D6 vblank\n"	,	L_115
CP_MQD_BASE_ADDR	,	V_442
cpu_to_le32	,	F_233
GRBM_REG_SGIT_MASK	,	V_827
PACKET3_PFP_SYNC_ME	,	V_675
CP_MEC_ME1_UCODE_ADDR	,	V_398
mask	,	V_174
disp_dram_allocation	,	V_1066
"smc: error loading firmware \"%s\"\n"	,	L_21
KV_RLC_UCODE_SIZE	,	V_99
GMCON_MISC	,	V_561
"IH: HPD4\n"	,	L_120
"radeon: IH init failed (%d).\n"	,	L_139
release_firmware	,	F_34
VM_CONTEXT0_CNTL2	,	V_625
LB_D4_VLINE_INTERRUPT	,	V_961
CP_ME2_PIPE3_INT_CNTL	,	V_858
"IH: SDMA trap\n"	,	L_128
DMIF_BUFFERS_ALLOCATED	,	F_346
save_restore_gpu_addr	,	V_820
num_queue	,	V_408
CP_RB_WPTR_DELAY	,	V_369
ARRAY_LINEAR_ALIGNED	,	V_137
cik_scratch_init	,	F_67
base	,	V_1053
SDMA1_REGISTER_OFFSET	,	V_235
SM_MODE	,	F_212
dce8_average_bandwidth_vs_dram_bandwidth_for_display	,	F_360
dce8_dram_bandwidth_for_display	,	F_353
LATENCY_WATERMARK_MASK	,	F_366
GMCON_MISC3	,	V_563
pipe_id	,	V_981
enable	,	V_336
REPLAY_MEM_LS_EN	,	V_758
CP_HQD_PQ_BASE	,	V_449
LC_CURRENT_DATA_RATE_SHIFT	,	V_1152
pciep_idx_lock	,	V_11
RLC_LB_PARAMS	,	V_704
"No VRAM object for PCIE GART.\n"	,	L_74
work	,	V_1001
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_941
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_943
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_945
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_947
cp_table_ptr	,	V_785
DISP_INTERRUPT_STATUS_CONTINUE6	,	V_949
RADEON_CG_BLOCK_BIF	,	V_768
be32_to_cpu	,	F_234
cik_gpu_pci_config_reset	,	F_161
radeon_ring_unlock_commit	,	F_74
RB_RPTR_WR_ENA	,	V_377
"radeon: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_28
KMD_QUEUE	,	V_459
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_862
mqd	,	V_420
dce8_average_bandwidth	,	F_358
LB_D5_VLINE_INTERRUPT	,	V_963
LC_CURRENT_DATA_RATE_MASK	,	V_1151
MEC_ME1_HALT	,	V_396
cursor_line_pair_return_time	,	V_1085
SH_BROADCAST_WRITES	,	V_170
PIPE_CONFIG	,	F_38
CP_RB0_RPTR_ADDR	,	V_379
HAWAII_SMC_UCODE_SIZE	,	V_98
LB_D2_VBLANK_INTERRUPT	,	V_956
ENABLE_ADVANCED_DRIVER_MODEL	,	V_605
LB_MEMORY_CONFIG	,	F_344
wm_low	,	V_1101
gtt_size	,	V_656
evergreen_mc_wait_for_idle	,	F_157
cik_cp_resume	,	F_146
max_shader_engines	,	V_122
max_rb_num_per_se	,	V_175
WRITE_DATA_ENGINE_SEL	,	F_197
VLINE_ACK	,	V_955
radeon_dpm_get_mclk	,	F_364
hpd1	,	V_906
hpd2	,	V_907
hpd3	,	V_908
hpd4	,	V_909
hpd5	,	V_910
hpd6	,	V_911
SC_BACKEND_PRIM_FIFO_SIZE	,	F_59
RLC_CNTL	,	V_689
dce8_bandwidth_update	,	F_369
CP_RB0_WPTR	,	V_378
vm_manager	,	V_631
"ib test on ring %d succeeded in %u usecs\n"	,	L_34
IH_WPTR_OVERFLOW_ENABLE	,	V_883
udelay	,	F_26
high_to_low	,	V_998
GPU_COUNTER_CLK	,	V_41
GFX_CLOCK_STATUS	,	V_698
RADEON_RESET_COMPUTE	,	V_543
RASTER_CONFIG_RB_MAP_3	,	V_187
RLC_PG_CNTL	,	V_772
dce8_dram_bandwidth	,	F_348
cik_halt_rlc	,	F_201
RASTER_CONFIG_RB_MAP_0	,	V_188
SRBM_STATUS2	,	V_485
RASTER_CONFIG_RB_MAP_2	,	V_189
LC_RECONFIG_NOW	,	V_1173
cik_disable_interrupt_state	,	F_249
CMON_CLK_SEL	,	F_388
radeon_ring_unlock_undo	,	F_96
GPU_HDP_FLUSH_DONE	,	V_284
CP_ME_RAM_RADDR	,	V_351
ADDR_SURF_TILE_SPLIT_512B	,	V_134
DCM	,	V_753
hpd_eop_obj	,	V_404
FMT_BIT_DEPTH_CONTROL	,	V_1046
vram_scratch	,	V_580
SEM_BUSY	,	V_523
RLC_GPM_SCRATCH_DATA	,	V_812
CG_VCLK_CNTL	,	V_1133
ON_MONITOR_ADD_MASK	,	V_736
dfixed_const	,	F_349
RADEON_CG_SUPPORT_MC_LS	,	V_742
available_bandwidth	,	V_1083
PCI_EXP_LNKCTL2	,	V_1176
schedule_work	,	F_275
PCI_EXP_DEVSTA_TRPND	,	V_1175
PLL_POWER_STATE_IN_TXS2_0_MASK	,	V_1203
sc_hiz_tile_fifo_size	,	V_205
pci_clear_master	,	F_162
ADDR_SURF_4_BANK	,	V_154
RLC_SERDES_WR_CTRL	,	V_718
reset_mask	,	V_497
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_643
"cik_irq_set: hpd 2\n"	,	L_96
max_sh_per_se	,	V_198
pixel_period	,	V_1103
UVD_UDEC_ADDR_CONFIG	,	V_236
line_fill_time	,	V_1092
RADEON_PG_SUPPORT_CP	,	V_777
cp_m2p0	,	V_896
cp_m2p1	,	V_897
BYPASS_VM	,	V_649
cp_m2p2	,	V_898
cp_m2p3	,	V_899
cik_vm_decode_fault	,	F_195
"cik_irq_set: vblank 4\n"	,	L_93
vblank_queue	,	V_993
cik_enable_interrupts	,	F_247
radeon_bo_unreserve	,	F_133
KERN_ERR	,	V_105
RADEON_CG_SUPPORT_GFX_MGLS	,	V_723
LATENCY_HIGH_WATERMARK	,	F_368
sclk	,	V_1068
fixed20_12	,	T_8
crtc_id	,	V_1052
LC_SET_QUIESCE	,	V_1178
ARRAY_PRT_2D_TILED_THIN1	,	V_136
GRBM_STATUS_SE3	,	V_483
CP_RB_VMID	,	V_370
GRBM_STATUS_SE2	,	V_482
GRBM_STATUS_SE1	,	V_481
GRBM_STATUS_SE0	,	V_480
"ring test on %d succeeded in %d usecs\n"	,	L_27
radeon_get_monitor_bpc	,	F_339
radeon_atom_get_clock_dividers	,	F_373
num_pipe_configs	,	V_117
RADEON_CG_BLOCK_SDMA	,	V_767
"  CP_STALLED_STAT1 = 0x%08x\n"	,	L_56
thermal	,	V_997
SOFT_RESET_DC	,	V_549
RADEON_CG_SUPPORT_SDMA_MGCG	,	V_746
"  CP_STALLED_STAT3 = 0x%08x\n"	,	L_58
CP_HQD_PQ_WPTR_POLL_ADDR	,	V_464
dfixed_div	,	F_350
unlikely	,	F_130
CP_HQD_PQ_RPTR_REPORT_ADDR	,	V_470
cik_ring_ib_execute	,	F_97
gpu_clock_mutex	,	V_1117
ring_obj	,	V_1020
QUEUE_SIZE_MASK	,	V_453
CP_MEM_LS_EN	,	V_726
radeon_fence	,	V_285
dram_channels	,	V_1062
r600_vram_scratch_init	,	F_280
disable_plloff_in_l1	,	V_1186
"cik_irq_set: hpd 1\n"	,	L_95
r600_ih_ring_init	,	F_319
GC_MASTER_BUSY	,	V_684
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_155
sumo_rlc_fini	,	F_322
cik_setup_rb	,	F_50
cik_get_cu_active_bitmap	,	F_236
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_362
ASIC_IS_AVIVO	,	F_308
RREG32	,	F_7
MESSAGE	,	F_203
interrupt_cntl	,	V_877
LC_LINK_WIDTH_SHIFT	,	V_1170
reference_freq	,	V_38
num_tile_pipes	,	V_217
ucode_size	,	V_59
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_606
active_cu_number	,	V_799
PAGE_TABLE_DEPTH	,	F_186
dram_efficiency	,	V_1060
ADDR_SURF_P16_32x32_8x16	,	V_141
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_77
irq	,	V_916
RLC_GPU_CLOCK_COUNT_MSB	,	V_1120
"IH: D5 vblank\n"	,	L_113
CP_HQD_PQ_CONTROL	,	V_452
cik_get_csb_size	,	F_245
radeon_semaphore_create	,	F_89
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_865
cp_hqd_pq_rptr	,	V_436
RLC_GPM_BUSY	,	V_693
EVENT_TYPE	,	F_81
GRBM_SOFT_RESET	,	V_555
SCRATCH_UMSK	,	V_382
"reading beyond doorbell aperture: 0x%08x!\n"	,	L_1
hawaii_golden_registers	,	V_33
cik_gfx_set_wptr	,	F_118
reg	,	V_8
num_reg	,	V_266
LC_DYN_LANES_PWR_STATE	,	F_386
MC_VM_MX_L1_TLB_CNTL	,	V_602
ret	,	V_876
PCIE_LC_CNTL	,	V_1196
PLL_POWER_STATE_IN_OFF_1_MASK	,	V_1205
spll	,	V_37
LC_LINK_WIDTH_MASK	,	V_1168
PA_SC_FIFO_SIZE	,	V_249
MC_SEQ_IO_DEBUG_INDEX	,	V_72
SOFT_RESET_SDMA	,	V_547
SOFT_RESET_IH	,	V_552
SDMA0_GFX_VIRTUAL_ADDR	,	V_654
si_rlc_reset	,	F_207
RADEON_PG_SUPPORT_RLC_SMU_HS	,	V_774
"(%d) create HDP EOP bo failed\n"	,	L_39
VM_CONTEXT1_CNTL2	,	V_635
pci_write_config_word	,	F_378
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_572
is_atom_bios	,	V_1018
num_rbs	,	V_118
sc_prim_fifo_size_backend	,	V_204
RLC_PG_DELAY	,	V_825
"Wait for MC idle timedout !\n"	,	L_69
mc_latency	,	V_1082
RLC_GPM_UCODE_DATA	,	V_708
DC_HPD2_INT_CONTROL	,	V_871
atom_asic_init	,	F_296
RADEON_RESET_VMC	,	V_528
cik_enable_gui_idle_interrupt	,	F_147
gtt_end	,	V_620
DC_HPD6_INT_CONTROL	,	V_875
"  CP_CPF_BUSY_STAT = 0x%08x\n"	,	L_59
MC_ARB_RAMCFG	,	V_216
DC_HPD4_INT_CONTROL	,	V_873
SE_MASTER_BUSY_MASK	,	V_683
lb_size	,	V_1098
cik_enable_lbpw	,	F_198
dce8_program_watermarks	,	F_363
DRM_DEBUG	,	F_28
family	,	V_15
"Loading %s Microcode\n"	,	L_8
mec_req_size	,	V_84
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_623
SOFT_RESET_MC	,	V_554
VM_L2_CNTL	,	V_607
num_gpus	,	V_222
CLOCK_GATING_DIS	,	V_761
pfp_fw	,	V_101
current_lw	,	V_1158
RLC_BUSY	,	V_514
RENG_EXECUTE_ON_REG_UPDATE	,	V_565
latency_tolerant_lines	,	V_1099
RADEON_CG_BLOCK_HDP	,	V_771
DCLK_DIVIDER_MASK	,	V_1127
radeon_bo_create	,	F_137
"writing beyond doorbell aperture: 0x%08x!\n"	,	L_2
HAWAII_GB_ADDR_CONFIG_GOLDEN	,	V_208
VGA_MEMORY_DISABLE	,	V_574
ddev	,	V_990
cp_hqd_pq_base	,	V_447
radeon_gart_table_vram_unpin	,	F_188
radeon_bo_kunmap	,	F_140
MC_SEQ_SUP_PGM	,	V_75
DC_HPD3_INTERRUPT	,	V_969
INTERRUPT_CNTL2	,	V_878
INDIRECT_BUFFER_VALID	,	V_321
pg_flags	,	V_773
radeon_uvd_fini	,	F_327
connector	,	V_1029
FMT_SPATIAL_DITHER_DEPTH	,	F_340
ridx	,	V_274
CHIP_KAVERI	,	V_26
vsc	,	V_1081
"BONAIRE"	,	L_4
src_width	,	V_1077
drm_handle_vblank	,	F_270
CP_RB0_RPTR	,	V_387
radeon_doorbell_get	,	F_317
CP_PFP_UCODE_DATA	,	V_346
MEC_HPD_SIZE	,	V_409
cik_select_se_sh	,	F_45
ENABLE_L1_TLB	,	V_603
err	,	V_90
CP_HPD_EOP_CONTROL	,	V_425
rlc	,	V_688
LC_FORCE_DIS_HW_SPEED_CHANGE	,	V_1181
HAWAII_MEMORY_CLIENT_ID_MASK	,	V_669
cntl_reg	,	V_1121
DCLK_DIR_CNTL_EN	,	V_1126
srbm_gfx_cntl	,	V_52
SDMA0_GFX_APE1_CNTL	,	V_655
CGLS_ENABLE	,	V_717
PACKET3_SET_CONTEXT_REG	,	V_364
disable_l0s	,	V_1184
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_75
num_tile_mode_states	,	V_112
CP_MQD_CONTROL	,	V_445
TILE_SPLIT	,	F_39
"failed initializing CP fences (%d).\n"	,	L_136
"IH: HPD1\n"	,	L_117
rmb	,	F_269
BCI_BUSY	,	V_500
cik_cp_gfx_start	,	F_108
msi_enabled	,	V_889
cik_pcie_gart_tlb_flush	,	F_178
mode	,	V_1049
WREG32_PCIE_PORT	,	F_223
CP_HPD_EOP_BASE_ADDR_HI	,	V_423
PLL_POWER_STATE_IN_TXS2_1	,	F_385
RLC_AUTO_PG_CTRL	,	V_791
hawaii_golden_common_registers	,	V_34
DOORBELL_HIT	,	V_474
cik_rlc_start	,	F_205
radeon_fence_driver_start_ring	,	F_283
buffer	,	V_837
PLL_POWER_STATE_IN_TXS2_0	,	F_383
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_579
queue_id	,	V_982
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_138
vram_is_ddr	,	V_590
LB_D6_VBLANK_INTERRUPT	,	V_964
shader_engine_tile_size	,	V_221
radeon_dpm_get_sclk	,	F_365
CP_CE_UCODE_DATA	,	V_348
cik_irq_ack	,	F_261
clk_req_support	,	V_1200
lb_partitions	,	V_1097
"radeon: failed to get scratch reg (%d).\n"	,	L_30
bonaire_mqd	,	V_419
"cik_cp: Failed to load firmware \"%s\"\n"	,	L_23
dst_ptr	,	V_781
running	,	V_55
cik_disable_interrupts	,	F_248
RLC_MAX_PG_CU	,	V_803
visible_vram_size	,	V_340
SDMA_BUSY	,	V_519
cik_init_pg	,	F_208
"si_irq_set: sw int cp1 invalid pipe %d\n"	,	L_82
mem_row_size_in_kb	,	V_123
pfp_req_size	,	V_81
se_num	,	V_167
"Failed to init MEC BOs!\n"	,	L_135
"  GRBM_STATUS_SE3=0x%08X\n"	,	L_50
bridge_cfg2	,	V_1155
IA_BUSY_NO_DMA	,	V_509
"UVD fences init error (%d).\n"	,	L_138
CP_PERFMON_CNTL	,	V_251
smc_fw	,	V_111
sumo_rlc_init	,	F_281
disp_int_cont5	,	V_946
cp1_ring	,	V_975
disp_int_cont6	,	V_948
disp_int_cont3	,	V_942
disp_int_cont4	,	V_944
disp_int_cont2	,	V_940
SOFT_RESET_GRBM	,	V_546
RLC_SAVE_AND_RESTORE_STARTING_OFFSET	,	V_816
radeon_uvd_suspend	,	F_304
RLC_LB_INIT_CU_MASK	,	V_703
ADDR_SURF_TILE_SPLIT_256B	,	V_133
ring	,	V_270
DIV_ROUND_UP	,	F_90
return_efficiency	,	V_1067
ih_cntl	,	V_840
CP_CPF_STALLED_STAT1	,	V_492
"si_irq_set: sw int cp2 invalid pipe %d\n"	,	L_85
PACKET3	,	F_73
ext	,	V_832
vmid	,	V_51
CIK_PFP_UCODE_SIZE	,	V_91
RADEON_GPU_PAGE_SIZE	,	V_374
worst_chunk_return_time	,	V_1084
kalindi_mgcg_cgcg_init	,	V_22
FB_WRITE_EN	,	V_214
CIK_WB_CP2_WPTR_OFFSET	,	V_461
RLC_CGCG_CGLS_CTRL	,	V_700
DB_BUSY	,	V_504
max_backends_per_se	,	V_121
CG_VCLK_STATUS	,	V_1134
VM_CONTEXT0_CNTL	,	V_626
"Illegal instruction in SDMA command stream\n"	,	L_132
"  GRBM_STATUS_SE2=0x%08X\n"	,	L_49
radeon_wb_disable	,	F_305
cp_hqd_dequeue_request	,	V_435
cik_get_xclk	,	F_13
cik_enable_uvd_mgcg	,	F_218
IH_RB_RPTR	,	V_847
dst_offset	,	V_304
mutex_unlock	,	F_121
radeon_pcie_gen2	,	V_1146
BACKEND_DISABLE_MASK	,	V_178
CHUB_CONTROL	,	V_648
SH_MEM_APE1_LIMIT	,	V_652
disable_clkreq	,	V_1187
uvd_v1_0_init	,	F_291
sdma_req_size	,	V_87
bandwidth	,	V_1063
RLC_ENABLE	,	V_691
UVD_CGC_CTRL	,	V_752
kalindi_golden_spm_registers	,	V_25
r600_pcie_gart_init	,	F_320
MICRO_TILE_MODE_NEW	,	F_37
split_equal_to_row_size	,	V_116
mutex_lock	,	F_120
LC_DETECTED_LINK_WIDTH_SHIFT	,	V_1163
cik_fini	,	F_325
disable_l1	,	V_1185
radeon_bo_init	,	F_314
RADEON_CP_PACKET2	,	V_1012
table_offset	,	V_784
SOFT_RESET_VMC	,	V_553
mdelay	,	F_114
ZCLK_SEL	,	F_391
CMON_CLK_SEL_MASK	,	V_1217
blackout	,	V_56
CG_DCLK_CNTL	,	V_1135
radeon_ring	,	V_269
MC_VM_FB_OFFSET	,	V_658
blank_time	,	V_1079
CC_GC_SHADER_ARRAY_CONFIG	,	V_797
IH_CNTL	,	V_841
PRIV_STATE	,	V_458
"radeon: failed to schedule ib (%d).\n"	,	L_32
r600_ih_ring_alloc	,	F_251
MC_LS_ENABLE	,	V_743
ci_mc_load_microcode	,	F_24
ADDR_SURF_TILE_SPLIT_128B	,	V_132
WARN	,	F_258
ETIMEDOUT	,	V_1130
radeon_bo_unpin	,	F_132
"cik_irq_set: hpd 5\n"	,	L_99
pci_dev	,	V_1137
CAYMAN_WB_DMA1_RPTR_OFFSET	,	V_1011
GB_ADDR_CONFIG	,	V_192
UVD_UDEC_DBW_ADDR_CONFIG	,	V_238
WREG32	,	F_6
"IH ring buffer overflow (0x%08X, %d, %d)\n"	,	L_102
VM_L2_CNTL2	,	V_612
VM_L2_CNTL3	,	V_615
cik_init	,	F_306
VGT_NUM_INSTANCES	,	V_250
"  CP_CPC_STALLED_STAT1 = 0x%08x\n"	,	L_63
evergreen_is_display_hung	,	F_151
"write"	,	L_77
RADEON_IS_IGP	,	V_39
dce8_average_bandwidth_vs_available_bandwidth	,	F_361
LB_D1_VLINE_INTERRUPT	,	V_953
MC_VM_AGP_TOP	,	V_586
HDP_FLUSH_INVALIDATE_CACHE	,	V_259
__BIG_ENDIAN	,	F_99
FORCE_EOV_MAX_CLK_CNT	,	F_62
me_fw	,	V_106
GRBM_STATUS	,	V_478
radeon_pm_suspend	,	F_299
DC_HPD4_INTERRUPT	,	V_970
BPM_ADDR_MASK	,	V_715
dummy_page	,	V_624
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_79
DRM_MODE_FLAG_INTERLACE	,	V_1110
uint64_t	,	T_6
CP_HQD_PQ_DOORBELL_CONTROL	,	V_433
"(%d) map HDP EOP bo failed\n"	,	L_41
"IH: HPD5\n"	,	L_121
FMT_HIGHPASS_RANDOM_ENABLE	,	V_1042
"cik_irq_set: vblank 3\n"	,	L_92
me_id	,	V_980
backend_enable_mask	,	V_186
cik_compute_get_rptr	,	F_119
"GPU not posted. posting now...\n"	,	L_146
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_637
"si_irq_set: sw int cp1\n"	,	L_81
atom_clock_dividers	,	V_1123
ci_get_temp	,	F_1
current_mclk	,	V_1108
drm_device	,	V_1023
CLIP_VTX_REORDER_ENA	,	V_262
ADDR_SURF_P16_32x32_16x16	,	V_130
CP_COHERENCY_BUSY	,	V_512
wm_high	,	V_1102
CP_HQD_PQ_WPTR	,	V_393
SDMA_HALT	,	V_542
RADEON_CG_BLOCK_MC	,	V_766
"cik_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_15
wptr	,	V_327
MCC_BUSY	,	V_531
cik_cp_gfx_fini	,	F_110
reg_list	,	V_815
cik_init_microcode	,	F_27
DMIF_ADDR_CALC	,	V_232
RADEON_RESET_DISPLAY	,	V_534
crtc	,	V_1027
PAGE_SIZE	,	V_410
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_866
post_divider	,	V_1128
flags	,	V_9
LB_D2_VLINE_INTERRUPT	,	V_957
"vm manager initialization failed (%d).\n"	,	L_142
enabled	,	V_329
DC_HPD5_INTERRUPT	,	V_971
"Illegal register access in command stream\n"	,	L_126
CHIP_HAWAII	,	V_31
TA_BUSY	,	V_502
DB_RENDER_CONTROL	,	V_793
RLC_SERDES_WR_NONCU_MASTER_MASK	,	V_714
"IH: thermal high to low\n"	,	L_130
mc_cg_registers	,	V_741
NUM_CLIP_SEQ	,	F_66
CE_PARTITION_BASE	,	V_357
VGA_HDP_CONTROL	,	V_573
LC_UPCONFIGURE_SUPPORT	,	V_1171
CIK_MEC_UCODE_SIZE	,	V_94
ENABLE_INTR	,	V_844
DATA_SEL	,	F_84
cik_rlc_resume	,	F_206
"PCIE gen 3 link speeds already enabled\n"	,	L_152
"\n"	,	L_3
CP_DEVICE_ID	,	V_354
CP_ME2_PIPE2_INT_CNTL	,	V_857
EVENT_INDEX	,	F_82
next_rptr	,	V_325
section	,	V_833
BONAIRE_IO_MC_REGS_SIZE	,	V_65
disp_int_cont	,	V_938
wptr_offs	,	V_392
CP_ME_TABLE_SIZE	,	V_788
cik_update_gfx_pg	,	F_244
MEMORY_CLIENT_RW_MASK	,	V_672
uvd_v1_0_fini	,	F_303
cik_enable_sck_slowdown_on_pu	,	F_228
"cik_irq_set: sw int gfx\n"	,	L_80
num_secondary_tile_mode_states	,	V_113
RADEON_FMT_DITHER_DISABLE	,	V_1033
cik_cp_gfx_load_microcode	,	F_107
SE_BROADCAST_WRITES	,	V_171
cik_init_cg	,	F_209
nvm	,	V_657
CGTS_LS_OVERRIDE	,	V_735
DISP_INTERRUPT_STATUS	,	V_937
radeon_encoder	,	V_1025
cik_enable_sck_slowdown_on_pd	,	F_229
SDMA_IDLE	,	V_516
wb_gpu_addr	,	V_417
PA_BUSY	,	V_498
max_tile_pipes	,	V_127
grbm_int_cntl	,	V_912
CP_RB0_BASE	,	V_384
VBLANK_INTERRUPT_MASK	,	V_933
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_185
drm_connector	,	V_1028
WAIT_REG_MEM_ENGINE	,	F_79
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_639
rlc_fw	,	V_109
radeon_bo_fini	,	F_331
radeon_vm_manager_init	,	F_293
radeon_bo_reserve	,	F_129
r600_vram_scratch_fini	,	F_328
addr	,	V_287
SX_DEBUG_1	,	V_240
PACKET3_CONTEXT_CONTROL	,	V_360
cik_default_state	,	V_361
CP_ME_TABLE_OFFSET	,	V_786
tmp16	,	V_1145
SOFT_RESET_CP	,	V_544
cik_gpu_check_soft_reset	,	F_150
IDLE_POLL_COUNT	,	F_242
dce8_line_buffer_adjust	,	F_342
radeon_scratch_free	,	F_71
cik_mm_wdoorbell	,	F_17
RADEON_RESET_RLC	,	V_515
cik_asic_reset	,	F_164
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_611
extent	,	V_834
atomic_set	,	F_276
lb_fill_bw	,	V_1091
vram_end	,	V_578
RADEON_CG_BLOCK_UVD	,	V_769
radeon_card_posted	,	F_310
INVALIDATE_ALL_L1_TLBS	,	V_613
uvd_v4_2_resume	,	F_285
ROW_SIZE_MASK	,	V_224
vtaps	,	V_1095
ih_rb_cntl	,	V_842
cik_sdma_fini	,	F_321
radeon_gart_table_vram_free	,	F_190
IH_RB_BASE	,	V_882
MSG_EXIT_RLC_SAFE_MODE	,	V_699
CP_CPF_STATUS	,	V_493
latency_watermark_b	,	V_1105
RLC_SERDES_NONCU_MASTER_BUSY	,	V_687
latency_watermark_a	,	V_1104
fence_drv	,	V_288
UVD_CGC_MEM_CTRL	,	V_751
rptr_save_reg	,	V_326
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_628
RADEON_CG_SUPPORT_GFX_CGTS	,	V_729
static_thread_mgmt23	,	V_428
EFFECTIVE_L2_QUEUE_SIZE	,	F_183
PB1_PIF_PWRDOWN_1	,	V_1208
"IH: D3 vblank\n"	,	L_109
PB1_PIF_PWRDOWN_0	,	V_1207
PACKET3_SWITCH_BUFFER	,	V_323
"GPU pci config reset\n"	,	L_72
SRBM_SOFT_RESET	,	V_556
PM_METHOD_DPM	,	V_1016
WDOORBELL32	,	F_124
RADEON_GPU_PAGE_SHIFT	,	V_315
GFX_PG_ENABLE	,	V_790
PCI_EXP_LNKCAP_CLKPM	,	V_1212
ARRAY_PRT_TILED_THIN1	,	V_140
cik_gfx_get_wptr	,	F_117
CP_HQD_DEQUEUE_REQUEST	,	V_439
"GPU softreset: 0x%08X\n"	,	L_66
"radeon/%s_mc.bin"	,	L_18
CACHE_INVALIDATION	,	F_64
sem	,	V_306
LC_REVERSE_XMIT	,	V_1228
sel	,	V_299
seq	,	V_294
doorbell_index	,	V_394
"cik_irq_set: sw int dma\n"	,	L_87
pci_resource_len	,	F_175
SMU_CLK_SLOWDOWN_ON_PU_ENABLE	,	V_775
spectre_rlc_save_restore_register_list	,	V_1004
PCIE_LC_CNTL2	,	V_1213
mec_fw	,	V_108
ON_MONITOR_ADD_EN	,	V_737
PCIE_LC_CNTL3	,	V_1192
config	,	V_119
PCIE_LC_CNTL4	,	V_1177
REQ	,	V_694
DRM_DEBUG_KMS	,	F_343
CP_HQD_ACTIVE	,	V_438
radeon_vm_manager_fini	,	F_301
radeon_get_connector_for_encoder	,	F_337
MEQ2_START	,	F_56
"Card not posted and no BIOS - ignoring\n"	,	L_145
LB_MEMORY_CTRL	,	V_1055
cik_irq_suspend	,	F_263
MEID	,	F_21
queue_thermal	,	V_985
"(%d) reserve HPD EOP bo failed\n"	,	L_38
SDMA0_TILING_CONFIG	,	V_233
ADDR_SURF_8_BANK	,	V_153
MAX_PU_CU	,	F_238
radeon_gart_table_vram_pin	,	F_181
radeon_gart_fini	,	F_191
CNTX_EMPTY_INT_ENABLE	,	V_678
CP_CE_HALT	,	V_343
gart	,	V_600
LC_PMI_TO_L1_DIS	,	V_1199
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_48
"  CP_CPF_STATUS = 0x%08x\n"	,	L_61
"cik_irq_set: vblank 2\n"	,	L_91
PACKET3_SEM_SEL_SIGNAL	,	V_301
radeon_connector	,	V_1034
RLC_GPU_CLOCK_COUNT_LSB	,	V_1119
is_const_ib	,	V_322
speed_cntl	,	V_1143
ZCLK_SEL_MASK	,	V_1221
DRM_ERROR	,	F_16
CG_THERMAL_INT	,	V_925
cs_data	,	V_809
radeon_pm_resume	,	F_297
crtcs	,	V_1116
cik_get_ih_wptr	,	F_265
sh_num	,	V_168
CP_STAT	,	V_487
RADEON_CG_SUPPORT_SDMA_LS	,	V_748
HDP_ADDR_CONFIG	,	V_231
CP_CPC_STALLED_STAT1	,	V_495
cik_enable_sdma_mgcg	,	F_216
ADDR_SURF_16_BANK	,	V_149
PB0_PIF_PWRDOWN_0	,	V_1201
cik_fence_compute_ring_emit	,	F_86
PB0_PIF_PWRDOWN_1	,	V_1204
kv_save	,	V_569
RLC_CGTT_MGCG_OVERRIDE	,	V_727
RLC_PG_AO_CU_MASK	,	V_802
bonaire_mgcg_cgcg_init	,	V_17
spectre_mgcg_cgcg_init	,	V_27
radeon_program_register_sequence	,	F_11
CP_CPC_STATUS	,	V_496
VM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_630
counter	,	V_800
cik_mc_program	,	F_170
SQ_CONFIG	,	V_243
PIPE0_DMIF_BUFFER_CONTROL	,	V_1056
CIK_MC_UCODE_SIZE	,	V_64
RREG32_PCIE_PORT	,	F_222
COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK	,	V_1125
static_thread_mgmt01	,	V_427
ci_cs_data	,	V_1006
cik_tiling_mode_table_init	,	F_35
NOOFBANK_MASK	,	V_226
cp_hqd_pq_doorbell_control	,	V_432
RLC_CP_TABLE_RESTORE	,	V_821
crtc_hdisplay	,	V_1054
RADEON_IS_PCIE	,	V_1147
MC_SEQ_IO_DEBUG_DATA	,	V_73
PCIE_LC_STATUS1	,	V_1161
max_hw_contexts	,	V_202
LC_XMIT_N_FTS	,	F_379
ib	,	V_319
id	,	V_335
CB_HW_CONTROL	,	V_247
RADEON_RING_TYPE_GFX_INDEX	,	V_280
ENABLE_L2_CACHE	,	V_608
ih	,	V_846
BANK_HEIGHT	,	F_42
index	,	V_44
PACKET3_EVENT_WRITE_EOP	,	V_290
gb_tile_moden	,	V_115
cik_cp_gfx_resume	,	F_112
CP_ME_HALT	,	V_341
hdp_host_path_cntl	,	V_195
SCRATCH_REG0	,	V_268
radeon_ring_test	,	F_115
DC_HPD2_INTERRUPT	,	V_968
max_gs_threads	,	V_201
MC_VM_AGP_BASE	,	V_585
ring_size	,	V_373
TC0_MASTER_BUSY	,	V_685
PACKET3_MEM_SEMAPHORE	,	V_302
ALIGN	,	F_29
LC_OPERATING_LINK_WIDTH_SHIFT	,	V_1165
u16	,	T_9
cp_hqd_pq_wptr	,	V_437
gpu_cfg2	,	V_1156
radeon_fence_driver_init	,	F_313
"Unhandled interrupt: %d %d\n"	,	L_106
CP_HPD_EOP_BASE_ADDR	,	V_422
SOFT_RESET_RLC	,	V_550
reg_offset	,	V_114
"cik_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_10
PLL_POWER_STATE_IN_TXS2_1_MASK	,	V_1206
crtc6	,	V_905
length_dw	,	V_333
MPLL_BYPASSCLK_SEL	,	V_1225
UNORD_DISPATCH	,	V_455
"MC busy: 0x%08X, clearing.\n"	,	L_65
cik_gpu_soft_reset	,	F_152
LC_ALLOW_PDWN_IN_L1	,	V_1214
ADDR_SURF_TILE_SPLIT_2KB	,	V_125
crtc1	,	V_900
crtc2	,	V_901
crtc3	,	V_902
crtc4	,	V_903
PRIV_INSTR_INT_ENABLE	,	V_918
crtc5	,	V_904
WAIT_REG_MEM_FUNCTION	,	F_78
RADEON_WB_CP1_RPTR_OFFSET	,	V_466
wake_up	,	F_271
cp_hqd_pq_wptr_poll_addr	,	V_462
io_mc_regs	,	V_57
ARRAY_MODE	,	F_36
cik_default_size	,	V_355
LC_REVERSE_RCVR	,	V_1229
pdev	,	V_209
drm_encoder	,	V_1021
u32	,	T_1
mc	,	V_339
dce8_data_return_bandwidth	,	F_354
me	,	V_48
SM_MODE_MASK	,	V_731
radeon_semaphore	,	V_296
data_return_bandwidth	,	V_1073
RMX_OFF	,	V_1112
IH_REQ_NONSNOOP_EN	,	V_881
CP_ENDIAN_SWAP	,	V_353
num_pipe	,	V_407
spin_lock_irqsave	,	F_5
IH_DUMMY_RD_OVERRIDE	,	V_880
SX_BUSY	,	V_501
CGLS_EN	,	V_720
RADEON_PG_SUPPORT_GFX_DMG	,	V_807
cik_hdp_flush_cp_ring_emit	,	F_76
num_heads	,	V_1088
max_lw	,	V_1157
num_loops	,	V_314
cik_ib_parse	,	F_192
dc_latency	,	V_1086
ADDR_SURF_P8_32x32_8x16	,	V_158
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_867
to_radeon_connector	,	F_338
KB_RLC_UCODE_SIZE	,	V_100
bpc	,	V_1030
dfixed_mul	,	F_351
ADDR_SURF_DEPTH_MICRO_TILING	,	V_129
CP_ME2_PIPE1_INT_CNTL	,	V_856
PA_SC_ENHANCE	,	V_263
max_me	,	V_782
radeon_fence_driver_fini	,	F_330
RLC_DRIVER_DMA_STATUS	,	V_709
"radeon/%s_rlc.bin"	,	L_14
cik_pciep_rreg	,	F_4
bpp	,	V_1075
cik_enable_sdma_mgls	,	F_217
si_init_uvd_internal_cg	,	F_227
BACKEND_DISABLE_SHIFT	,	V_180
dev_warn	,	F_131
R600_RING_TYPE_DMA_INDEX	,	V_929
dce8_program_fmt	,	F_334
control	,	V_313
FAULT_VMID_SHIFT	,	V_664
MAX_PU_CU_MASK	,	V_804
srbm_mutex	,	V_390
u64	,	T_5
CP_ME_RAM_WADDR	,	V_349
MEC_ME2_HALT	,	V_397
pm	,	V_991
disp_clk	,	V_1070
bridge_pos	,	V_1141
cik_gpu_init	,	F_52
GB_TILE_MODE0	,	V_145
CP_MEM_SLP_CNTL	,	V_725
LC_ALLOW_PDWN_IN_L23	,	V_1215
MISC_CLK_CTRL	,	V_1219
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_645
"read"	,	L_78
cik_cp_compute_load_microcode	,	F_126
radeon_ring_fini	,	F_111
LATENCY_LOW_WATERMARK	,	F_367
vram_start	,	V_576
"Wait for MC idle timed out !\n"	,	L_73
cik_init_golden_registers	,	F_10
src_data	,	V_978
radeon_connector_dither	,	V_1031
cik_cp_compute_enable	,	F_125
WREG32_SMC	,	F_260
CG_CLKPIN_CNTL	,	V_42
srbm_soft_reset	,	V_538
MC_CG_ENABLE	,	V_745
"IH: HPD2\n"	,	L_118
vblank_sync	,	V_992
radeon_aspm	,	V_1188
MEMORY_CLIENT_ID_MASK	,	V_671
CIK_WB_CP1_WPTR_OFFSET	,	V_460
"radeon/%s_me.bin"	,	L_11
device	,	V_210
RLC_MC_CNTL	,	V_705
ring_index	,	V_307
PACKET3_NOP	,	V_1008
PACKET3_INDIRECT_BUFFER	,	V_332
__be32	,	T_2
LC_FORCE_DIS_SW_SPEED_CHANGE	,	V_1182
BIF_FB_EN	,	V_212
radeon_bo_pin	,	F_138
cik_mec_fini	,	F_135
cg_flags	,	V_711
se	,	V_794
SOFT_RESET_SEM	,	V_551
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_641
sh	,	V_795
THERM_INTH_MASK	,	V_923
RLC_UCODE_CNTL	,	V_706
atomic_read	,	F_259
u8	,	T_7
radeon_atombios_fini	,	F_332
radeon_uvd_init	,	F_318
LC_OPERATING_LINK_WIDTH_MASK	,	V_1164
LC_L0S_INACTIVITY	,	F_380
uint32_t	,	T_4
ADDR_SURF_P4_8x16	,	V_163
SECT_CONTEXT	,	V_835
DEEP_SLEEP_CLK_SEL	,	F_390
chip_name	,	V_80
buf	,	V_418
radeon_ib_schedule	,	F_102
MCD_BUSY	,	V_532
orig	,	V_690
sect	,	V_830
LC_FORCE_EN_SW_SPEED_CHANGE	,	V_1180
WREG32_UVD_CTX	,	F_220
ring_id	,	V_979
NOOFBANK_SHIFT	,	V_227
hqd_gpu_addr	,	V_414
WPTR_POLL_EN	,	V_430
radeon_ring_lock	,	F_70
bus	,	V_1139
lnkcap	,	V_1210
radeon_device	,	V_1
pflip	,	V_932
MEMORY_CLIENT_ID_SHIFT	,	V_670
radeon_ib_free	,	F_103
MC_SHARED_CHMAP	,	V_215
evergreen_mc_stop	,	F_156
hotplug_work	,	V_999
ARRAY_1D_TILED_THIN1	,	V_135
cik_mec_init	,	F_136
CP_RB_WPTR_POLL_CNTL	,	V_823
pci_set_master	,	F_256
grbm_soft_reset	,	V_537
drm_display_mode	,	V_1048
radeon_ring_init	,	F_288
vram_base_offset	,	V_659
LB_D1_VBLANK_INTERRUPT	,	V_950
max_gprs	,	V_200
DC_HPDx_INT_EN	,	V_920
cik_fence_gfx_ring_emit	,	F_80
"  SRBM_STATUS=0x%08X\n"	,	L_51
ADDR_SURF_MACRO_ASPECT_2	,	V_148
radeon_pm_fini	,	F_326
ADDR_SURF_MACRO_ASPECT_1	,	V_152
ADDR_SURF_MACRO_ASPECT_4	,	V_159
bit_width	,	V_173
CP_CPF_BUSY_STAT	,	V_491
ADDR_SURF_P8_32x32_16x16	,	V_157
vm	,	V_334
ADDR_SURF_TILE_SPLIT_1KB	,	V_124
ADDR_SURF_TILE_SPLIT_64B	,	V_131
CAYMAN_RING_TYPE_CP1_INDEX	,	V_276
radeon_wb_fini	,	F_323
NUM_BANKS	,	F_44
cik_cp_enable	,	F_143
MC_SHARED_BLACKOUT_CNTL	,	V_71
VGT_BUSY	,	V_503
ENABLE_CONTEXT	,	V_627
queue_hotplug	,	V_983
radeon_irq_kms_init	,	F_286
wb	,	V_328
mqd_gpu_addr	,	V_415
RB_NO_UPDATE	,	V_383
SE_INDEX	,	F_47
CGCG_OVERRIDE_0	,	V_716
tile_config	,	V_225
CNTX_BUSY_INT_ENABLE	,	V_677
wm	,	V_1059
cik_irq_fini	,	F_264
cik_enable_gfx_dynamic_mgpg	,	F_240
VTX_DONE_DELAY	,	F_57
cik_vm_flush	,	F_196
"KAVERI"	,	L_6
tile_mode_array	,	V_144
PCI_EXP_LNKCAP	,	V_1211
rv515_vga_render_disable	,	F_172
radeon_mc_wait_for_idle	,	F_171
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_368
"si_irq_set: sw int cp1 invalid me %d\n"	,	L_83
dma_cntl1	,	V_914
RB_OVERFLOW	,	V_973
INSTANCE_BROADCAST_WRITES	,	V_169
HDP_MISC_CNTL	,	V_258
dev_info	,	F_149
CTF_TEMP_MASK	,	V_6
"IH: D4 vline\n"	,	L_112
dfixed_trunc	,	F_352
PACKET3_CLEAR_STATE	,	V_363
cik_pcie_gart_fini	,	F_189
radeon_wb_init	,	F_282
cik_enable_gds_pg	,	F_231
reg_count	,	V_836
r600_ih_ring_fini	,	F_252
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_619
SPI_BUSY	,	V_507
IH_RB_WPTR_ADDR_HI	,	V_888
"cik_irq_set: hpd 4\n"	,	L_98
MC_WRREQ_CREDIT	,	F_253
actual_temp	,	V_4
ring_int	,	V_928
aper_base	,	V_595
VM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_629
PACKET3_SEM_SEL_WAIT	,	V_300
CP_MAX_CONTEXT	,	V_352
radeon_semaphore_free	,	F_91
GRBM_RQ_PENDING	,	V_525
TRAP_ENABLE	,	V_850
chansize	,	V_588
MPLL_CLKOUT_SEL_MASK	,	V_1226
RLC_CLEAR_STATE_DESCRIPTOR_OFFSET	,	V_811
RLC_PG_DELAY_2	,	V_826
SRBM_STATUS	,	V_484
radeon_irq_kms_fini	,	F_287
RADEON_PG_SUPPORT_GFX_PG	,	V_789
CTF_TEMP_SHIFT	,	V_7
usec_timeout	,	V_76
radeon_vm	,	V_673
kfree	,	F_333
out	,	V_103
SH_INDEX	,	F_46
SOFT_RESET_SDMA1	,	V_548
cik_program_aspm	,	F_279
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_540
radeon_update_display_priority	,	F_370
cp_table_gpu_addr	,	V_822
si_vram_gtt_location	,	F_176
copy	,	V_309
radeon_pm_init	,	F_315
PA_SC_RASTER_CONFIG	,	V_190
MCB_NON_DISPLAY_BUSY	,	V_530
evergreen_mc_resume	,	F_158
MC_WR_CLEAN_CNT	,	F_254
HDP_MEM_POWER_LS	,	V_762
BONAIRE_RLC_UCODE_SIZE	,	V_95
DISABLE_CP_PG	,	V_778
RADEON_RESET_DMA	,	V_517
EINVAL	,	V_62
ADDR_SURF_P2	,	V_165
robj	,	V_601
RADEON_RESET_MC	,	V_533
MEQ1_START	,	F_55
cik_irq_init	,	F_250
self	,	V_1140
NOOFCHAN_SHIFT	,	V_593
src_offset	,	V_303
LC_RENEGOTIATE_EN	,	V_1172
queue	,	V_50
VMC_BUSY	,	V_527
GRBM_INT_CNTL	,	V_859
SCRATCH_ADDR	,	V_371
data	,	V_74
cik_exit_rlc_safe_mode	,	F_204
rb_addr	,	V_366
table_addr	,	V_622
LC_DETECTED_LINK_WIDTH_MASK	,	V_1162
lower_32_bits	,	F_94
PCIE_P_CNTL	,	V_1194
"  CP_STAT = 0x%08x\n"	,	L_55
"IH: D1 vline\n"	,	L_105
cik_suspend	,	F_298
"VM fault (0x%02x, vmid %d) at page %u, %s from '%s' (0x%08x) (%d)\n"	,	L_76
"cik_sdma: Bogus length %zu in firmware \"%s\"\n"	,	L_17
RLC_MEM_SLP_CNTL	,	V_738
IH_RB_WPTR_ADDR_LO	,	V_886
to_radeon_crtc	,	F_336
cik_startup	,	F_277
"radeon: cp failed to lock ring %d (%d).\n"	,	L_26
PACKET3_SET_BASE	,	V_356
cik_update_rlc	,	F_200
kalindi_golden_common_registers	,	V_24
"radeon/%s_ce.bin"	,	L_12
pci_resource_start	,	F_174
"GPU fault detected: %d 0x%08x\n"	,	L_124
radeon_gart_restore	,	F_182
"IH: HPD6\n"	,	L_122
VM_CONTEXT1_CNTL	,	V_636
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_359
SDMA0_STATUS_REG	,	V_486
CP_INT_CNTL_RING0	,	V_676
DISP_INTERRUPT_STATUS_CONTINUE	,	V_939
"GRBM_SOFT_RESET=0x%08X\n"	,	L_70
hawaii_mgcg_cgcg_init	,	V_32
STATIC_PER_CU_PG_ENABLE	,	V_806
"Failed to load firmware!\n"	,	L_147
cik_pcie_gart_enable	,	F_179
radeon_get_bios	,	F_307
ref_and_mask	,	V_275
SC_FRONTEND_PRIM_FIFO_SIZE	,	F_58
DOORBELL_OFFSET	,	F_142
kv_get_temp	,	F_3
ready	,	V_344
radeon_atombios_init	,	F_309
GMCON_RENG_EXECUTE	,	V_559
DC_HPD3_INT_CONTROL	,	V_872
TIME_STAMP_INT_ENABLE	,	V_921
cik_create_bitmask	,	F_48
readl	,	F_15
SH_MEM_CONFIG	,	V_650
dma_cntl	,	V_913
BONAIRE_SMC_UCODE_SIZE	,	V_97
MC_VMID	,	F_255
mqd_obj	,	V_402
dce8_dmif_request_bandwidth	,	F_355
SLV_MEM_LS_EN	,	V_756
cik_get_number_of_dram_channels	,	F_347
RENG_EXECUTE_ON_PWR_UP	,	V_564
