
OverDriverPedal_SW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037d4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08003894  08003894  00013894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038b0  080038b0  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  080038b0  080038b0  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  080038b0  080038b0  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038b0  080038b0  000138b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038b4  080038b4  000138b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  080038b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  20000008  080038c0  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  080038c0  00020180  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b658  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ff6  00000000  00000000  0002b688  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b80  00000000  00000000  0002d680  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a48  00000000  00000000  0002e200  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00011c5f  00000000  00000000  0002ec48  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000abbf  00000000  00000000  000408a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006ade2  00000000  00000000  0004b466  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b6248  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002734  00000000  00000000  000b62c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000008 	.word	0x20000008
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800387c 	.word	0x0800387c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000000c 	.word	0x2000000c
 8000104:	0800387c 	.word	0x0800387c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000226:	003b      	movs	r3, r7
 8000228:	0018      	movs	r0, r3
 800022a:	2308      	movs	r3, #8
 800022c:	001a      	movs	r2, r3
 800022e:	2100      	movs	r1, #0
 8000230:	f003 fb1c 	bl	800386c <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 8000234:	4b2a      	ldr	r3, [pc, #168]	; (80002e0 <MX_ADC_Init+0xc0>)
 8000236:	4a2b      	ldr	r2, [pc, #172]	; (80002e4 <MX_ADC_Init+0xc4>)
 8000238:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800023a:	4b29      	ldr	r3, [pc, #164]	; (80002e0 <MX_ADC_Init+0xc0>)
 800023c:	2200      	movs	r2, #0
 800023e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000240:	4b27      	ldr	r3, [pc, #156]	; (80002e0 <MX_ADC_Init+0xc0>)
 8000242:	2280      	movs	r2, #128	; 0x80
 8000244:	05d2      	lsls	r2, r2, #23
 8000246:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000248:	4b25      	ldr	r3, [pc, #148]	; (80002e0 <MX_ADC_Init+0xc0>)
 800024a:	2200      	movs	r2, #0
 800024c:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800024e:	4b24      	ldr	r3, [pc, #144]	; (80002e0 <MX_ADC_Init+0xc0>)
 8000250:	2200      	movs	r2, #0
 8000252:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000254:	4b22      	ldr	r3, [pc, #136]	; (80002e0 <MX_ADC_Init+0xc0>)
 8000256:	2201      	movs	r2, #1
 8000258:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800025a:	4b21      	ldr	r3, [pc, #132]	; (80002e0 <MX_ADC_Init+0xc0>)
 800025c:	2200      	movs	r2, #0
 800025e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000260:	4b1f      	ldr	r3, [pc, #124]	; (80002e0 <MX_ADC_Init+0xc0>)
 8000262:	2220      	movs	r2, #32
 8000264:	2101      	movs	r1, #1
 8000266:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000268:	4b1d      	ldr	r3, [pc, #116]	; (80002e0 <MX_ADC_Init+0xc0>)
 800026a:	2221      	movs	r2, #33	; 0x21
 800026c:	2100      	movs	r1, #0
 800026e:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000270:	4b1b      	ldr	r3, [pc, #108]	; (80002e0 <MX_ADC_Init+0xc0>)
 8000272:	2200      	movs	r2, #0
 8000274:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000276:	4b1a      	ldr	r3, [pc, #104]	; (80002e0 <MX_ADC_Init+0xc0>)
 8000278:	22c2      	movs	r2, #194	; 0xc2
 800027a:	32ff      	adds	r2, #255	; 0xff
 800027c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 800027e:	4b18      	ldr	r3, [pc, #96]	; (80002e0 <MX_ADC_Init+0xc0>)
 8000280:	222c      	movs	r2, #44	; 0x2c
 8000282:	2101      	movs	r1, #1
 8000284:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000286:	4b16      	ldr	r3, [pc, #88]	; (80002e0 <MX_ADC_Init+0xc0>)
 8000288:	2204      	movs	r2, #4
 800028a:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800028c:	4b14      	ldr	r3, [pc, #80]	; (80002e0 <MX_ADC_Init+0xc0>)
 800028e:	2280      	movs	r2, #128	; 0x80
 8000290:	0152      	lsls	r2, r2, #5
 8000292:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000294:	4b12      	ldr	r3, [pc, #72]	; (80002e0 <MX_ADC_Init+0xc0>)
 8000296:	2200      	movs	r2, #0
 8000298:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 800029a:	4b11      	ldr	r3, [pc, #68]	; (80002e0 <MX_ADC_Init+0xc0>)
 800029c:	2200      	movs	r2, #0
 800029e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80002a0:	4b0f      	ldr	r3, [pc, #60]	; (80002e0 <MX_ADC_Init+0xc0>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80002a6:	4b0e      	ldr	r3, [pc, #56]	; (80002e0 <MX_ADC_Init+0xc0>)
 80002a8:	0018      	movs	r0, r3
 80002aa:	f000 fd67 	bl	8000d7c <HAL_ADC_Init>
 80002ae:	1e03      	subs	r3, r0, #0
 80002b0:	d001      	beq.n	80002b6 <MX_ADC_Init+0x96>
  {
    Error_Handler();
 80002b2:	f000 fa2d 	bl	8000710 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80002b6:	003b      	movs	r3, r7
 80002b8:	4a0b      	ldr	r2, [pc, #44]	; (80002e8 <MX_ADC_Init+0xc8>)
 80002ba:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80002bc:	003b      	movs	r3, r7
 80002be:	2280      	movs	r2, #128	; 0x80
 80002c0:	0152      	lsls	r2, r2, #5
 80002c2:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80002c4:	003a      	movs	r2, r7
 80002c6:	4b06      	ldr	r3, [pc, #24]	; (80002e0 <MX_ADC_Init+0xc0>)
 80002c8:	0011      	movs	r1, r2
 80002ca:	0018      	movs	r0, r3
 80002cc:	f000 ff64 	bl	8001198 <HAL_ADC_ConfigChannel>
 80002d0:	1e03      	subs	r3, r0, #0
 80002d2:	d001      	beq.n	80002d8 <MX_ADC_Init+0xb8>
  {
    Error_Handler();
 80002d4:	f000 fa1c 	bl	8000710 <Error_Handler>
  }

}
 80002d8:	46c0      	nop			; (mov r8, r8)
 80002da:	46bd      	mov	sp, r7
 80002dc:	b002      	add	sp, #8
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	20000074 	.word	0x20000074
 80002e4:	40012400 	.word	0x40012400
 80002e8:	1c000080 	.word	0x1c000080

080002ec <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b088      	sub	sp, #32
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002f4:	230c      	movs	r3, #12
 80002f6:	18fb      	adds	r3, r7, r3
 80002f8:	0018      	movs	r0, r3
 80002fa:	2314      	movs	r3, #20
 80002fc:	001a      	movs	r2, r3
 80002fe:	2100      	movs	r1, #0
 8000300:	f003 fab4 	bl	800386c <memset>
  if(adcHandle->Instance==ADC1)
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4a29      	ldr	r2, [pc, #164]	; (80003b0 <HAL_ADC_MspInit+0xc4>)
 800030a:	4293      	cmp	r3, r2
 800030c:	d14c      	bne.n	80003a8 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800030e:	4b29      	ldr	r3, [pc, #164]	; (80003b4 <HAL_ADC_MspInit+0xc8>)
 8000310:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000312:	4b28      	ldr	r3, [pc, #160]	; (80003b4 <HAL_ADC_MspInit+0xc8>)
 8000314:	2180      	movs	r1, #128	; 0x80
 8000316:	0089      	lsls	r1, r1, #2
 8000318:	430a      	orrs	r2, r1
 800031a:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800031c:	4b25      	ldr	r3, [pc, #148]	; (80003b4 <HAL_ADC_MspInit+0xc8>)
 800031e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000320:	4b24      	ldr	r3, [pc, #144]	; (80003b4 <HAL_ADC_MspInit+0xc8>)
 8000322:	2101      	movs	r1, #1
 8000324:	430a      	orrs	r2, r1
 8000326:	62da      	str	r2, [r3, #44]	; 0x2c
 8000328:	4b22      	ldr	r3, [pc, #136]	; (80003b4 <HAL_ADC_MspInit+0xc8>)
 800032a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800032c:	2201      	movs	r2, #1
 800032e:	4013      	ands	r3, r2
 8000330:	60bb      	str	r3, [r7, #8]
 8000332:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration    
    PA7     ------> ADC_IN7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000334:	210c      	movs	r1, #12
 8000336:	187b      	adds	r3, r7, r1
 8000338:	2280      	movs	r2, #128	; 0x80
 800033a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800033c:	187b      	adds	r3, r7, r1
 800033e:	2203      	movs	r2, #3
 8000340:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000342:	187b      	adds	r3, r7, r1
 8000344:	2200      	movs	r2, #0
 8000346:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000348:	187a      	adds	r2, r7, r1
 800034a:	23a0      	movs	r3, #160	; 0xa0
 800034c:	05db      	lsls	r3, r3, #23
 800034e:	0011      	movs	r1, r2
 8000350:	0018      	movs	r0, r3
 8000352:	f001 fb3d 	bl	80019d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000356:	4b18      	ldr	r3, [pc, #96]	; (80003b8 <HAL_ADC_MspInit+0xcc>)
 8000358:	4a18      	ldr	r2, [pc, #96]	; (80003bc <HAL_ADC_MspInit+0xd0>)
 800035a:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 800035c:	4b16      	ldr	r3, [pc, #88]	; (80003b8 <HAL_ADC_MspInit+0xcc>)
 800035e:	2200      	movs	r2, #0
 8000360:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000362:	4b15      	ldr	r3, [pc, #84]	; (80003b8 <HAL_ADC_MspInit+0xcc>)
 8000364:	2200      	movs	r2, #0
 8000366:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000368:	4b13      	ldr	r3, [pc, #76]	; (80003b8 <HAL_ADC_MspInit+0xcc>)
 800036a:	2200      	movs	r2, #0
 800036c:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 800036e:	4b12      	ldr	r3, [pc, #72]	; (80003b8 <HAL_ADC_MspInit+0xcc>)
 8000370:	2280      	movs	r2, #128	; 0x80
 8000372:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000374:	4b10      	ldr	r3, [pc, #64]	; (80003b8 <HAL_ADC_MspInit+0xcc>)
 8000376:	2200      	movs	r2, #0
 8000378:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800037a:	4b0f      	ldr	r3, [pc, #60]	; (80003b8 <HAL_ADC_MspInit+0xcc>)
 800037c:	2200      	movs	r2, #0
 800037e:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000380:	4b0d      	ldr	r3, [pc, #52]	; (80003b8 <HAL_ADC_MspInit+0xcc>)
 8000382:	2220      	movs	r2, #32
 8000384:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000386:	4b0c      	ldr	r3, [pc, #48]	; (80003b8 <HAL_ADC_MspInit+0xcc>)
 8000388:	2200      	movs	r2, #0
 800038a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800038c:	4b0a      	ldr	r3, [pc, #40]	; (80003b8 <HAL_ADC_MspInit+0xcc>)
 800038e:	0018      	movs	r0, r3
 8000390:	f001 f964 	bl	800165c <HAL_DMA_Init>
 8000394:	1e03      	subs	r3, r0, #0
 8000396:	d001      	beq.n	800039c <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8000398:	f000 f9ba 	bl	8000710 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	4a06      	ldr	r2, [pc, #24]	; (80003b8 <HAL_ADC_MspInit+0xcc>)
 80003a0:	64da      	str	r2, [r3, #76]	; 0x4c
 80003a2:	4b05      	ldr	r3, [pc, #20]	; (80003b8 <HAL_ADC_MspInit+0xcc>)
 80003a4:	687a      	ldr	r2, [r7, #4]
 80003a6:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80003a8:	46c0      	nop			; (mov r8, r8)
 80003aa:	46bd      	mov	sp, r7
 80003ac:	b008      	add	sp, #32
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	40012400 	.word	0x40012400
 80003b4:	40021000 	.word	0x40021000
 80003b8:	2000002c 	.word	0x2000002c
 80003bc:	40020008 	.word	0x40020008

080003c0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003c6:	4b0c      	ldr	r3, [pc, #48]	; (80003f8 <MX_DMA_Init+0x38>)
 80003c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80003ca:	4b0b      	ldr	r3, [pc, #44]	; (80003f8 <MX_DMA_Init+0x38>)
 80003cc:	2101      	movs	r1, #1
 80003ce:	430a      	orrs	r2, r1
 80003d0:	631a      	str	r2, [r3, #48]	; 0x30
 80003d2:	4b09      	ldr	r3, [pc, #36]	; (80003f8 <MX_DMA_Init+0x38>)
 80003d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003d6:	2201      	movs	r2, #1
 80003d8:	4013      	ands	r3, r2
 80003da:	607b      	str	r3, [r7, #4]
 80003dc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80003de:	2200      	movs	r2, #0
 80003e0:	2101      	movs	r1, #1
 80003e2:	2009      	movs	r0, #9
 80003e4:	f001 f908 	bl	80015f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80003e8:	2009      	movs	r0, #9
 80003ea:	f001 f91a 	bl	8001622 <HAL_NVIC_EnableIRQ>

}
 80003ee:	46c0      	nop			; (mov r8, r8)
 80003f0:	46bd      	mov	sp, r7
 80003f2:	b002      	add	sp, #8
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	46c0      	nop			; (mov r8, r8)
 80003f8:	40021000 	.word	0x40021000

080003fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003fc:	b590      	push	{r4, r7, lr}
 80003fe:	b089      	sub	sp, #36	; 0x24
 8000400:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000402:	240c      	movs	r4, #12
 8000404:	193b      	adds	r3, r7, r4
 8000406:	0018      	movs	r0, r3
 8000408:	2314      	movs	r3, #20
 800040a:	001a      	movs	r2, r3
 800040c:	2100      	movs	r1, #0
 800040e:	f003 fa2d 	bl	800386c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000412:	4b28      	ldr	r3, [pc, #160]	; (80004b4 <MX_GPIO_Init+0xb8>)
 8000414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000416:	4b27      	ldr	r3, [pc, #156]	; (80004b4 <MX_GPIO_Init+0xb8>)
 8000418:	2104      	movs	r1, #4
 800041a:	430a      	orrs	r2, r1
 800041c:	62da      	str	r2, [r3, #44]	; 0x2c
 800041e:	4b25      	ldr	r3, [pc, #148]	; (80004b4 <MX_GPIO_Init+0xb8>)
 8000420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000422:	2204      	movs	r2, #4
 8000424:	4013      	ands	r3, r2
 8000426:	60bb      	str	r3, [r7, #8]
 8000428:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042a:	4b22      	ldr	r3, [pc, #136]	; (80004b4 <MX_GPIO_Init+0xb8>)
 800042c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800042e:	4b21      	ldr	r3, [pc, #132]	; (80004b4 <MX_GPIO_Init+0xb8>)
 8000430:	2101      	movs	r1, #1
 8000432:	430a      	orrs	r2, r1
 8000434:	62da      	str	r2, [r3, #44]	; 0x2c
 8000436:	4b1f      	ldr	r3, [pc, #124]	; (80004b4 <MX_GPIO_Init+0xb8>)
 8000438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800043a:	2201      	movs	r2, #1
 800043c:	4013      	ands	r3, r2
 800043e:	607b      	str	r3, [r7, #4]
 8000440:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLEAN_ENABLE_Pin|FX_ENABLE_Pin, GPIO_PIN_RESET);
 8000442:	23c0      	movs	r3, #192	; 0xc0
 8000444:	021b      	lsls	r3, r3, #8
 8000446:	481c      	ldr	r0, [pc, #112]	; (80004b8 <MX_GPIO_Init+0xbc>)
 8000448:	2200      	movs	r2, #0
 800044a:	0019      	movs	r1, r3
 800044c:	f001 fc26 	bl	8001c9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = CLEAN_ENABLE_Pin|FX_ENABLE_Pin;
 8000450:	193b      	adds	r3, r7, r4
 8000452:	22c0      	movs	r2, #192	; 0xc0
 8000454:	0212      	lsls	r2, r2, #8
 8000456:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000458:	193b      	adds	r3, r7, r4
 800045a:	2201      	movs	r2, #1
 800045c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800045e:	193b      	adds	r3, r7, r4
 8000460:	2201      	movs	r2, #1
 8000462:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000464:	0021      	movs	r1, r4
 8000466:	193b      	adds	r3, r7, r4
 8000468:	2200      	movs	r2, #0
 800046a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800046c:	000c      	movs	r4, r1
 800046e:	187b      	adds	r3, r7, r1
 8000470:	4a11      	ldr	r2, [pc, #68]	; (80004b8 <MX_GPIO_Init+0xbc>)
 8000472:	0019      	movs	r1, r3
 8000474:	0010      	movs	r0, r2
 8000476:	f001 faab 	bl	80019d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FOOTSW_EXTI4_Pin;
 800047a:	0021      	movs	r1, r4
 800047c:	187b      	adds	r3, r7, r1
 800047e:	2210      	movs	r2, #16
 8000480:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000482:	187b      	adds	r3, r7, r1
 8000484:	4a0d      	ldr	r2, [pc, #52]	; (80004bc <MX_GPIO_Init+0xc0>)
 8000486:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000488:	187b      	adds	r3, r7, r1
 800048a:	2201      	movs	r2, #1
 800048c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(FOOTSW_EXTI4_GPIO_Port, &GPIO_InitStruct);
 800048e:	187a      	adds	r2, r7, r1
 8000490:	23a0      	movs	r3, #160	; 0xa0
 8000492:	05db      	lsls	r3, r3, #23
 8000494:	0011      	movs	r1, r2
 8000496:	0018      	movs	r0, r3
 8000498:	f001 fa9a 	bl	80019d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800049c:	2200      	movs	r2, #0
 800049e:	2100      	movs	r1, #0
 80004a0:	2007      	movs	r0, #7
 80004a2:	f001 f8a9 	bl	80015f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80004a6:	2007      	movs	r0, #7
 80004a8:	f001 f8bb 	bl	8001622 <HAL_NVIC_EnableIRQ>

}
 80004ac:	46c0      	nop			; (mov r8, r8)
 80004ae:	46bd      	mov	sp, r7
 80004b0:	b009      	add	sp, #36	; 0x24
 80004b2:	bd90      	pop	{r4, r7, pc}
 80004b4:	40021000 	.word	0x40021000
 80004b8:	50000800 	.word	0x50000800
 80004bc:	10210000 	.word	0x10210000

080004c0 <MX_LPTIM1_Init>:

LPTIM_HandleTypeDef hlptim1;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0

  hlptim1.Instance = LPTIM1;
 80004c4:	4b0f      	ldr	r3, [pc, #60]	; (8000504 <MX_LPTIM1_Init+0x44>)
 80004c6:	4a10      	ldr	r2, [pc, #64]	; (8000508 <MX_LPTIM1_Init+0x48>)
 80004c8:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80004ca:	4b0e      	ldr	r3, [pc, #56]	; (8000504 <MX_LPTIM1_Init+0x44>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80004d0:	4b0c      	ldr	r3, [pc, #48]	; (8000504 <MX_LPTIM1_Init+0x44>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80004d6:	4b0b      	ldr	r3, [pc, #44]	; (8000504 <MX_LPTIM1_Init+0x44>)
 80004d8:	4a0c      	ldr	r2, [pc, #48]	; (800050c <MX_LPTIM1_Init+0x4c>)
 80004da:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80004dc:	4b09      	ldr	r3, [pc, #36]	; (8000504 <MX_LPTIM1_Init+0x44>)
 80004de:	2200      	movs	r2, #0
 80004e0:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80004e2:	4b08      	ldr	r3, [pc, #32]	; (8000504 <MX_LPTIM1_Init+0x44>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80004e8:	4b06      	ldr	r3, [pc, #24]	; (8000504 <MX_LPTIM1_Init+0x44>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80004ee:	4b05      	ldr	r3, [pc, #20]	; (8000504 <MX_LPTIM1_Init+0x44>)
 80004f0:	0018      	movs	r0, r3
 80004f2:	f001 fc29 	bl	8001d48 <HAL_LPTIM_Init>
 80004f6:	1e03      	subs	r3, r0, #0
 80004f8:	d001      	beq.n	80004fe <MX_LPTIM1_Init+0x3e>
  {
    Error_Handler();
 80004fa:	f000 f909 	bl	8000710 <Error_Handler>
  }

}
 80004fe:	46c0      	nop			; (mov r8, r8)
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	200000d0 	.word	0x200000d0
 8000508:	40007c00 	.word	0x40007c00
 800050c:	0000ffff 	.word	0x0000ffff

08000510 <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]

  if(lptimHandle->Instance==LPTIM1)
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a0a      	ldr	r2, [pc, #40]	; (8000548 <HAL_LPTIM_MspInit+0x38>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d10e      	bne.n	8000540 <HAL_LPTIM_MspInit+0x30>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8000522:	4b0a      	ldr	r3, [pc, #40]	; (800054c <HAL_LPTIM_MspInit+0x3c>)
 8000524:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000526:	4b09      	ldr	r3, [pc, #36]	; (800054c <HAL_LPTIM_MspInit+0x3c>)
 8000528:	2180      	movs	r1, #128	; 0x80
 800052a:	0609      	lsls	r1, r1, #24
 800052c:	430a      	orrs	r2, r1
 800052e:	639a      	str	r2, [r3, #56]	; 0x38

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8000530:	2200      	movs	r2, #0
 8000532:	2100      	movs	r1, #0
 8000534:	200d      	movs	r0, #13
 8000536:	f001 f85f 	bl	80015f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 800053a:	200d      	movs	r0, #13
 800053c:	f001 f871 	bl	8001622 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8000540:	46c0      	nop			; (mov r8, r8)
 8000542:	46bd      	mov	sp, r7
 8000544:	b002      	add	sp, #8
 8000546:	bd80      	pop	{r7, pc}
 8000548:	40007c00 	.word	0x40007c00
 800054c:	40021000 	.word	0x40021000

08000550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000554:	f000 fbb2 	bl	8000cbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000558:	f000 f868 	bl	800062c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800055c:	f7ff ff4e 	bl	80003fc <MX_GPIO_Init>
  MX_DMA_Init();
 8000560:	f7ff ff2e 	bl	80003c0 <MX_DMA_Init>
  MX_TIM2_Init();
 8000564:	f000 fa16 	bl	8000994 <MX_TIM2_Init>
  MX_TIM21_Init();
 8000568:	f000 fa86 	bl	8000a78 <MX_TIM21_Init>
  MX_ADC_Init();
 800056c:	f7ff fe58 	bl	8000220 <MX_ADC_Init>
  MX_LPTIM1_Init();
 8000570:	f7ff ffa6 	bl	80004c0 <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */

  // start PWM outputs
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000574:	4b24      	ldr	r3, [pc, #144]	; (8000608 <main+0xb8>)
 8000576:	2100      	movs	r1, #0
 8000578:	0018      	movs	r0, r3
 800057a:	f002 fc5d 	bl	8002e38 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800057e:	4b22      	ldr	r3, [pc, #136]	; (8000608 <main+0xb8>)
 8000580:	2104      	movs	r1, #4
 8000582:	0018      	movs	r0, r3
 8000584:	f002 fc58 	bl	8002e38 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000588:	4b1f      	ldr	r3, [pc, #124]	; (8000608 <main+0xb8>)
 800058a:	2108      	movs	r1, #8
 800058c:	0018      	movs	r0, r3
 800058e:	f002 fc53 	bl	8002e38 <HAL_TIM_PWM_Start>

  // init PWM to 50% duty
  TIM2->ARR = 8191;
 8000592:	2380      	movs	r3, #128	; 0x80
 8000594:	05db      	lsls	r3, r3, #23
 8000596:	4a1d      	ldr	r2, [pc, #116]	; (800060c <main+0xbc>)
 8000598:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM2->CCR1 = 0;
 800059a:	2380      	movs	r3, #128	; 0x80
 800059c:	05db      	lsls	r3, r3, #23
 800059e:	2200      	movs	r2, #0
 80005a0:	635a      	str	r2, [r3, #52]	; 0x34
  TIM2->CCR2 = 0;
 80005a2:	2380      	movs	r3, #128	; 0x80
 80005a4:	05db      	lsls	r3, r3, #23
 80005a6:	2200      	movs	r2, #0
 80005a8:	639a      	str	r2, [r3, #56]	; 0x38
  TIM2->CCR3 = 0;
 80005aa:	2380      	movs	r3, #128	; 0x80
 80005ac:	05db      	lsls	r3, r3, #23
 80005ae:	2200      	movs	r2, #0
 80005b0:	63da      	str	r2, [r3, #60]	; 0x3c

  // debounce timer
  HAL_TIM_Base_Start_IT(&htim21);
 80005b2:	4b17      	ldr	r3, [pc, #92]	; (8000610 <main+0xc0>)
 80005b4:	0018      	movs	r0, r3
 80005b6:	f002 fbf1 	bl	8002d9c <HAL_TIM_Base_Start_IT>

  HAL_LPTIM_Counter_Start_IT(&hlptim1, LED_PERIOD_LIMIT);
 80005ba:	4a16      	ldr	r2, [pc, #88]	; (8000614 <main+0xc4>)
 80005bc:	4b16      	ldr	r3, [pc, #88]	; (8000618 <main+0xc8>)
 80005be:	0011      	movs	r1, r2
 80005c0:	0018      	movs	r0, r3
 80005c2:	f001 fc41 	bl	8001e48 <HAL_LPTIM_Counter_Start_IT>
  LPTIM1->CFGR |= LPTIM_CFGR_PRESC_0 | LPTIM_CFGR_PRESC_1 | LPTIM_CFGR_PRESC_2;
 80005c6:	4b15      	ldr	r3, [pc, #84]	; (800061c <main+0xcc>)
 80005c8:	68da      	ldr	r2, [r3, #12]
 80005ca:	4b14      	ldr	r3, [pc, #80]	; (800061c <main+0xcc>)
 80005cc:	21e0      	movs	r1, #224	; 0xe0
 80005ce:	0109      	lsls	r1, r1, #4
 80005d0:	430a      	orrs	r2, r1
 80005d2:	60da      	str	r2, [r3, #12]
  LPTIM1->ARR = 1536;
 80005d4:	4b11      	ldr	r3, [pc, #68]	; (800061c <main+0xcc>)
 80005d6:	22c0      	movs	r2, #192	; 0xc0
 80005d8:	00d2      	lsls	r2, r2, #3
 80005da:	619a      	str	r2, [r3, #24]

  // init bypass switch (clean signal default)
  HAL_GPIO_WritePin(CLEAN_ENABLE_GPIO_Port, CLEAN_ENABLE_Pin, 1);
 80005dc:	2380      	movs	r3, #128	; 0x80
 80005de:	01db      	lsls	r3, r3, #7
 80005e0:	480f      	ldr	r0, [pc, #60]	; (8000620 <main+0xd0>)
 80005e2:	2201      	movs	r2, #1
 80005e4:	0019      	movs	r1, r3
 80005e6:	f001 fb59 	bl	8001c9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FX_ENABLE_GPIO_Port, FX_ENABLE_Pin, 0);
 80005ea:	2380      	movs	r3, #128	; 0x80
 80005ec:	021b      	lsls	r3, r3, #8
 80005ee:	480c      	ldr	r0, [pc, #48]	; (8000620 <main+0xd0>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	0019      	movs	r1, r3
 80005f4:	f001 fb52 	bl	8001c9c <HAL_GPIO_WritePin>


  HAL_ADC_Start_DMA(&hadc, adc_data, ADC_DATA_MAX);
 80005f8:	490a      	ldr	r1, [pc, #40]	; (8000624 <main+0xd4>)
 80005fa:	4b0b      	ldr	r3, [pc, #44]	; (8000628 <main+0xd8>)
 80005fc:	2201      	movs	r2, #1
 80005fe:	0018      	movs	r0, r3
 8000600:	f000 fd30 	bl	8001064 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000604:	e7fe      	b.n	8000604 <main+0xb4>
 8000606:	46c0      	nop			; (mov r8, r8)
 8000608:	20000104 	.word	0x20000104
 800060c:	00001fff 	.word	0x00001fff
 8000610:	20000140 	.word	0x20000140
 8000614:	000007ff 	.word	0x000007ff
 8000618:	200000d0 	.word	0x200000d0
 800061c:	40007c00 	.word	0x40007c00
 8000620:	50000800 	.word	0x50000800
 8000624:	20000100 	.word	0x20000100
 8000628:	20000074 	.word	0x20000074

0800062c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800062c:	b590      	push	{r4, r7, lr}
 800062e:	b099      	sub	sp, #100	; 0x64
 8000630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000632:	242c      	movs	r4, #44	; 0x2c
 8000634:	193b      	adds	r3, r7, r4
 8000636:	0018      	movs	r0, r3
 8000638:	2334      	movs	r3, #52	; 0x34
 800063a:	001a      	movs	r2, r3
 800063c:	2100      	movs	r1, #0
 800063e:	f003 f915 	bl	800386c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000642:	2318      	movs	r3, #24
 8000644:	18fb      	adds	r3, r7, r3
 8000646:	0018      	movs	r0, r3
 8000648:	2314      	movs	r3, #20
 800064a:	001a      	movs	r2, r3
 800064c:	2100      	movs	r1, #0
 800064e:	f003 f90d 	bl	800386c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000652:	003b      	movs	r3, r7
 8000654:	0018      	movs	r0, r3
 8000656:	2318      	movs	r3, #24
 8000658:	001a      	movs	r2, r3
 800065a:	2100      	movs	r1, #0
 800065c:	f003 f906 	bl	800386c <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000660:	4b29      	ldr	r3, [pc, #164]	; (8000708 <SystemClock_Config+0xdc>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a29      	ldr	r2, [pc, #164]	; (800070c <SystemClock_Config+0xe0>)
 8000666:	401a      	ands	r2, r3
 8000668:	4b27      	ldr	r3, [pc, #156]	; (8000708 <SystemClock_Config+0xdc>)
 800066a:	2180      	movs	r1, #128	; 0x80
 800066c:	0109      	lsls	r1, r1, #4
 800066e:	430a      	orrs	r2, r1
 8000670:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000672:	0021      	movs	r1, r4
 8000674:	187b      	adds	r3, r7, r1
 8000676:	2202      	movs	r2, #2
 8000678:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800067a:	187b      	adds	r3, r7, r1
 800067c:	2201      	movs	r2, #1
 800067e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000680:	187b      	adds	r3, r7, r1
 8000682:	2210      	movs	r2, #16
 8000684:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000686:	187b      	adds	r3, r7, r1
 8000688:	2202      	movs	r2, #2
 800068a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800068c:	187b      	adds	r3, r7, r1
 800068e:	2200      	movs	r2, #0
 8000690:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2280      	movs	r2, #128	; 0x80
 8000696:	02d2      	lsls	r2, r2, #11
 8000698:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2280      	movs	r2, #128	; 0x80
 800069e:	03d2      	lsls	r2, r2, #15
 80006a0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	0018      	movs	r0, r3
 80006a6:	f001 fcfd 	bl	80020a4 <HAL_RCC_OscConfig>
 80006aa:	1e03      	subs	r3, r0, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0x86>
  {
    Error_Handler();
 80006ae:	f000 f82f 	bl	8000710 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b2:	2118      	movs	r1, #24
 80006b4:	187b      	adds	r3, r7, r1
 80006b6:	220f      	movs	r2, #15
 80006b8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ba:	187b      	adds	r3, r7, r1
 80006bc:	2203      	movs	r2, #3
 80006be:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	2200      	movs	r2, #0
 80006c4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	2200      	movs	r2, #0
 80006ca:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2200      	movs	r2, #0
 80006d0:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	2101      	movs	r1, #1
 80006d6:	0018      	movs	r0, r3
 80006d8:	f002 f85e 	bl	8002798 <HAL_RCC_ClockConfig>
 80006dc:	1e03      	subs	r3, r0, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80006e0:	f000 f816 	bl	8000710 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80006e4:	003b      	movs	r3, r7
 80006e6:	2280      	movs	r2, #128	; 0x80
 80006e8:	601a      	str	r2, [r3, #0]
  PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_PCLK;
 80006ea:	003b      	movs	r3, r7
 80006ec:	2200      	movs	r2, #0
 80006ee:	615a      	str	r2, [r3, #20]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006f0:	003b      	movs	r3, r7
 80006f2:	0018      	movs	r0, r3
 80006f4:	f002 f9fe 	bl	8002af4 <HAL_RCCEx_PeriphCLKConfig>
 80006f8:	1e03      	subs	r3, r0, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80006fc:	f000 f808 	bl	8000710 <Error_Handler>
  }
}
 8000700:	46c0      	nop			; (mov r8, r8)
 8000702:	46bd      	mov	sp, r7
 8000704:	b019      	add	sp, #100	; 0x64
 8000706:	bd90      	pop	{r4, r7, pc}
 8000708:	40007000 	.word	0x40007000
 800070c:	ffffe7ff 	.word	0xffffe7ff

08000710 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000714:	46c0      	nop			; (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
	...

0800071c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000720:	4b07      	ldr	r3, [pc, #28]	; (8000740 <HAL_MspInit+0x24>)
 8000722:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000724:	4b06      	ldr	r3, [pc, #24]	; (8000740 <HAL_MspInit+0x24>)
 8000726:	2101      	movs	r1, #1
 8000728:	430a      	orrs	r2, r1
 800072a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800072c:	4b04      	ldr	r3, [pc, #16]	; (8000740 <HAL_MspInit+0x24>)
 800072e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000730:	4b03      	ldr	r3, [pc, #12]	; (8000740 <HAL_MspInit+0x24>)
 8000732:	2180      	movs	r1, #128	; 0x80
 8000734:	0549      	lsls	r1, r1, #21
 8000736:	430a      	orrs	r2, r1
 8000738:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800073a:	46c0      	nop			; (mov r8, r8)
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40021000 	.word	0x40021000

08000744 <ledprogram_panfade>:
		led_value2--;
	}
}

void ledprogram_panfade()
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
	// led pwm ch1
	if(!led1_fade_stop)
 8000748:	4b2b      	ldr	r3, [pc, #172]	; (80007f8 <ledprogram_panfade+0xb4>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d125      	bne.n	800079c <ledprogram_panfade+0x58>
	{
		if(led_value1 < 1)
 8000750:	4b2a      	ldr	r3, [pc, #168]	; (80007fc <ledprogram_panfade+0xb8>)
 8000752:	881b      	ldrh	r3, [r3, #0]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d108      	bne.n	800076a <ledprogram_panfade+0x26>
		{
			led_fade_up1 = 1;
 8000758:	4b29      	ldr	r3, [pc, #164]	; (8000800 <ledprogram_panfade+0xbc>)
 800075a:	2201      	movs	r2, #1
 800075c:	701a      	strb	r2, [r3, #0]
			led1_fade_stop = 1;
 800075e:	4b26      	ldr	r3, [pc, #152]	; (80007f8 <ledprogram_panfade+0xb4>)
 8000760:	2201      	movs	r2, #1
 8000762:	701a      	strb	r2, [r3, #0]
			led2_fade_stop = 0;
 8000764:	4b27      	ldr	r3, [pc, #156]	; (8000804 <ledprogram_panfade+0xc0>)
 8000766:	2200      	movs	r2, #0
 8000768:	701a      	strb	r2, [r3, #0]

		}
		if(led_value1 > LED_PERIOD_LIMIT) {
 800076a:	4b24      	ldr	r3, [pc, #144]	; (80007fc <ledprogram_panfade+0xb8>)
 800076c:	881b      	ldrh	r3, [r3, #0]
 800076e:	4a26      	ldr	r2, [pc, #152]	; (8000808 <ledprogram_panfade+0xc4>)
 8000770:	4293      	cmp	r3, r2
 8000772:	d902      	bls.n	800077a <ledprogram_panfade+0x36>
			led_fade_up1 = 0;
 8000774:	4b22      	ldr	r3, [pc, #136]	; (8000800 <ledprogram_panfade+0xbc>)
 8000776:	2200      	movs	r2, #0
 8000778:	701a      	strb	r2, [r3, #0]
		}

		if(led_fade_up1)
 800077a:	4b21      	ldr	r3, [pc, #132]	; (8000800 <ledprogram_panfade+0xbc>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d006      	beq.n	8000790 <ledprogram_panfade+0x4c>
		{
			led_value1++;
 8000782:	4b1e      	ldr	r3, [pc, #120]	; (80007fc <ledprogram_panfade+0xb8>)
 8000784:	881b      	ldrh	r3, [r3, #0]
 8000786:	3301      	adds	r3, #1
 8000788:	b29a      	uxth	r2, r3
 800078a:	4b1c      	ldr	r3, [pc, #112]	; (80007fc <ledprogram_panfade+0xb8>)
 800078c:	801a      	strh	r2, [r3, #0]
 800078e:	e005      	b.n	800079c <ledprogram_panfade+0x58>
		}
		else
		{
			led_value1--;
 8000790:	4b1a      	ldr	r3, [pc, #104]	; (80007fc <ledprogram_panfade+0xb8>)
 8000792:	881b      	ldrh	r3, [r3, #0]
 8000794:	3b01      	subs	r3, #1
 8000796:	b29a      	uxth	r2, r3
 8000798:	4b18      	ldr	r3, [pc, #96]	; (80007fc <ledprogram_panfade+0xb8>)
 800079a:	801a      	strh	r2, [r3, #0]
		}
	}
	if(!led2_fade_stop)
 800079c:	4b19      	ldr	r3, [pc, #100]	; (8000804 <ledprogram_panfade+0xc0>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d125      	bne.n	80007f0 <ledprogram_panfade+0xac>
	{
		// led pwm ch2
		if(led_value2 < 1)
 80007a4:	4b19      	ldr	r3, [pc, #100]	; (800080c <ledprogram_panfade+0xc8>)
 80007a6:	881b      	ldrh	r3, [r3, #0]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d108      	bne.n	80007be <ledprogram_panfade+0x7a>
		{
			led_fade_up2 = 1;
 80007ac:	4b18      	ldr	r3, [pc, #96]	; (8000810 <ledprogram_panfade+0xcc>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	701a      	strb	r2, [r3, #0]
			led2_fade_stop = 1;
 80007b2:	4b14      	ldr	r3, [pc, #80]	; (8000804 <ledprogram_panfade+0xc0>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	701a      	strb	r2, [r3, #0]
			led1_fade_stop = 0;
 80007b8:	4b0f      	ldr	r3, [pc, #60]	; (80007f8 <ledprogram_panfade+0xb4>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	701a      	strb	r2, [r3, #0]

		}
		if(led_value2 > LED_PERIOD_LIMIT) {
 80007be:	4b13      	ldr	r3, [pc, #76]	; (800080c <ledprogram_panfade+0xc8>)
 80007c0:	881b      	ldrh	r3, [r3, #0]
 80007c2:	4a11      	ldr	r2, [pc, #68]	; (8000808 <ledprogram_panfade+0xc4>)
 80007c4:	4293      	cmp	r3, r2
 80007c6:	d902      	bls.n	80007ce <ledprogram_panfade+0x8a>
			led_fade_up2 = 0;
 80007c8:	4b11      	ldr	r3, [pc, #68]	; (8000810 <ledprogram_panfade+0xcc>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	701a      	strb	r2, [r3, #0]
		}

		if(led_fade_up2)
 80007ce:	4b10      	ldr	r3, [pc, #64]	; (8000810 <ledprogram_panfade+0xcc>)
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d006      	beq.n	80007e4 <ledprogram_panfade+0xa0>
		{
			led_value2++;
 80007d6:	4b0d      	ldr	r3, [pc, #52]	; (800080c <ledprogram_panfade+0xc8>)
 80007d8:	881b      	ldrh	r3, [r3, #0]
 80007da:	3301      	adds	r3, #1
 80007dc:	b29a      	uxth	r2, r3
 80007de:	4b0b      	ldr	r3, [pc, #44]	; (800080c <ledprogram_panfade+0xc8>)
 80007e0:	801a      	strh	r2, [r3, #0]
		{
			led_value2--;
		}
	}

}
 80007e2:	e005      	b.n	80007f0 <ledprogram_panfade+0xac>
			led_value2--;
 80007e4:	4b09      	ldr	r3, [pc, #36]	; (800080c <ledprogram_panfade+0xc8>)
 80007e6:	881b      	ldrh	r3, [r3, #0]
 80007e8:	3b01      	subs	r3, #1
 80007ea:	b29a      	uxth	r2, r3
 80007ec:	4b07      	ldr	r3, [pc, #28]	; (800080c <ledprogram_panfade+0xc8>)
 80007ee:	801a      	strh	r2, [r3, #0]
}
 80007f0:	46c0      	nop			; (mov r8, r8)
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	46c0      	nop			; (mov r8, r8)
 80007f8:	2000002b 	.word	0x2000002b
 80007fc:	20000026 	.word	0x20000026
 8000800:	20000000 	.word	0x20000000
 8000804:	20000001 	.word	0x20000001
 8000808:	000007ff 	.word	0x000007ff
 800080c:	20000028 	.word	0x20000028
 8000810:	2000002a 	.word	0x2000002a

08000814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000818:	46c0      	nop			; (mov r8, r8)
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000822:	e7fe      	b.n	8000822 <HardFault_Handler+0x4>

08000824 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000828:	46c0      	nop			; (mov r8, r8)
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}

0800082e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}

08000838 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800083c:	f000 fa88 	bl	8000d50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000840:	46c0      	nop			; (mov r8, r8)
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

	uint16_t interrupt_time = TIM21->CNT;
 800084e:	4b14      	ldr	r3, [pc, #80]	; (80008a0 <EXTI4_15_IRQHandler+0x58>)
 8000850:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000852:	1dbb      	adds	r3, r7, #6
 8000854:	801a      	strh	r2, [r3, #0]
	if (interrupt_time - last_interrupt_time > (adc_data[0]*2))
 8000856:	1dbb      	adds	r3, r7, #6
 8000858:	881b      	ldrh	r3, [r3, #0]
 800085a:	4a12      	ldr	r2, [pc, #72]	; (80008a4 <EXTI4_15_IRQHandler+0x5c>)
 800085c:	8812      	ldrh	r2, [r2, #0]
 800085e:	1a9b      	subs	r3, r3, r2
 8000860:	001a      	movs	r2, r3
 8000862:	4b11      	ldr	r3, [pc, #68]	; (80008a8 <EXTI4_15_IRQHandler+0x60>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	005b      	lsls	r3, r3, #1
 8000868:	429a      	cmp	r2, r3
 800086a:	d90d      	bls.n	8000888 <EXTI4_15_IRQHandler+0x40>
	{
		HAL_GPIO_TogglePin(CLEAN_ENABLE_GPIO_Port, CLEAN_ENABLE_Pin);
 800086c:	2380      	movs	r3, #128	; 0x80
 800086e:	01db      	lsls	r3, r3, #7
 8000870:	4a0e      	ldr	r2, [pc, #56]	; (80008ac <EXTI4_15_IRQHandler+0x64>)
 8000872:	0019      	movs	r1, r3
 8000874:	0010      	movs	r0, r2
 8000876:	f001 fa2e 	bl	8001cd6 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(FX_ENABLE_GPIO_Port, FX_ENABLE_Pin);
 800087a:	2380      	movs	r3, #128	; 0x80
 800087c:	021b      	lsls	r3, r3, #8
 800087e:	4a0b      	ldr	r2, [pc, #44]	; (80008ac <EXTI4_15_IRQHandler+0x64>)
 8000880:	0019      	movs	r1, r3
 8000882:	0010      	movs	r0, r2
 8000884:	f001 fa27 	bl	8001cd6 <HAL_GPIO_TogglePin>
	}
	last_interrupt_time = interrupt_time;
 8000888:	4b06      	ldr	r3, [pc, #24]	; (80008a4 <EXTI4_15_IRQHandler+0x5c>)
 800088a:	1dba      	adds	r2, r7, #6
 800088c:	8812      	ldrh	r2, [r2, #0]
 800088e:	801a      	strh	r2, [r3, #0]

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8000890:	2010      	movs	r0, #16
 8000892:	f001 fa33 	bl	8001cfc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000896:	46c0      	nop			; (mov r8, r8)
 8000898:	46bd      	mov	sp, r7
 800089a:	b002      	add	sp, #8
 800089c:	bd80      	pop	{r7, pc}
 800089e:	46c0      	nop			; (mov r8, r8)
 80008a0:	40010800 	.word	0x40010800
 80008a4:	20000024 	.word	0x20000024
 80008a8:	20000100 	.word	0x20000100
 80008ac:	50000800 	.word	0x50000800

080008b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80008b4:	4b03      	ldr	r3, [pc, #12]	; (80008c4 <DMA1_Channel1_IRQHandler+0x14>)
 80008b6:	0018      	movs	r0, r3
 80008b8:	f000 ffae 	bl	8001818 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80008bc:	46c0      	nop			; (mov r8, r8)
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	46c0      	nop			; (mov r8, r8)
 80008c4:	2000002c 	.word	0x2000002c

080008c8 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt / LPTIM1 wake-up interrupt through EXTI line 29.
  */
void LPTIM1_IRQHandler(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */
	//ledprogram_syncfade();
	ledprogram_panfade();
 80008cc:	f7ff ff3a 	bl	8000744 <ledprogram_panfade>

	TIM2->CCR1 = led_value1;
 80008d0:	4b08      	ldr	r3, [pc, #32]	; (80008f4 <LPTIM1_IRQHandler+0x2c>)
 80008d2:	881a      	ldrh	r2, [r3, #0]
 80008d4:	2380      	movs	r3, #128	; 0x80
 80008d6:	05db      	lsls	r3, r3, #23
 80008d8:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2 = led_value2;
 80008da:	4b07      	ldr	r3, [pc, #28]	; (80008f8 <LPTIM1_IRQHandler+0x30>)
 80008dc:	881a      	ldrh	r2, [r3, #0]
 80008de:	2380      	movs	r3, #128	; 0x80
 80008e0:	05db      	lsls	r3, r3, #23
 80008e2:	639a      	str	r2, [r3, #56]	; 0x38
	//TIM2->CCR3 = led_value;
  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 80008e4:	4b05      	ldr	r3, [pc, #20]	; (80008fc <LPTIM1_IRQHandler+0x34>)
 80008e6:	0018      	movs	r0, r3
 80008e8:	f001 fb02 	bl	8001ef0 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 80008ec:	46c0      	nop			; (mov r8, r8)
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	20000026 	.word	0x20000026
 80008f8:	20000028 	.word	0x20000028
 80008fc:	200000d0 	.word	0x200000d0

08000900 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8000904:	4b03      	ldr	r3, [pc, #12]	; (8000914 <TIM21_IRQHandler+0x14>)
 8000906:	0018      	movs	r0, r3
 8000908:	f002 fab8 	bl	8002e7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 800090c:	46c0      	nop			; (mov r8, r8)
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	46c0      	nop			; (mov r8, r8)
 8000914:	20000140 	.word	0x20000140

08000918 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 800091c:	4b17      	ldr	r3, [pc, #92]	; (800097c <SystemInit+0x64>)
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	4b16      	ldr	r3, [pc, #88]	; (800097c <SystemInit+0x64>)
 8000922:	2180      	movs	r1, #128	; 0x80
 8000924:	0049      	lsls	r1, r1, #1
 8000926:	430a      	orrs	r2, r1
 8000928:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 800092a:	4b14      	ldr	r3, [pc, #80]	; (800097c <SystemInit+0x64>)
 800092c:	68da      	ldr	r2, [r3, #12]
 800092e:	4b13      	ldr	r3, [pc, #76]	; (800097c <SystemInit+0x64>)
 8000930:	4913      	ldr	r1, [pc, #76]	; (8000980 <SystemInit+0x68>)
 8000932:	400a      	ands	r2, r1
 8000934:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8000936:	4b11      	ldr	r3, [pc, #68]	; (800097c <SystemInit+0x64>)
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	4b10      	ldr	r3, [pc, #64]	; (800097c <SystemInit+0x64>)
 800093c:	4911      	ldr	r1, [pc, #68]	; (8000984 <SystemInit+0x6c>)
 800093e:	400a      	ands	r2, r1
 8000940:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000942:	4b0e      	ldr	r3, [pc, #56]	; (800097c <SystemInit+0x64>)
 8000944:	689a      	ldr	r2, [r3, #8]
 8000946:	4b0d      	ldr	r3, [pc, #52]	; (800097c <SystemInit+0x64>)
 8000948:	2101      	movs	r1, #1
 800094a:	438a      	bics	r2, r1
 800094c:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800094e:	4b0b      	ldr	r3, [pc, #44]	; (800097c <SystemInit+0x64>)
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	4b0a      	ldr	r3, [pc, #40]	; (800097c <SystemInit+0x64>)
 8000954:	490c      	ldr	r1, [pc, #48]	; (8000988 <SystemInit+0x70>)
 8000956:	400a      	ands	r2, r1
 8000958:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 800095a:	4b08      	ldr	r3, [pc, #32]	; (800097c <SystemInit+0x64>)
 800095c:	68da      	ldr	r2, [r3, #12]
 800095e:	4b07      	ldr	r3, [pc, #28]	; (800097c <SystemInit+0x64>)
 8000960:	490a      	ldr	r1, [pc, #40]	; (800098c <SystemInit+0x74>)
 8000962:	400a      	ands	r2, r1
 8000964:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000966:	4b05      	ldr	r3, [pc, #20]	; (800097c <SystemInit+0x64>)
 8000968:	2200      	movs	r2, #0
 800096a:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800096c:	4b08      	ldr	r3, [pc, #32]	; (8000990 <SystemInit+0x78>)
 800096e:	2280      	movs	r2, #128	; 0x80
 8000970:	0512      	lsls	r2, r2, #20
 8000972:	609a      	str	r2, [r3, #8]
#endif
}
 8000974:	46c0      	nop			; (mov r8, r8)
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	46c0      	nop			; (mov r8, r8)
 800097c:	40021000 	.word	0x40021000
 8000980:	88ff400c 	.word	0x88ff400c
 8000984:	fef6fff6 	.word	0xfef6fff6
 8000988:	fffbffff 	.word	0xfffbffff
 800098c:	ff02ffff 	.word	0xff02ffff
 8000990:	e000ed00 	.word	0xe000ed00

08000994 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim21;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800099a:	2310      	movs	r3, #16
 800099c:	18fb      	adds	r3, r7, r3
 800099e:	0018      	movs	r0, r3
 80009a0:	2308      	movs	r3, #8
 80009a2:	001a      	movs	r2, r3
 80009a4:	2100      	movs	r1, #0
 80009a6:	f002 ff61 	bl	800386c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009aa:	003b      	movs	r3, r7
 80009ac:	0018      	movs	r0, r3
 80009ae:	2310      	movs	r3, #16
 80009b0:	001a      	movs	r2, r3
 80009b2:	2100      	movs	r1, #0
 80009b4:	f002 ff5a 	bl	800386c <memset>

  htim2.Instance = TIM2;
 80009b8:	4b2e      	ldr	r3, [pc, #184]	; (8000a74 <MX_TIM2_Init+0xe0>)
 80009ba:	2280      	movs	r2, #128	; 0x80
 80009bc:	05d2      	lsls	r2, r2, #23
 80009be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80009c0:	4b2c      	ldr	r3, [pc, #176]	; (8000a74 <MX_TIM2_Init+0xe0>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c6:	4b2b      	ldr	r3, [pc, #172]	; (8000a74 <MX_TIM2_Init+0xe0>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64;
 80009cc:	4b29      	ldr	r3, [pc, #164]	; (8000a74 <MX_TIM2_Init+0xe0>)
 80009ce:	2240      	movs	r2, #64	; 0x40
 80009d0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009d2:	4b28      	ldr	r3, [pc, #160]	; (8000a74 <MX_TIM2_Init+0xe0>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009d8:	4b26      	ldr	r3, [pc, #152]	; (8000a74 <MX_TIM2_Init+0xe0>)
 80009da:	2200      	movs	r2, #0
 80009dc:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80009de:	4b25      	ldr	r3, [pc, #148]	; (8000a74 <MX_TIM2_Init+0xe0>)
 80009e0:	0018      	movs	r0, r3
 80009e2:	f002 f9fd 	bl	8002de0 <HAL_TIM_PWM_Init>
 80009e6:	1e03      	subs	r3, r0, #0
 80009e8:	d001      	beq.n	80009ee <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80009ea:	f7ff fe91 	bl	8000710 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009ee:	2110      	movs	r1, #16
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	2200      	movs	r2, #0
 80009f4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009f6:	187b      	adds	r3, r7, r1
 80009f8:	2200      	movs	r2, #0
 80009fa:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009fc:	187a      	adds	r2, r7, r1
 80009fe:	4b1d      	ldr	r3, [pc, #116]	; (8000a74 <MX_TIM2_Init+0xe0>)
 8000a00:	0011      	movs	r1, r2
 8000a02:	0018      	movs	r0, r3
 8000a04:	f002 fecb 	bl	800379e <HAL_TIMEx_MasterConfigSynchronization>
 8000a08:	1e03      	subs	r3, r0, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000a0c:	f7ff fe80 	bl	8000710 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a10:	003b      	movs	r3, r7
 8000a12:	2260      	movs	r2, #96	; 0x60
 8000a14:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000a16:	003b      	movs	r3, r7
 8000a18:	2200      	movs	r2, #0
 8000a1a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a1c:	003b      	movs	r3, r7
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a22:	003b      	movs	r3, r7
 8000a24:	2200      	movs	r2, #0
 8000a26:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a28:	0039      	movs	r1, r7
 8000a2a:	4b12      	ldr	r3, [pc, #72]	; (8000a74 <MX_TIM2_Init+0xe0>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	0018      	movs	r0, r3
 8000a30:	f002 fb0c 	bl	800304c <HAL_TIM_PWM_ConfigChannel>
 8000a34:	1e03      	subs	r3, r0, #0
 8000a36:	d001      	beq.n	8000a3c <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000a38:	f7ff fe6a 	bl	8000710 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a3c:	0039      	movs	r1, r7
 8000a3e:	4b0d      	ldr	r3, [pc, #52]	; (8000a74 <MX_TIM2_Init+0xe0>)
 8000a40:	2204      	movs	r2, #4
 8000a42:	0018      	movs	r0, r3
 8000a44:	f002 fb02 	bl	800304c <HAL_TIM_PWM_ConfigChannel>
 8000a48:	1e03      	subs	r3, r0, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8000a4c:	f7ff fe60 	bl	8000710 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a50:	0039      	movs	r1, r7
 8000a52:	4b08      	ldr	r3, [pc, #32]	; (8000a74 <MX_TIM2_Init+0xe0>)
 8000a54:	2208      	movs	r2, #8
 8000a56:	0018      	movs	r0, r3
 8000a58:	f002 faf8 	bl	800304c <HAL_TIM_PWM_ConfigChannel>
 8000a5c:	1e03      	subs	r3, r0, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 8000a60:	f7ff fe56 	bl	8000710 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8000a64:	4b03      	ldr	r3, [pc, #12]	; (8000a74 <MX_TIM2_Init+0xe0>)
 8000a66:	0018      	movs	r0, r3
 8000a68:	f000 f892 	bl	8000b90 <HAL_TIM_MspPostInit>

}
 8000a6c:	46c0      	nop			; (mov r8, r8)
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	b006      	add	sp, #24
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000104 	.word	0x20000104

08000a78 <MX_TIM21_Init>:
/* TIM21 init function */
void MX_TIM21_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a7e:	2308      	movs	r3, #8
 8000a80:	18fb      	adds	r3, r7, r3
 8000a82:	0018      	movs	r0, r3
 8000a84:	2310      	movs	r3, #16
 8000a86:	001a      	movs	r2, r3
 8000a88:	2100      	movs	r1, #0
 8000a8a:	f002 feef 	bl	800386c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a8e:	003b      	movs	r3, r7
 8000a90:	0018      	movs	r0, r3
 8000a92:	2308      	movs	r3, #8
 8000a94:	001a      	movs	r2, r3
 8000a96:	2100      	movs	r1, #0
 8000a98:	f002 fee8 	bl	800386c <memset>

  htim21.Instance = TIM21;
 8000a9c:	4b1e      	ldr	r3, [pc, #120]	; (8000b18 <MX_TIM21_Init+0xa0>)
 8000a9e:	4a1f      	ldr	r2, [pc, #124]	; (8000b1c <MX_TIM21_Init+0xa4>)
 8000aa0:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 65535;
 8000aa2:	4b1d      	ldr	r3, [pc, #116]	; (8000b18 <MX_TIM21_Init+0xa0>)
 8000aa4:	4a1e      	ldr	r2, [pc, #120]	; (8000b20 <MX_TIM21_Init+0xa8>)
 8000aa6:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa8:	4b1b      	ldr	r3, [pc, #108]	; (8000b18 <MX_TIM21_Init+0xa0>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 65535;
 8000aae:	4b1a      	ldr	r3, [pc, #104]	; (8000b18 <MX_TIM21_Init+0xa0>)
 8000ab0:	4a1b      	ldr	r2, [pc, #108]	; (8000b20 <MX_TIM21_Init+0xa8>)
 8000ab2:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ab4:	4b18      	ldr	r3, [pc, #96]	; (8000b18 <MX_TIM21_Init+0xa0>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aba:	4b17      	ldr	r3, [pc, #92]	; (8000b18 <MX_TIM21_Init+0xa0>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8000ac0:	4b15      	ldr	r3, [pc, #84]	; (8000b18 <MX_TIM21_Init+0xa0>)
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f002 f93e 	bl	8002d44 <HAL_TIM_Base_Init>
 8000ac8:	1e03      	subs	r3, r0, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_TIM21_Init+0x58>
  {
    Error_Handler();
 8000acc:	f7ff fe20 	bl	8000710 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ad0:	2108      	movs	r1, #8
 8000ad2:	187b      	adds	r3, r7, r1
 8000ad4:	2280      	movs	r2, #128	; 0x80
 8000ad6:	0152      	lsls	r2, r2, #5
 8000ad8:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8000ada:	187a      	adds	r2, r7, r1
 8000adc:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <MX_TIM21_Init+0xa0>)
 8000ade:	0011      	movs	r1, r2
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f002 fb6b 	bl	80031bc <HAL_TIM_ConfigClockSource>
 8000ae6:	1e03      	subs	r3, r0, #0
 8000ae8:	d001      	beq.n	8000aee <MX_TIM21_Init+0x76>
  {
    Error_Handler();
 8000aea:	f7ff fe11 	bl	8000710 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aee:	003b      	movs	r3, r7
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000af4:	003b      	movs	r3, r7
 8000af6:	2200      	movs	r2, #0
 8000af8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8000afa:	003a      	movs	r2, r7
 8000afc:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <MX_TIM21_Init+0xa0>)
 8000afe:	0011      	movs	r1, r2
 8000b00:	0018      	movs	r0, r3
 8000b02:	f002 fe4c 	bl	800379e <HAL_TIMEx_MasterConfigSynchronization>
 8000b06:	1e03      	subs	r3, r0, #0
 8000b08:	d001      	beq.n	8000b0e <MX_TIM21_Init+0x96>
  {
    Error_Handler();
 8000b0a:	f7ff fe01 	bl	8000710 <Error_Handler>
  }

}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	46bd      	mov	sp, r7
 8000b12:	b006      	add	sp, #24
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	46c0      	nop			; (mov r8, r8)
 8000b18:	20000140 	.word	0x20000140
 8000b1c:	40010800 	.word	0x40010800
 8000b20:	0000ffff 	.word	0x0000ffff

08000b24 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	2380      	movs	r3, #128	; 0x80
 8000b32:	05db      	lsls	r3, r3, #23
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d105      	bne.n	8000b44 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b38:	4b04      	ldr	r3, [pc, #16]	; (8000b4c <HAL_TIM_PWM_MspInit+0x28>)
 8000b3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000b3c:	4b03      	ldr	r3, [pc, #12]	; (8000b4c <HAL_TIM_PWM_MspInit+0x28>)
 8000b3e:	2101      	movs	r1, #1
 8000b40:	430a      	orrs	r2, r1
 8000b42:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000b44:	46c0      	nop			; (mov r8, r8)
 8000b46:	46bd      	mov	sp, r7
 8000b48:	b002      	add	sp, #8
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	40021000 	.word	0x40021000

08000b50 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM21)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a0a      	ldr	r2, [pc, #40]	; (8000b88 <HAL_TIM_Base_MspInit+0x38>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d10d      	bne.n	8000b7e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM21_MspInit 0 */

  /* USER CODE END TIM21_MspInit 0 */
    /* TIM21 clock enable */
    __HAL_RCC_TIM21_CLK_ENABLE();
 8000b62:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <HAL_TIM_Base_MspInit+0x3c>)
 8000b64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b66:	4b09      	ldr	r3, [pc, #36]	; (8000b8c <HAL_TIM_Base_MspInit+0x3c>)
 8000b68:	2104      	movs	r1, #4
 8000b6a:	430a      	orrs	r2, r1
 8000b6c:	635a      	str	r2, [r3, #52]	; 0x34

    /* TIM21 interrupt Init */
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2100      	movs	r1, #0
 8000b72:	2014      	movs	r0, #20
 8000b74:	f000 fd40 	bl	80015f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8000b78:	2014      	movs	r0, #20
 8000b7a:	f000 fd52 	bl	8001622 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }
}
 8000b7e:	46c0      	nop			; (mov r8, r8)
 8000b80:	46bd      	mov	sp, r7
 8000b82:	b002      	add	sp, #8
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	40010800 	.word	0x40010800
 8000b8c:	40021000 	.word	0x40021000

08000b90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000b90:	b590      	push	{r4, r7, lr}
 8000b92:	b089      	sub	sp, #36	; 0x24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b98:	230c      	movs	r3, #12
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	2314      	movs	r3, #20
 8000ba0:	001a      	movs	r2, r3
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	f002 fe62 	bl	800386c <memset>
  if(timHandle->Instance==TIM2)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681a      	ldr	r2, [r3, #0]
 8000bac:	2380      	movs	r3, #128	; 0x80
 8000bae:	05db      	lsls	r3, r3, #23
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d13b      	bne.n	8000c2c <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb4:	4b1f      	ldr	r3, [pc, #124]	; (8000c34 <HAL_TIM_MspPostInit+0xa4>)
 8000bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bb8:	4b1e      	ldr	r3, [pc, #120]	; (8000c34 <HAL_TIM_MspPostInit+0xa4>)
 8000bba:	2101      	movs	r1, #1
 8000bbc:	430a      	orrs	r2, r1
 8000bbe:	62da      	str	r2, [r3, #44]	; 0x2c
 8000bc0:	4b1c      	ldr	r3, [pc, #112]	; (8000c34 <HAL_TIM_MspPostInit+0xa4>)
 8000bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	60bb      	str	r3, [r7, #8]
 8000bca:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA0-CK_IN     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA10     ------> TIM2_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000bcc:	210c      	movs	r1, #12
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	2203      	movs	r2, #3
 8000bd2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd4:	187b      	adds	r3, r7, r1
 8000bd6:	2202      	movs	r2, #2
 8000bd8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	187b      	adds	r3, r7, r1
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be0:	187b      	adds	r3, r7, r1
 8000be2:	2200      	movs	r2, #0
 8000be4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000be6:	187b      	adds	r3, r7, r1
 8000be8:	2202      	movs	r2, #2
 8000bea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bec:	000c      	movs	r4, r1
 8000bee:	187a      	adds	r2, r7, r1
 8000bf0:	23a0      	movs	r3, #160	; 0xa0
 8000bf2:	05db      	lsls	r3, r3, #23
 8000bf4:	0011      	movs	r1, r2
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	f000 feea 	bl	80019d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bfc:	0021      	movs	r1, r4
 8000bfe:	187b      	adds	r3, r7, r1
 8000c00:	2280      	movs	r2, #128	; 0x80
 8000c02:	00d2      	lsls	r2, r2, #3
 8000c04:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c06:	187b      	adds	r3, r7, r1
 8000c08:	2202      	movs	r2, #2
 8000c0a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	2200      	movs	r2, #0
 8000c10:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c12:	187b      	adds	r3, r7, r1
 8000c14:	2200      	movs	r2, #0
 8000c16:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 8000c18:	187b      	adds	r3, r7, r1
 8000c1a:	2205      	movs	r2, #5
 8000c1c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1e:	187a      	adds	r2, r7, r1
 8000c20:	23a0      	movs	r3, #160	; 0xa0
 8000c22:	05db      	lsls	r3, r3, #23
 8000c24:	0011      	movs	r1, r2
 8000c26:	0018      	movs	r0, r3
 8000c28:	f000 fed2 	bl	80019d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000c2c:	46c0      	nop			; (mov r8, r8)
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	b009      	add	sp, #36	; 0x24
 8000c32:	bd90      	pop	{r4, r7, pc}
 8000c34:	40021000 	.word	0x40021000

08000c38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000c38:	4813      	ldr	r0, [pc, #76]	; (8000c88 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000c3a:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000c3c:	4813      	ldr	r0, [pc, #76]	; (8000c8c <LoopForever+0x6>)
    LDR R1, [R0]
 8000c3e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000c40:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000c42:	4a13      	ldr	r2, [pc, #76]	; (8000c90 <LoopForever+0xa>)
    CMP R1, R2
 8000c44:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000c46:	d105      	bne.n	8000c54 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000c48:	4812      	ldr	r0, [pc, #72]	; (8000c94 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000c4a:	4913      	ldr	r1, [pc, #76]	; (8000c98 <LoopForever+0x12>)
    STR R1, [R0]
 8000c4c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000c4e:	4813      	ldr	r0, [pc, #76]	; (8000c9c <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000c50:	4913      	ldr	r1, [pc, #76]	; (8000ca0 <LoopForever+0x1a>)
    STR R1, [R0]
 8000c52:	6001      	str	r1, [r0, #0]

08000c54 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8000c54:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c56:	e003      	b.n	8000c60 <LoopCopyDataInit>

08000c58 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c58:	4b12      	ldr	r3, [pc, #72]	; (8000ca4 <LoopForever+0x1e>)
  ldr  r3, [r3, r1]
 8000c5a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c5c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c5e:	3104      	adds	r1, #4

08000c60 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c60:	4811      	ldr	r0, [pc, #68]	; (8000ca8 <LoopForever+0x22>)
  ldr  r3, =_edata
 8000c62:	4b12      	ldr	r3, [pc, #72]	; (8000cac <LoopForever+0x26>)
  adds  r2, r0, r1
 8000c64:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c66:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c68:	d3f6      	bcc.n	8000c58 <CopyDataInit>
  ldr  r2, =_sbss
 8000c6a:	4a11      	ldr	r2, [pc, #68]	; (8000cb0 <LoopForever+0x2a>)
  b  LoopFillZerobss
 8000c6c:	e002      	b.n	8000c74 <LoopFillZerobss>

08000c6e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8000c6e:	2300      	movs	r3, #0
  str  r3, [r2]
 8000c70:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c72:	3204      	adds	r2, #4

08000c74 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8000c74:	4b0f      	ldr	r3, [pc, #60]	; (8000cb4 <LoopForever+0x2e>)
  cmp  r2, r3
 8000c76:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000c78:	d3f9      	bcc.n	8000c6e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000c7a:	f7ff fe4d 	bl	8000918 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c7e:	f002 fdd1 	bl	8003824 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c82:	f7ff fc65 	bl	8000550 <main>

08000c86 <LoopForever>:

LoopForever:
    b LoopForever
 8000c86:	e7fe      	b.n	8000c86 <LoopForever>
   ldr   r0, =_estack
 8000c88:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8000c8c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000c90:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000c94:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000c98:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000c9c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000ca0:	00000000 	.word	0x00000000
  ldr  r3, =_sidata
 8000ca4:	080038b8 	.word	0x080038b8
  ldr  r0, =_sdata
 8000ca8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000cac:	20000008 	.word	0x20000008
  ldr  r2, =_sbss
 8000cb0:	20000008 	.word	0x20000008
  ldr  r3, = _ebss
 8000cb4:	20000180 	.word	0x20000180

08000cb8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cb8:	e7fe      	b.n	8000cb8 <ADC1_COMP_IRQHandler>
	...

08000cbc <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cc2:	1dfb      	adds	r3, r7, #7
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000cc8:	4b0b      	ldr	r3, [pc, #44]	; (8000cf8 <HAL_Init+0x3c>)
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <HAL_Init+0x3c>)
 8000cce:	2140      	movs	r1, #64	; 0x40
 8000cd0:	430a      	orrs	r2, r1
 8000cd2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cd4:	2000      	movs	r0, #0
 8000cd6:	f000 f811 	bl	8000cfc <HAL_InitTick>
 8000cda:	1e03      	subs	r3, r0, #0
 8000cdc:	d003      	beq.n	8000ce6 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000cde:	1dfb      	adds	r3, r7, #7
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	701a      	strb	r2, [r3, #0]
 8000ce4:	e001      	b.n	8000cea <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ce6:	f7ff fd19 	bl	800071c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cea:	1dfb      	adds	r3, r7, #7
 8000cec:	781b      	ldrb	r3, [r3, #0]
}
 8000cee:	0018      	movs	r0, r3
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	b002      	add	sp, #8
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	46c0      	nop			; (mov r8, r8)
 8000cf8:	40022000 	.word	0x40022000

08000cfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d04:	230f      	movs	r3, #15
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000d0c:	4b0f      	ldr	r3, [pc, #60]	; (8000d4c <HAL_InitTick+0x50>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	23fa      	movs	r3, #250	; 0xfa
 8000d12:	0099      	lsls	r1, r3, #2
 8000d14:	0010      	movs	r0, r2
 8000d16:	f7ff f9f7 	bl	8000108 <__udivsi3>
 8000d1a:	0003      	movs	r3, r0
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f000 fc90 	bl	8001642 <HAL_SYSTICK_Config>
 8000d22:	1e03      	subs	r3, r0, #0
 8000d24:	d004      	beq.n	8000d30 <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8000d26:	230f      	movs	r3, #15
 8000d28:	18fb      	adds	r3, r7, r3
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	701a      	strb	r2, [r3, #0]
 8000d2e:	e006      	b.n	8000d3e <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000d30:	6879      	ldr	r1, [r7, #4]
 8000d32:	2301      	movs	r3, #1
 8000d34:	425b      	negs	r3, r3
 8000d36:	2200      	movs	r2, #0
 8000d38:	0018      	movs	r0, r3
 8000d3a:	f000 fc5d 	bl	80015f8 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8000d3e:	230f      	movs	r3, #15
 8000d40:	18fb      	adds	r3, r7, r3
 8000d42:	781b      	ldrb	r3, [r3, #0]
}
 8000d44:	0018      	movs	r0, r3
 8000d46:	46bd      	mov	sp, r7
 8000d48:	b004      	add	sp, #16
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	20000004 	.word	0x20000004

08000d50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  uwTick++;
 8000d54:	4b03      	ldr	r3, [pc, #12]	; (8000d64 <HAL_IncTick+0x14>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	1c5a      	adds	r2, r3, #1
 8000d5a:	4b02      	ldr	r3, [pc, #8]	; (8000d64 <HAL_IncTick+0x14>)
 8000d5c:	601a      	str	r2, [r3, #0]
}
 8000d5e:	46c0      	nop			; (mov r8, r8)
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	2000017c 	.word	0x2000017c

08000d68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d6c:	4b02      	ldr	r3, [pc, #8]	; (8000d78 <HAL_GetTick+0x10>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
}
 8000d70:	0018      	movs	r0, r3
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	46c0      	nop			; (mov r8, r8)
 8000d78:	2000017c 	.word	0x2000017c

08000d7c <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d101      	bne.n	8000d8e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	e159      	b.n	8001042 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d10a      	bne.n	8000dac <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2200      	movs	r2, #0
 8000d9a:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2250      	movs	r2, #80	; 0x50
 8000da0:	2100      	movs	r1, #0
 8000da2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	0018      	movs	r0, r3
 8000da8:	f7ff faa0 	bl	80002ec <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000db0:	2210      	movs	r2, #16
 8000db2:	4013      	ands	r3, r2
 8000db4:	2b10      	cmp	r3, #16
 8000db6:	d005      	beq.n	8000dc4 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	2204      	movs	r2, #4
 8000dc0:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000dc2:	d00b      	beq.n	8000ddc <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000dc8:	2210      	movs	r2, #16
 8000dca:	431a      	orrs	r2, r3
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2250      	movs	r2, #80	; 0x50
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	e132      	b.n	8001042 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000de0:	4a9a      	ldr	r2, [pc, #616]	; (800104c <HAL_ADC_Init+0x2d0>)
 8000de2:	4013      	ands	r3, r2
 8000de4:	2202      	movs	r2, #2
 8000de6:	431a      	orrs	r2, r3
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	689b      	ldr	r3, [r3, #8]
 8000df2:	2203      	movs	r2, #3
 8000df4:	4013      	ands	r3, r2
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d108      	bne.n	8000e0c <HAL_ADC_Init+0x90>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2201      	movs	r2, #1
 8000e02:	4013      	ands	r3, r2
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d101      	bne.n	8000e0c <HAL_ADC_Init+0x90>
 8000e08:	2301      	movs	r3, #1
 8000e0a:	e000      	b.n	8000e0e <HAL_ADC_Init+0x92>
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d149      	bne.n	8000ea6 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	685a      	ldr	r2, [r3, #4]
 8000e16:	23c0      	movs	r3, #192	; 0xc0
 8000e18:	061b      	lsls	r3, r3, #24
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d00b      	beq.n	8000e36 <HAL_ADC_Init+0xba>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	2380      	movs	r3, #128	; 0x80
 8000e24:	05db      	lsls	r3, r3, #23
 8000e26:	429a      	cmp	r2, r3
 8000e28:	d005      	beq.n	8000e36 <HAL_ADC_Init+0xba>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	685a      	ldr	r2, [r3, #4]
 8000e2e:	2380      	movs	r3, #128	; 0x80
 8000e30:	061b      	lsls	r3, r3, #24
 8000e32:	429a      	cmp	r2, r3
 8000e34:	d111      	bne.n	8000e5a <HAL_ADC_Init+0xde>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	691a      	ldr	r2, [r3, #16]
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	0092      	lsls	r2, r2, #2
 8000e42:	0892      	lsrs	r2, r2, #2
 8000e44:	611a      	str	r2, [r3, #16]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	6919      	ldr	r1, [r3, #16]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685a      	ldr	r2, [r3, #4]
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	430a      	orrs	r2, r1
 8000e56:	611a      	str	r2, [r3, #16]
 8000e58:	e014      	b.n	8000e84 <HAL_ADC_Init+0x108>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	691a      	ldr	r2, [r3, #16]
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	0092      	lsls	r2, r2, #2
 8000e66:	0892      	lsrs	r2, r2, #2
 8000e68:	611a      	str	r2, [r3, #16]
 8000e6a:	4b79      	ldr	r3, [pc, #484]	; (8001050 <HAL_ADC_Init+0x2d4>)
 8000e6c:	681a      	ldr	r2, [r3, #0]
 8000e6e:	4b78      	ldr	r3, [pc, #480]	; (8001050 <HAL_ADC_Init+0x2d4>)
 8000e70:	4978      	ldr	r1, [pc, #480]	; (8001054 <HAL_ADC_Init+0x2d8>)
 8000e72:	400a      	ands	r2, r1
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	4b76      	ldr	r3, [pc, #472]	; (8001050 <HAL_ADC_Init+0x2d4>)
 8000e78:	6819      	ldr	r1, [r3, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	685a      	ldr	r2, [r3, #4]
 8000e7e:	4b74      	ldr	r3, [pc, #464]	; (8001050 <HAL_ADC_Init+0x2d4>)
 8000e80:	430a      	orrs	r2, r1
 8000e82:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	68da      	ldr	r2, [r3, #12]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	2118      	movs	r1, #24
 8000e90:	438a      	bics	r2, r1
 8000e92:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	68d9      	ldr	r1, [r3, #12]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	689a      	ldr	r2, [r3, #8]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	430a      	orrs	r2, r1
 8000ea4:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8000ea6:	4b6a      	ldr	r3, [pc, #424]	; (8001050 <HAL_ADC_Init+0x2d4>)
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	4b69      	ldr	r3, [pc, #420]	; (8001050 <HAL_ADC_Init+0x2d4>)
 8000eac:	496a      	ldr	r1, [pc, #424]	; (8001058 <HAL_ADC_Init+0x2dc>)
 8000eae:	400a      	ands	r2, r1
 8000eb0:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8000eb2:	4b67      	ldr	r3, [pc, #412]	; (8001050 <HAL_ADC_Init+0x2d4>)
 8000eb4:	6819      	ldr	r1, [r3, #0]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000eba:	065a      	lsls	r2, r3, #25
 8000ebc:	4b64      	ldr	r3, [pc, #400]	; (8001050 <HAL_ADC_Init+0x2d4>)
 8000ebe:	430a      	orrs	r2, r1
 8000ec0:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	689a      	ldr	r2, [r3, #8]
 8000ec8:	2380      	movs	r3, #128	; 0x80
 8000eca:	055b      	lsls	r3, r3, #21
 8000ecc:	4013      	ands	r3, r2
 8000ece:	d108      	bne.n	8000ee2 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	689a      	ldr	r2, [r3, #8]
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2180      	movs	r1, #128	; 0x80
 8000edc:	0549      	lsls	r1, r1, #21
 8000ede:	430a      	orrs	r2, r1
 8000ee0:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	68da      	ldr	r2, [r3, #12]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	495b      	ldr	r1, [pc, #364]	; (800105c <HAL_ADC_Init+0x2e0>)
 8000eee:	400a      	ands	r2, r1
 8000ef0:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	68d9      	ldr	r1, [r3, #12]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	691b      	ldr	r3, [r3, #16]
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d101      	bne.n	8000f08 <HAL_ADC_Init+0x18c>
 8000f04:	2304      	movs	r3, #4
 8000f06:	e000      	b.n	8000f0a <HAL_ADC_Init+0x18e>
 8000f08:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000f0a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2020      	movs	r0, #32
 8000f10:	5c1b      	ldrb	r3, [r3, r0]
 8000f12:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000f14:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	202c      	movs	r0, #44	; 0x2c
 8000f1a:	5c1b      	ldrb	r3, [r3, r0]
 8000f1c:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000f1e:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000f24:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	699b      	ldr	r3, [r3, #24]
 8000f2a:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8000f2c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	69db      	ldr	r3, [r3, #28]
 8000f32:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000f34:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	430a      	orrs	r2, r1
 8000f3c:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f42:	23c2      	movs	r3, #194	; 0xc2
 8000f44:	33ff      	adds	r3, #255	; 0xff
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d00b      	beq.n	8000f62 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	68d9      	ldr	r1, [r3, #12]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000f58:	431a      	orrs	r2, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	430a      	orrs	r2, r1
 8000f60:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2221      	movs	r2, #33	; 0x21
 8000f66:	5c9b      	ldrb	r3, [r3, r2]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d11a      	bne.n	8000fa2 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2220      	movs	r2, #32
 8000f70:	5c9b      	ldrb	r3, [r3, r2]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d109      	bne.n	8000f8a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	68da      	ldr	r2, [r3, #12]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2180      	movs	r1, #128	; 0x80
 8000f82:	0249      	lsls	r1, r1, #9
 8000f84:	430a      	orrs	r2, r1
 8000f86:	60da      	str	r2, [r3, #12]
 8000f88:	e00b      	b.n	8000fa2 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f8e:	2220      	movs	r2, #32
 8000f90:	431a      	orrs	r2, r3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	431a      	orrs	r2, r3
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d11f      	bne.n	8000fea <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	691a      	ldr	r2, [r3, #16]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	492a      	ldr	r1, [pc, #168]	; (8001060 <HAL_ADC_Init+0x2e4>)
 8000fb6:	400a      	ands	r2, r1
 8000fb8:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	6919      	ldr	r1, [r3, #16]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000fc8:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8000fce:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	430a      	orrs	r2, r1
 8000fd6:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	691a      	ldr	r2, [r3, #16]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	430a      	orrs	r2, r1
 8000fe6:	611a      	str	r2, [r3, #16]
 8000fe8:	e00e      	b.n	8001008 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	691b      	ldr	r3, [r3, #16]
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d107      	bne.n	8001008 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	691a      	ldr	r2, [r3, #16]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	2101      	movs	r1, #1
 8001004:	438a      	bics	r2, r1
 8001006:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	695a      	ldr	r2, [r3, #20]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	2107      	movs	r1, #7
 8001014:	438a      	bics	r2, r1
 8001016:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	6959      	ldr	r1, [r3, #20]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	430a      	orrs	r2, r1
 8001028:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2200      	movs	r2, #0
 800102e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001034:	2203      	movs	r2, #3
 8001036:	4393      	bics	r3, r2
 8001038:	2201      	movs	r2, #1
 800103a:	431a      	orrs	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001040:	2300      	movs	r3, #0
}
 8001042:	0018      	movs	r0, r3
 8001044:	46bd      	mov	sp, r7
 8001046:	b002      	add	sp, #8
 8001048:	bd80      	pop	{r7, pc}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	fffffefd 	.word	0xfffffefd
 8001050:	40012708 	.word	0x40012708
 8001054:	ffc3ffff 	.word	0xffc3ffff
 8001058:	fdffffff 	.word	0xfdffffff
 800105c:	fffe0219 	.word	0xfffe0219
 8001060:	fffffc03 	.word	0xfffffc03

08001064 <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001064:	b590      	push	{r4, r7, lr}
 8001066:	b087      	sub	sp, #28
 8001068:	af00      	add	r7, sp, #0
 800106a:	60f8      	str	r0, [r7, #12]
 800106c:	60b9      	str	r1, [r7, #8]
 800106e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001070:	2317      	movs	r3, #23
 8001072:	18fb      	adds	r3, r7, r3
 8001074:	2200      	movs	r2, #0
 8001076:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	2204      	movs	r2, #4
 8001080:	4013      	ands	r3, r2
 8001082:	d15e      	bne.n	8001142 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	2250      	movs	r2, #80	; 0x50
 8001088:	5c9b      	ldrb	r3, [r3, r2]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d101      	bne.n	8001092 <HAL_ADC_Start_DMA+0x2e>
 800108e:	2302      	movs	r3, #2
 8001090:	e05e      	b.n	8001150 <HAL_ADC_Start_DMA+0xec>
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	2250      	movs	r2, #80	; 0x50
 8001096:	2101      	movs	r1, #1
 8001098:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	69db      	ldr	r3, [r3, #28]
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d007      	beq.n	80010b2 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80010a2:	2317      	movs	r3, #23
 80010a4:	18fc      	adds	r4, r7, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	0018      	movs	r0, r3
 80010aa:	f000 f8fb 	bl	80012a4 <ADC_Enable>
 80010ae:	0003      	movs	r3, r0
 80010b0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80010b2:	2317      	movs	r3, #23
 80010b4:	18fb      	adds	r3, r7, r3
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d146      	bne.n	800114a <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010c0:	4a25      	ldr	r2, [pc, #148]	; (8001158 <HAL_ADC_Start_DMA+0xf4>)
 80010c2:	4013      	ands	r3, r2
 80010c4:	2280      	movs	r2, #128	; 0x80
 80010c6:	0052      	lsls	r2, r2, #1
 80010c8:	431a      	orrs	r2, r3
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	2200      	movs	r2, #0
 80010d2:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	2250      	movs	r2, #80	; 0x50
 80010d8:	2100      	movs	r1, #0
 80010da:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e0:	4a1e      	ldr	r2, [pc, #120]	; (800115c <HAL_ADC_Start_DMA+0xf8>)
 80010e2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e8:	4a1d      	ldr	r2, [pc, #116]	; (8001160 <HAL_ADC_Start_DMA+0xfc>)
 80010ea:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f0:	4a1c      	ldr	r2, [pc, #112]	; (8001164 <HAL_ADC_Start_DMA+0x100>)
 80010f2:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	221c      	movs	r2, #28
 80010fa:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	685a      	ldr	r2, [r3, #4]
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	2110      	movs	r1, #16
 8001108:	430a      	orrs	r2, r1
 800110a:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	68da      	ldr	r2, [r3, #12]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2101      	movs	r1, #1
 8001118:	430a      	orrs	r2, r1
 800111a:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	3340      	adds	r3, #64	; 0x40
 8001126:	0019      	movs	r1, r3
 8001128:	68ba      	ldr	r2, [r7, #8]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	f000 fb0e 	bl	800174c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	689a      	ldr	r2, [r3, #8]
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2104      	movs	r1, #4
 800113c:	430a      	orrs	r2, r1
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	e003      	b.n	800114a <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001142:	2317      	movs	r3, #23
 8001144:	18fb      	adds	r3, r7, r3
 8001146:	2202      	movs	r2, #2
 8001148:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800114a:	2317      	movs	r3, #23
 800114c:	18fb      	adds	r3, r7, r3
 800114e:	781b      	ldrb	r3, [r3, #0]
}
 8001150:	0018      	movs	r0, r3
 8001152:	46bd      	mov	sp, r7
 8001154:	b007      	add	sp, #28
 8001156:	bd90      	pop	{r4, r7, pc}
 8001158:	fffff0fe 	.word	0xfffff0fe
 800115c:	08001365 	.word	0x08001365
 8001160:	08001419 	.word	0x08001419
 8001164:	08001437 	.word	0x08001437

08001168 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001170:	46c0      	nop			; (mov r8, r8)
 8001172:	46bd      	mov	sp, r7
 8001174:	b002      	add	sp, #8
 8001176:	bd80      	pop	{r7, pc}

08001178 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001180:	46c0      	nop			; (mov r8, r8)
 8001182:	46bd      	mov	sp, r7
 8001184:	b002      	add	sp, #8
 8001186:	bd80      	pop	{r7, pc}

08001188 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001190:	46c0      	nop			; (mov r8, r8)
 8001192:	46bd      	mov	sp, r7
 8001194:	b002      	add	sp, #8
 8001196:	bd80      	pop	{r7, pc}

08001198 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2250      	movs	r2, #80	; 0x50
 80011a6:	5c9b      	ldrb	r3, [r3, r2]
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d101      	bne.n	80011b0 <HAL_ADC_ConfigChannel+0x18>
 80011ac:	2302      	movs	r3, #2
 80011ae:	e06c      	b.n	800128a <HAL_ADC_ConfigChannel+0xf2>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2250      	movs	r2, #80	; 0x50
 80011b4:	2101      	movs	r1, #1
 80011b6:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	2204      	movs	r2, #4
 80011c0:	4013      	ands	r3, r2
 80011c2:	d00b      	beq.n	80011dc <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011c8:	2220      	movs	r2, #32
 80011ca:	431a      	orrs	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2250      	movs	r2, #80	; 0x50
 80011d4:	2100      	movs	r1, #0
 80011d6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e056      	b.n	800128a <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	4a2c      	ldr	r2, [pc, #176]	; (8001294 <HAL_ADC_ConfigChannel+0xfc>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d028      	beq.n	8001238 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	035b      	lsls	r3, r3, #13
 80011f2:	0b5a      	lsrs	r2, r3, #13
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	430a      	orrs	r2, r1
 80011fa:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	2380      	movs	r3, #128	; 0x80
 8001202:	02db      	lsls	r3, r3, #11
 8001204:	4013      	ands	r3, r2
 8001206:	d009      	beq.n	800121c <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8001208:	4b23      	ldr	r3, [pc, #140]	; (8001298 <HAL_ADC_ConfigChannel+0x100>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4b22      	ldr	r3, [pc, #136]	; (8001298 <HAL_ADC_ConfigChannel+0x100>)
 800120e:	2180      	movs	r1, #128	; 0x80
 8001210:	0409      	lsls	r1, r1, #16
 8001212:	430a      	orrs	r2, r1
 8001214:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8001216:	200a      	movs	r0, #10
 8001218:	f000 f928 	bl	800146c <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	2380      	movs	r3, #128	; 0x80
 8001222:	029b      	lsls	r3, r3, #10
 8001224:	4013      	ands	r3, r2
 8001226:	d02b      	beq.n	8001280 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8001228:	4b1b      	ldr	r3, [pc, #108]	; (8001298 <HAL_ADC_ConfigChannel+0x100>)
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	4b1a      	ldr	r3, [pc, #104]	; (8001298 <HAL_ADC_ConfigChannel+0x100>)
 800122e:	2180      	movs	r1, #128	; 0x80
 8001230:	03c9      	lsls	r1, r1, #15
 8001232:	430a      	orrs	r2, r1
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	e023      	b.n	8001280 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	035b      	lsls	r3, r3, #13
 8001244:	0b5b      	lsrs	r3, r3, #13
 8001246:	43d9      	mvns	r1, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	400a      	ands	r2, r1
 800124e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	2380      	movs	r3, #128	; 0x80
 8001256:	02db      	lsls	r3, r3, #11
 8001258:	4013      	ands	r3, r2
 800125a:	d005      	beq.n	8001268 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 800125c:	4b0e      	ldr	r3, [pc, #56]	; (8001298 <HAL_ADC_ConfigChannel+0x100>)
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	4b0d      	ldr	r3, [pc, #52]	; (8001298 <HAL_ADC_ConfigChannel+0x100>)
 8001262:	490e      	ldr	r1, [pc, #56]	; (800129c <HAL_ADC_ConfigChannel+0x104>)
 8001264:	400a      	ands	r2, r1
 8001266:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	2380      	movs	r3, #128	; 0x80
 800126e:	029b      	lsls	r3, r3, #10
 8001270:	4013      	ands	r3, r2
 8001272:	d005      	beq.n	8001280 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8001274:	4b08      	ldr	r3, [pc, #32]	; (8001298 <HAL_ADC_ConfigChannel+0x100>)
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	4b07      	ldr	r3, [pc, #28]	; (8001298 <HAL_ADC_ConfigChannel+0x100>)
 800127a:	4909      	ldr	r1, [pc, #36]	; (80012a0 <HAL_ADC_ConfigChannel+0x108>)
 800127c:	400a      	ands	r2, r1
 800127e:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2250      	movs	r2, #80	; 0x50
 8001284:	2100      	movs	r1, #0
 8001286:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8001288:	2300      	movs	r3, #0
}
 800128a:	0018      	movs	r0, r3
 800128c:	46bd      	mov	sp, r7
 800128e:	b002      	add	sp, #8
 8001290:	bd80      	pop	{r7, pc}
 8001292:	46c0      	nop			; (mov r8, r8)
 8001294:	00001001 	.word	0x00001001
 8001298:	40012708 	.word	0x40012708
 800129c:	ff7fffff 	.word	0xff7fffff
 80012a0:	ffbfffff 	.word	0xffbfffff

080012a4 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80012ac:	2300      	movs	r3, #0
 80012ae:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	2203      	movs	r2, #3
 80012b8:	4013      	ands	r3, r2
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d108      	bne.n	80012d0 <ADC_Enable+0x2c>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2201      	movs	r2, #1
 80012c6:	4013      	ands	r3, r2
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d101      	bne.n	80012d0 <ADC_Enable+0x2c>
 80012cc:	2301      	movs	r3, #1
 80012ce:	e000      	b.n	80012d2 <ADC_Enable+0x2e>
 80012d0:	2300      	movs	r3, #0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d13f      	bne.n	8001356 <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	4a20      	ldr	r2, [pc, #128]	; (8001360 <ADC_Enable+0xbc>)
 80012de:	4013      	ands	r3, r2
 80012e0:	d00d      	beq.n	80012fe <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012e6:	2210      	movs	r2, #16
 80012e8:	431a      	orrs	r2, r3
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012f2:	2201      	movs	r2, #1
 80012f4:	431a      	orrs	r2, r3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e02c      	b.n	8001358 <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	689a      	ldr	r2, [r3, #8]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2101      	movs	r1, #1
 800130a:	430a      	orrs	r2, r1
 800130c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800130e:	2001      	movs	r0, #1
 8001310:	f000 f8ac 	bl	800146c <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001314:	f7ff fd28 	bl	8000d68 <HAL_GetTick>
 8001318:	0003      	movs	r3, r0
 800131a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800131c:	e014      	b.n	8001348 <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800131e:	f7ff fd23 	bl	8000d68 <HAL_GetTick>
 8001322:	0002      	movs	r2, r0
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	2b0a      	cmp	r3, #10
 800132a:	d90d      	bls.n	8001348 <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001330:	2210      	movs	r2, #16
 8001332:	431a      	orrs	r2, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800133c:	2201      	movs	r2, #1
 800133e:	431a      	orrs	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e007      	b.n	8001358 <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	2201      	movs	r2, #1
 8001350:	4013      	ands	r3, r2
 8001352:	2b01      	cmp	r3, #1
 8001354:	d1e3      	bne.n	800131e <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001356:	2300      	movs	r3, #0
}
 8001358:	0018      	movs	r0, r3
 800135a:	46bd      	mov	sp, r7
 800135c:	b004      	add	sp, #16
 800135e:	bd80      	pop	{r7, pc}
 8001360:	80000017 	.word	0x80000017

08001364 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001370:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001376:	2250      	movs	r2, #80	; 0x50
 8001378:	4013      	ands	r3, r2
 800137a:	d141      	bne.n	8001400 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001380:	2280      	movs	r2, #128	; 0x80
 8001382:	0092      	lsls	r2, r2, #2
 8001384:	431a      	orrs	r2, r3
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	68da      	ldr	r2, [r3, #12]
 8001390:	23c0      	movs	r3, #192	; 0xc0
 8001392:	011b      	lsls	r3, r3, #4
 8001394:	4013      	ands	r3, r2
 8001396:	d12e      	bne.n	80013f6 <ADC_DMAConvCplt+0x92>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	2220      	movs	r2, #32
 800139c:	5c9b      	ldrb	r3, [r3, r2]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d129      	bne.n	80013f6 <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2208      	movs	r2, #8
 80013aa:	4013      	ands	r3, r2
 80013ac:	2b08      	cmp	r3, #8
 80013ae:	d122      	bne.n	80013f6 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	2204      	movs	r2, #4
 80013b8:	4013      	ands	r3, r2
 80013ba:	d110      	bne.n	80013de <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	685a      	ldr	r2, [r3, #4]
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	210c      	movs	r1, #12
 80013c8:	438a      	bics	r2, r1
 80013ca:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013d0:	4a10      	ldr	r2, [pc, #64]	; (8001414 <ADC_DMAConvCplt+0xb0>)
 80013d2:	4013      	ands	r3, r2
 80013d4:	2201      	movs	r2, #1
 80013d6:	431a      	orrs	r2, r3
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	655a      	str	r2, [r3, #84]	; 0x54
 80013dc:	e00b      	b.n	80013f6 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013e2:	2220      	movs	r2, #32
 80013e4:	431a      	orrs	r2, r3
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ee:	2201      	movs	r2, #1
 80013f0:	431a      	orrs	r2, r3
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	0018      	movs	r0, r3
 80013fa:	f7ff feb5 	bl	8001168 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80013fe:	e005      	b.n	800140c <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	0010      	movs	r0, r2
 800140a:	4798      	blx	r3
}
 800140c:	46c0      	nop			; (mov r8, r8)
 800140e:	46bd      	mov	sp, r7
 8001410:	b004      	add	sp, #16
 8001412:	bd80      	pop	{r7, pc}
 8001414:	fffffefe 	.word	0xfffffefe

08001418 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001424:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	0018      	movs	r0, r3
 800142a:	f7ff fea5 	bl	8001178 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800142e:	46c0      	nop			; (mov r8, r8)
 8001430:	46bd      	mov	sp, r7
 8001432:	b004      	add	sp, #16
 8001434:	bd80      	pop	{r7, pc}

08001436 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001436:	b580      	push	{r7, lr}
 8001438:	b084      	sub	sp, #16
 800143a:	af00      	add	r7, sp, #0
 800143c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001442:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001448:	2240      	movs	r2, #64	; 0x40
 800144a:	431a      	orrs	r2, r3
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001454:	2204      	movs	r2, #4
 8001456:	431a      	orrs	r2, r3
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	0018      	movs	r0, r3
 8001460:	f7ff fe92 	bl	8001188 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001464:	46c0      	nop			; (mov r8, r8)
 8001466:	46bd      	mov	sp, r7
 8001468:	b004      	add	sp, #16
 800146a:	bd80      	pop	{r7, pc}

0800146c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001474:	4b0a      	ldr	r3, [pc, #40]	; (80014a0 <ADC_DelayMicroSecond+0x34>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	490a      	ldr	r1, [pc, #40]	; (80014a4 <ADC_DelayMicroSecond+0x38>)
 800147a:	0018      	movs	r0, r3
 800147c:	f7fe fe44 	bl	8000108 <__udivsi3>
 8001480:	0003      	movs	r3, r0
 8001482:	001a      	movs	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	4353      	muls	r3, r2
 8001488:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 800148a:	e002      	b.n	8001492 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	3b01      	subs	r3, #1
 8001490:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d1f9      	bne.n	800148c <ADC_DelayMicroSecond+0x20>
  } 
}
 8001498:	46c0      	nop			; (mov r8, r8)
 800149a:	46bd      	mov	sp, r7
 800149c:	b004      	add	sp, #16
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20000004 	.word	0x20000004
 80014a4:	000f4240 	.word	0x000f4240

080014a8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	0002      	movs	r2, r0
 80014b0:	1dfb      	adds	r3, r7, #7
 80014b2:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80014b4:	1dfb      	adds	r3, r7, #7
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	001a      	movs	r2, r3
 80014ba:	231f      	movs	r3, #31
 80014bc:	401a      	ands	r2, r3
 80014be:	4b04      	ldr	r3, [pc, #16]	; (80014d0 <NVIC_EnableIRQ+0x28>)
 80014c0:	2101      	movs	r1, #1
 80014c2:	4091      	lsls	r1, r2
 80014c4:	000a      	movs	r2, r1
 80014c6:	601a      	str	r2, [r3, #0]
}
 80014c8:	46c0      	nop			; (mov r8, r8)
 80014ca:	46bd      	mov	sp, r7
 80014cc:	b002      	add	sp, #8
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	e000e100 	.word	0xe000e100

080014d4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014d4:	b590      	push	{r4, r7, lr}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	0002      	movs	r2, r0
 80014dc:	6039      	str	r1, [r7, #0]
 80014de:	1dfb      	adds	r3, r7, #7
 80014e0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80014e2:	1dfb      	adds	r3, r7, #7
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b7f      	cmp	r3, #127	; 0x7f
 80014e8:	d932      	bls.n	8001550 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014ea:	4a2f      	ldr	r2, [pc, #188]	; (80015a8 <NVIC_SetPriority+0xd4>)
 80014ec:	1dfb      	adds	r3, r7, #7
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	0019      	movs	r1, r3
 80014f2:	230f      	movs	r3, #15
 80014f4:	400b      	ands	r3, r1
 80014f6:	3b08      	subs	r3, #8
 80014f8:	089b      	lsrs	r3, r3, #2
 80014fa:	3306      	adds	r3, #6
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	18d3      	adds	r3, r2, r3
 8001500:	3304      	adds	r3, #4
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	1dfa      	adds	r2, r7, #7
 8001506:	7812      	ldrb	r2, [r2, #0]
 8001508:	0011      	movs	r1, r2
 800150a:	2203      	movs	r2, #3
 800150c:	400a      	ands	r2, r1
 800150e:	00d2      	lsls	r2, r2, #3
 8001510:	21ff      	movs	r1, #255	; 0xff
 8001512:	4091      	lsls	r1, r2
 8001514:	000a      	movs	r2, r1
 8001516:	43d2      	mvns	r2, r2
 8001518:	401a      	ands	r2, r3
 800151a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	019b      	lsls	r3, r3, #6
 8001520:	22ff      	movs	r2, #255	; 0xff
 8001522:	401a      	ands	r2, r3
 8001524:	1dfb      	adds	r3, r7, #7
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	0018      	movs	r0, r3
 800152a:	2303      	movs	r3, #3
 800152c:	4003      	ands	r3, r0
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001532:	481d      	ldr	r0, [pc, #116]	; (80015a8 <NVIC_SetPriority+0xd4>)
 8001534:	1dfb      	adds	r3, r7, #7
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	001c      	movs	r4, r3
 800153a:	230f      	movs	r3, #15
 800153c:	4023      	ands	r3, r4
 800153e:	3b08      	subs	r3, #8
 8001540:	089b      	lsrs	r3, r3, #2
 8001542:	430a      	orrs	r2, r1
 8001544:	3306      	adds	r3, #6
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	18c3      	adds	r3, r0, r3
 800154a:	3304      	adds	r3, #4
 800154c:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800154e:	e027      	b.n	80015a0 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001550:	4a16      	ldr	r2, [pc, #88]	; (80015ac <NVIC_SetPriority+0xd8>)
 8001552:	1dfb      	adds	r3, r7, #7
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	b25b      	sxtb	r3, r3
 8001558:	089b      	lsrs	r3, r3, #2
 800155a:	33c0      	adds	r3, #192	; 0xc0
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	589b      	ldr	r3, [r3, r2]
 8001560:	1dfa      	adds	r2, r7, #7
 8001562:	7812      	ldrb	r2, [r2, #0]
 8001564:	0011      	movs	r1, r2
 8001566:	2203      	movs	r2, #3
 8001568:	400a      	ands	r2, r1
 800156a:	00d2      	lsls	r2, r2, #3
 800156c:	21ff      	movs	r1, #255	; 0xff
 800156e:	4091      	lsls	r1, r2
 8001570:	000a      	movs	r2, r1
 8001572:	43d2      	mvns	r2, r2
 8001574:	401a      	ands	r2, r3
 8001576:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	019b      	lsls	r3, r3, #6
 800157c:	22ff      	movs	r2, #255	; 0xff
 800157e:	401a      	ands	r2, r3
 8001580:	1dfb      	adds	r3, r7, #7
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	0018      	movs	r0, r3
 8001586:	2303      	movs	r3, #3
 8001588:	4003      	ands	r3, r0
 800158a:	00db      	lsls	r3, r3, #3
 800158c:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800158e:	4807      	ldr	r0, [pc, #28]	; (80015ac <NVIC_SetPriority+0xd8>)
 8001590:	1dfb      	adds	r3, r7, #7
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	b25b      	sxtb	r3, r3
 8001596:	089b      	lsrs	r3, r3, #2
 8001598:	430a      	orrs	r2, r1
 800159a:	33c0      	adds	r3, #192	; 0xc0
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	501a      	str	r2, [r3, r0]
}
 80015a0:	46c0      	nop			; (mov r8, r8)
 80015a2:	46bd      	mov	sp, r7
 80015a4:	b003      	add	sp, #12
 80015a6:	bd90      	pop	{r4, r7, pc}
 80015a8:	e000ed00 	.word	0xe000ed00
 80015ac:	e000e100 	.word	0xe000e100

080015b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	3b01      	subs	r3, #1
 80015bc:	4a0c      	ldr	r2, [pc, #48]	; (80015f0 <SysTick_Config+0x40>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d901      	bls.n	80015c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015c2:	2301      	movs	r3, #1
 80015c4:	e010      	b.n	80015e8 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015c6:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <SysTick_Config+0x44>)
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	3a01      	subs	r2, #1
 80015cc:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ce:	2301      	movs	r3, #1
 80015d0:	425b      	negs	r3, r3
 80015d2:	2103      	movs	r1, #3
 80015d4:	0018      	movs	r0, r3
 80015d6:	f7ff ff7d 	bl	80014d4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015da:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <SysTick_Config+0x44>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015e0:	4b04      	ldr	r3, [pc, #16]	; (80015f4 <SysTick_Config+0x44>)
 80015e2:	2207      	movs	r2, #7
 80015e4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015e6:	2300      	movs	r3, #0
}
 80015e8:	0018      	movs	r0, r3
 80015ea:	46bd      	mov	sp, r7
 80015ec:	b002      	add	sp, #8
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	00ffffff 	.word	0x00ffffff
 80015f4:	e000e010 	.word	0xe000e010

080015f8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60b9      	str	r1, [r7, #8]
 8001600:	607a      	str	r2, [r7, #4]
 8001602:	210f      	movs	r1, #15
 8001604:	187b      	adds	r3, r7, r1
 8001606:	1c02      	adds	r2, r0, #0
 8001608:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800160a:	68ba      	ldr	r2, [r7, #8]
 800160c:	187b      	adds	r3, r7, r1
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b25b      	sxtb	r3, r3
 8001612:	0011      	movs	r1, r2
 8001614:	0018      	movs	r0, r3
 8001616:	f7ff ff5d 	bl	80014d4 <NVIC_SetPriority>
}
 800161a:	46c0      	nop			; (mov r8, r8)
 800161c:	46bd      	mov	sp, r7
 800161e:	b004      	add	sp, #16
 8001620:	bd80      	pop	{r7, pc}

08001622 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b082      	sub	sp, #8
 8001626:	af00      	add	r7, sp, #0
 8001628:	0002      	movs	r2, r0
 800162a:	1dfb      	adds	r3, r7, #7
 800162c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800162e:	1dfb      	adds	r3, r7, #7
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	b25b      	sxtb	r3, r3
 8001634:	0018      	movs	r0, r3
 8001636:	f7ff ff37 	bl	80014a8 <NVIC_EnableIRQ>
}
 800163a:	46c0      	nop			; (mov r8, r8)
 800163c:	46bd      	mov	sp, r7
 800163e:	b002      	add	sp, #8
 8001640:	bd80      	pop	{r7, pc}

08001642 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	b082      	sub	sp, #8
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	0018      	movs	r0, r3
 800164e:	f7ff ffaf 	bl	80015b0 <SysTick_Config>
 8001652:	0003      	movs	r3, r0
}
 8001654:	0018      	movs	r0, r3
 8001656:	46bd      	mov	sp, r7
 8001658:	b002      	add	sp, #8
 800165a:	bd80      	pop	{r7, pc}

0800165c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d101      	bne.n	800166e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e061      	b.n	8001732 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a32      	ldr	r2, [pc, #200]	; (800173c <HAL_DMA_Init+0xe0>)
 8001674:	4694      	mov	ip, r2
 8001676:	4463      	add	r3, ip
 8001678:	2114      	movs	r1, #20
 800167a:	0018      	movs	r0, r3
 800167c:	f7fe fd44 	bl	8000108 <__udivsi3>
 8001680:	0003      	movs	r3, r0
 8001682:	009a      	lsls	r2, r3, #2
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4a2d      	ldr	r2, [pc, #180]	; (8001740 <HAL_DMA_Init+0xe4>)
 800168c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2225      	movs	r2, #37	; 0x25
 8001692:	2102      	movs	r1, #2
 8001694:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	4a28      	ldr	r2, [pc, #160]	; (8001744 <HAL_DMA_Init+0xe8>)
 80016a2:	4013      	ands	r3, r2
 80016a4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80016ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	691b      	ldr	r3, [r3, #16]
 80016b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a1b      	ldr	r3, [r3, #32]
 80016cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	68fa      	ldr	r2, [r7, #12]
 80016da:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689a      	ldr	r2, [r3, #8]
 80016e0:	2380      	movs	r3, #128	; 0x80
 80016e2:	01db      	lsls	r3, r3, #7
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d018      	beq.n	800171a <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80016e8:	4b17      	ldr	r3, [pc, #92]	; (8001748 <HAL_DMA_Init+0xec>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f0:	211c      	movs	r1, #28
 80016f2:	400b      	ands	r3, r1
 80016f4:	210f      	movs	r1, #15
 80016f6:	4099      	lsls	r1, r3
 80016f8:	000b      	movs	r3, r1
 80016fa:	43d9      	mvns	r1, r3
 80016fc:	4b12      	ldr	r3, [pc, #72]	; (8001748 <HAL_DMA_Init+0xec>)
 80016fe:	400a      	ands	r2, r1
 8001700:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001702:	4b11      	ldr	r3, [pc, #68]	; (8001748 <HAL_DMA_Init+0xec>)
 8001704:	6819      	ldr	r1, [r3, #0]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685a      	ldr	r2, [r3, #4]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170e:	201c      	movs	r0, #28
 8001710:	4003      	ands	r3, r0
 8001712:	409a      	lsls	r2, r3
 8001714:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <HAL_DMA_Init+0xec>)
 8001716:	430a      	orrs	r2, r1
 8001718:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2225      	movs	r2, #37	; 0x25
 8001724:	2101      	movs	r1, #1
 8001726:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2224      	movs	r2, #36	; 0x24
 800172c:	2100      	movs	r1, #0
 800172e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001730:	2300      	movs	r3, #0
}
 8001732:	0018      	movs	r0, r3
 8001734:	46bd      	mov	sp, r7
 8001736:	b004      	add	sp, #16
 8001738:	bd80      	pop	{r7, pc}
 800173a:	46c0      	nop			; (mov r8, r8)
 800173c:	bffdfff8 	.word	0xbffdfff8
 8001740:	40020000 	.word	0x40020000
 8001744:	ffff800f 	.word	0xffff800f
 8001748:	400200a8 	.word	0x400200a8

0800174c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
 8001758:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800175a:	2317      	movs	r3, #23
 800175c:	18fb      	adds	r3, r7, r3
 800175e:	2200      	movs	r2, #0
 8001760:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2224      	movs	r2, #36	; 0x24
 8001766:	5c9b      	ldrb	r3, [r3, r2]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d101      	bne.n	8001770 <HAL_DMA_Start_IT+0x24>
 800176c:	2302      	movs	r3, #2
 800176e:	e04f      	b.n	8001810 <HAL_DMA_Start_IT+0xc4>
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	2224      	movs	r2, #36	; 0x24
 8001774:	2101      	movs	r1, #1
 8001776:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	2225      	movs	r2, #37	; 0x25
 800177c:	5c9b      	ldrb	r3, [r3, r2]
 800177e:	b2db      	uxtb	r3, r3
 8001780:	2b01      	cmp	r3, #1
 8001782:	d13a      	bne.n	80017fa <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2225      	movs	r2, #37	; 0x25
 8001788:	2102      	movs	r1, #2
 800178a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	2200      	movs	r2, #0
 8001790:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2101      	movs	r1, #1
 800179e:	438a      	bics	r2, r1
 80017a0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	68b9      	ldr	r1, [r7, #8]
 80017a8:	68f8      	ldr	r0, [r7, #12]
 80017aa:	f000 f8e3 	bl	8001974 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d008      	beq.n	80017c8 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	210e      	movs	r1, #14
 80017c2:	430a      	orrs	r2, r1
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	e00f      	b.n	80017e8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	2104      	movs	r1, #4
 80017d4:	438a      	bics	r2, r1
 80017d6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	210a      	movs	r1, #10
 80017e4:	430a      	orrs	r2, r1
 80017e6:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	2101      	movs	r1, #1
 80017f4:	430a      	orrs	r2, r1
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	e007      	b.n	800180a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	2224      	movs	r2, #36	; 0x24
 80017fe:	2100      	movs	r1, #0
 8001800:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001802:	2317      	movs	r3, #23
 8001804:	18fb      	adds	r3, r7, r3
 8001806:	2202      	movs	r2, #2
 8001808:	701a      	strb	r2, [r3, #0]
  }
  return status;
 800180a:	2317      	movs	r3, #23
 800180c:	18fb      	adds	r3, r7, r3
 800180e:	781b      	ldrb	r3, [r3, #0]
}
 8001810:	0018      	movs	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	b006      	add	sp, #24
 8001816:	bd80      	pop	{r7, pc}

08001818 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001834:	221c      	movs	r2, #28
 8001836:	4013      	ands	r3, r2
 8001838:	2204      	movs	r2, #4
 800183a:	409a      	lsls	r2, r3
 800183c:	0013      	movs	r3, r2
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	4013      	ands	r3, r2
 8001842:	d026      	beq.n	8001892 <HAL_DMA_IRQHandler+0x7a>
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	2204      	movs	r2, #4
 8001848:	4013      	ands	r3, r2
 800184a:	d022      	beq.n	8001892 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2220      	movs	r2, #32
 8001854:	4013      	ands	r3, r2
 8001856:	d107      	bne.n	8001868 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2104      	movs	r1, #4
 8001864:	438a      	bics	r2, r1
 8001866:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800186c:	221c      	movs	r2, #28
 800186e:	401a      	ands	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001874:	2104      	movs	r1, #4
 8001876:	4091      	lsls	r1, r2
 8001878:	000a      	movs	r2, r1
 800187a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001880:	2b00      	cmp	r3, #0
 8001882:	d100      	bne.n	8001886 <HAL_DMA_IRQHandler+0x6e>
 8001884:	e071      	b.n	800196a <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	0010      	movs	r0, r2
 800188e:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001890:	e06b      	b.n	800196a <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001896:	221c      	movs	r2, #28
 8001898:	4013      	ands	r3, r2
 800189a:	2202      	movs	r2, #2
 800189c:	409a      	lsls	r2, r3
 800189e:	0013      	movs	r3, r2
 80018a0:	68fa      	ldr	r2, [r7, #12]
 80018a2:	4013      	ands	r3, r2
 80018a4:	d02d      	beq.n	8001902 <HAL_DMA_IRQHandler+0xea>
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	2202      	movs	r2, #2
 80018aa:	4013      	ands	r3, r2
 80018ac:	d029      	beq.n	8001902 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2220      	movs	r2, #32
 80018b6:	4013      	ands	r3, r2
 80018b8:	d10b      	bne.n	80018d2 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	210a      	movs	r1, #10
 80018c6:	438a      	bics	r2, r1
 80018c8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2225      	movs	r2, #37	; 0x25
 80018ce:	2101      	movs	r1, #1
 80018d0:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d6:	221c      	movs	r2, #28
 80018d8:	401a      	ands	r2, r3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018de:	2102      	movs	r1, #2
 80018e0:	4091      	lsls	r1, r2
 80018e2:	000a      	movs	r2, r1
 80018e4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2224      	movs	r2, #36	; 0x24
 80018ea:	2100      	movs	r1, #0
 80018ec:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d039      	beq.n	800196a <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	0010      	movs	r0, r2
 80018fe:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001900:	e033      	b.n	800196a <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001906:	221c      	movs	r2, #28
 8001908:	4013      	ands	r3, r2
 800190a:	2208      	movs	r2, #8
 800190c:	409a      	lsls	r2, r3
 800190e:	0013      	movs	r3, r2
 8001910:	68fa      	ldr	r2, [r7, #12]
 8001912:	4013      	ands	r3, r2
 8001914:	d02a      	beq.n	800196c <HAL_DMA_IRQHandler+0x154>
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	2208      	movs	r2, #8
 800191a:	4013      	ands	r3, r2
 800191c:	d026      	beq.n	800196c <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	210e      	movs	r1, #14
 800192a:	438a      	bics	r2, r1
 800192c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001932:	221c      	movs	r2, #28
 8001934:	401a      	ands	r2, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	2101      	movs	r1, #1
 800193c:	4091      	lsls	r1, r2
 800193e:	000a      	movs	r2, r1
 8001940:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2201      	movs	r2, #1
 8001946:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2225      	movs	r2, #37	; 0x25
 800194c:	2101      	movs	r1, #1
 800194e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2224      	movs	r2, #36	; 0x24
 8001954:	2100      	movs	r1, #0
 8001956:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800195c:	2b00      	cmp	r3, #0
 800195e:	d005      	beq.n	800196c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	0010      	movs	r0, r2
 8001968:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800196a:	46c0      	nop			; (mov r8, r8)
 800196c:	46c0      	nop			; (mov r8, r8)
}
 800196e:	46bd      	mov	sp, r7
 8001970:	b004      	add	sp, #16
 8001972:	bd80      	pop	{r7, pc}

08001974 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	607a      	str	r2, [r7, #4]
 8001980:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001986:	221c      	movs	r2, #28
 8001988:	401a      	ands	r2, r3
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198e:	2101      	movs	r1, #1
 8001990:	4091      	lsls	r1, r2
 8001992:	000a      	movs	r2, r1
 8001994:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	683a      	ldr	r2, [r7, #0]
 800199c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	2b10      	cmp	r3, #16
 80019a4:	d108      	bne.n	80019b8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	68ba      	ldr	r2, [r7, #8]
 80019b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80019b6:	e007      	b.n	80019c8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	68ba      	ldr	r2, [r7, #8]
 80019be:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	687a      	ldr	r2, [r7, #4]
 80019c6:	60da      	str	r2, [r3, #12]
}
 80019c8:	46c0      	nop			; (mov r8, r8)
 80019ca:	46bd      	mov	sp, r7
 80019cc:	b004      	add	sp, #16
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80019e2:	2300      	movs	r3, #0
 80019e4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80019e6:	e143      	b.n	8001c70 <HAL_GPIO_Init+0x2a0>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2101      	movs	r1, #1
 80019ee:	697a      	ldr	r2, [r7, #20]
 80019f0:	4091      	lsls	r1, r2
 80019f2:	000a      	movs	r2, r1
 80019f4:	4013      	ands	r3, r2
 80019f6:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d100      	bne.n	8001a00 <HAL_GPIO_Init+0x30>
 80019fe:	e134      	b.n	8001c6a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d003      	beq.n	8001a10 <HAL_GPIO_Init+0x40>
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	2b12      	cmp	r3, #18
 8001a0e:	d123      	bne.n	8001a58 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	08da      	lsrs	r2, r3, #3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	3208      	adds	r2, #8
 8001a18:	0092      	lsls	r2, r2, #2
 8001a1a:	58d3      	ldr	r3, [r2, r3]
 8001a1c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	2207      	movs	r2, #7
 8001a22:	4013      	ands	r3, r2
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	220f      	movs	r2, #15
 8001a28:	409a      	lsls	r2, r3
 8001a2a:	0013      	movs	r3, r2
 8001a2c:	43da      	mvns	r2, r3
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	4013      	ands	r3, r2
 8001a32:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	691a      	ldr	r2, [r3, #16]
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	2107      	movs	r1, #7
 8001a3c:	400b      	ands	r3, r1
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	409a      	lsls	r2, r3
 8001a42:	0013      	movs	r3, r2
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	08da      	lsrs	r2, r3, #3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	3208      	adds	r2, #8
 8001a52:	0092      	lsls	r2, r2, #2
 8001a54:	6939      	ldr	r1, [r7, #16]
 8001a56:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d00b      	beq.n	8001a78 <HAL_GPIO_Init+0xa8>
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d007      	beq.n	8001a78 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a6c:	2b11      	cmp	r3, #17
 8001a6e:	d003      	beq.n	8001a78 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	2b12      	cmp	r3, #18
 8001a76:	d130      	bne.n	8001ada <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	2203      	movs	r2, #3
 8001a84:	409a      	lsls	r2, r3
 8001a86:	0013      	movs	r3, r2
 8001a88:	43da      	mvns	r2, r3
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	68da      	ldr	r2, [r3, #12]
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	409a      	lsls	r2, r3
 8001a9a:	0013      	movs	r3, r2
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001aae:	2201      	movs	r2, #1
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	409a      	lsls	r2, r3
 8001ab4:	0013      	movs	r3, r2
 8001ab6:	43da      	mvns	r2, r3
 8001ab8:	693b      	ldr	r3, [r7, #16]
 8001aba:	4013      	ands	r3, r2
 8001abc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	091b      	lsrs	r3, r3, #4
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	401a      	ands	r2, r3
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	409a      	lsls	r2, r3
 8001acc:	0013      	movs	r3, r2
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	2203      	movs	r2, #3
 8001ae6:	409a      	lsls	r2, r3
 8001ae8:	0013      	movs	r3, r2
 8001aea:	43da      	mvns	r2, r3
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	4013      	ands	r3, r2
 8001af0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	2203      	movs	r2, #3
 8001af8:	401a      	ands	r2, r3
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	005b      	lsls	r3, r3, #1
 8001afe:	409a      	lsls	r2, r3
 8001b00:	0013      	movs	r3, r2
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	2203      	movs	r2, #3
 8001b1a:	409a      	lsls	r2, r3
 8001b1c:	0013      	movs	r3, r2
 8001b1e:	43da      	mvns	r2, r3
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	4013      	ands	r3, r2
 8001b24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	689a      	ldr	r2, [r3, #8]
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	409a      	lsls	r2, r3
 8001b30:	0013      	movs	r3, r2
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685a      	ldr	r2, [r3, #4]
 8001b42:	2380      	movs	r3, #128	; 0x80
 8001b44:	055b      	lsls	r3, r3, #21
 8001b46:	4013      	ands	r3, r2
 8001b48:	d100      	bne.n	8001b4c <HAL_GPIO_Init+0x17c>
 8001b4a:	e08e      	b.n	8001c6a <HAL_GPIO_Init+0x29a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b4c:	4b4e      	ldr	r3, [pc, #312]	; (8001c88 <HAL_GPIO_Init+0x2b8>)
 8001b4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b50:	4b4d      	ldr	r3, [pc, #308]	; (8001c88 <HAL_GPIO_Init+0x2b8>)
 8001b52:	2101      	movs	r1, #1
 8001b54:	430a      	orrs	r2, r1
 8001b56:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8001b58:	4a4c      	ldr	r2, [pc, #304]	; (8001c8c <HAL_GPIO_Init+0x2bc>)
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	089b      	lsrs	r3, r3, #2
 8001b5e:	3302      	adds	r3, #2
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	589b      	ldr	r3, [r3, r2]
 8001b64:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	2203      	movs	r2, #3
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	220f      	movs	r2, #15
 8001b70:	409a      	lsls	r2, r3
 8001b72:	0013      	movs	r3, r2
 8001b74:	43da      	mvns	r2, r3
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	4013      	ands	r3, r2
 8001b7a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	23a0      	movs	r3, #160	; 0xa0
 8001b80:	05db      	lsls	r3, r3, #23
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d00d      	beq.n	8001ba2 <HAL_GPIO_Init+0x1d2>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a41      	ldr	r2, [pc, #260]	; (8001c90 <HAL_GPIO_Init+0x2c0>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d007      	beq.n	8001b9e <HAL_GPIO_Init+0x1ce>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a40      	ldr	r2, [pc, #256]	; (8001c94 <HAL_GPIO_Init+0x2c4>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d101      	bne.n	8001b9a <HAL_GPIO_Init+0x1ca>
 8001b96:	2302      	movs	r3, #2
 8001b98:	e004      	b.n	8001ba4 <HAL_GPIO_Init+0x1d4>
 8001b9a:	2306      	movs	r3, #6
 8001b9c:	e002      	b.n	8001ba4 <HAL_GPIO_Init+0x1d4>
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e000      	b.n	8001ba4 <HAL_GPIO_Init+0x1d4>
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	697a      	ldr	r2, [r7, #20]
 8001ba6:	2103      	movs	r1, #3
 8001ba8:	400a      	ands	r2, r1
 8001baa:	0092      	lsls	r2, r2, #2
 8001bac:	4093      	lsls	r3, r2
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bb4:	4935      	ldr	r1, [pc, #212]	; (8001c8c <HAL_GPIO_Init+0x2bc>)
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	089b      	lsrs	r3, r3, #2
 8001bba:	3302      	adds	r3, #2
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bc2:	4b35      	ldr	r3, [pc, #212]	; (8001c98 <HAL_GPIO_Init+0x2c8>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	43da      	mvns	r2, r3
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685a      	ldr	r2, [r3, #4]
 8001bd6:	2380      	movs	r3, #128	; 0x80
 8001bd8:	025b      	lsls	r3, r3, #9
 8001bda:	4013      	ands	r3, r2
 8001bdc:	d003      	beq.n	8001be6 <HAL_GPIO_Init+0x216>
        {
          temp |= iocurrent;
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001be6:	4b2c      	ldr	r3, [pc, #176]	; (8001c98 <HAL_GPIO_Init+0x2c8>)
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001bec:	4b2a      	ldr	r3, [pc, #168]	; (8001c98 <HAL_GPIO_Init+0x2c8>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	43da      	mvns	r2, r3
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685a      	ldr	r2, [r3, #4]
 8001c00:	2380      	movs	r3, #128	; 0x80
 8001c02:	029b      	lsls	r3, r3, #10
 8001c04:	4013      	ands	r3, r2
 8001c06:	d003      	beq.n	8001c10 <HAL_GPIO_Init+0x240>
        {
          temp |= iocurrent;
 8001c08:	693a      	ldr	r2, [r7, #16]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001c10:	4b21      	ldr	r3, [pc, #132]	; (8001c98 <HAL_GPIO_Init+0x2c8>)
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c16:	4b20      	ldr	r3, [pc, #128]	; (8001c98 <HAL_GPIO_Init+0x2c8>)
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	43da      	mvns	r2, r3
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	4013      	ands	r3, r2
 8001c24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685a      	ldr	r2, [r3, #4]
 8001c2a:	2380      	movs	r3, #128	; 0x80
 8001c2c:	035b      	lsls	r3, r3, #13
 8001c2e:	4013      	ands	r3, r2
 8001c30:	d003      	beq.n	8001c3a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c3a:	4b17      	ldr	r3, [pc, #92]	; (8001c98 <HAL_GPIO_Init+0x2c8>)
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001c40:	4b15      	ldr	r3, [pc, #84]	; (8001c98 <HAL_GPIO_Init+0x2c8>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	43da      	mvns	r2, r3
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685a      	ldr	r2, [r3, #4]
 8001c54:	2380      	movs	r3, #128	; 0x80
 8001c56:	039b      	lsls	r3, r3, #14
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d003      	beq.n	8001c64 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001c5c:	693a      	ldr	r2, [r7, #16]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c64:	4b0c      	ldr	r3, [pc, #48]	; (8001c98 <HAL_GPIO_Init+0x2c8>)
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	3301      	adds	r3, #1
 8001c6e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	40da      	lsrs	r2, r3
 8001c78:	1e13      	subs	r3, r2, #0
 8001c7a:	d000      	beq.n	8001c7e <HAL_GPIO_Init+0x2ae>
 8001c7c:	e6b4      	b.n	80019e8 <HAL_GPIO_Init+0x18>
  }
}
 8001c7e:	46c0      	nop			; (mov r8, r8)
 8001c80:	46bd      	mov	sp, r7
 8001c82:	b006      	add	sp, #24
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	46c0      	nop			; (mov r8, r8)
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	40010000 	.word	0x40010000
 8001c90:	50000400 	.word	0x50000400
 8001c94:	50000800 	.word	0x50000800
 8001c98:	40010400 	.word	0x40010400

08001c9c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	0008      	movs	r0, r1
 8001ca6:	0011      	movs	r1, r2
 8001ca8:	1cbb      	adds	r3, r7, #2
 8001caa:	1c02      	adds	r2, r0, #0
 8001cac:	801a      	strh	r2, [r3, #0]
 8001cae:	1c7b      	adds	r3, r7, #1
 8001cb0:	1c0a      	adds	r2, r1, #0
 8001cb2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8001cb4:	1c7b      	adds	r3, r7, #1
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d004      	beq.n	8001cc6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cbc:	1cbb      	adds	r3, r7, #2
 8001cbe:	881a      	ldrh	r2, [r3, #0]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001cc4:	e003      	b.n	8001cce <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001cc6:	1cbb      	adds	r3, r7, #2
 8001cc8:	881a      	ldrh	r2, [r3, #0]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001cce:	46c0      	nop			; (mov r8, r8)
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	b002      	add	sp, #8
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
 8001cde:	000a      	movs	r2, r1
 8001ce0:	1cbb      	adds	r3, r7, #2
 8001ce2:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	695a      	ldr	r2, [r3, #20]
 8001ce8:	1cbb      	adds	r3, r7, #2
 8001cea:	881b      	ldrh	r3, [r3, #0]
 8001cec:	405a      	eors	r2, r3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	615a      	str	r2, [r3, #20]
}
 8001cf2:	46c0      	nop			; (mov r8, r8)
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	b002      	add	sp, #8
 8001cf8:	bd80      	pop	{r7, pc}
	...

08001cfc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	0002      	movs	r2, r0
 8001d04:	1dbb      	adds	r3, r7, #6
 8001d06:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8001d08:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001d0a:	695b      	ldr	r3, [r3, #20]
 8001d0c:	1dba      	adds	r2, r7, #6
 8001d0e:	8812      	ldrh	r2, [r2, #0]
 8001d10:	4013      	ands	r3, r2
 8001d12:	d008      	beq.n	8001d26 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d14:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001d16:	1dba      	adds	r2, r7, #6
 8001d18:	8812      	ldrh	r2, [r2, #0]
 8001d1a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d1c:	1dbb      	adds	r3, r7, #6
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	0018      	movs	r0, r3
 8001d22:	f000 f807 	bl	8001d34 <HAL_GPIO_EXTI_Callback>
  }
}
 8001d26:	46c0      	nop			; (mov r8, r8)
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	b002      	add	sp, #8
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	46c0      	nop			; (mov r8, r8)
 8001d30:	40010400 	.word	0x40010400

08001d34 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	0002      	movs	r2, r0
 8001d3c:	1dbb      	adds	r3, r7, #6
 8001d3e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8001d40:	46c0      	nop			; (mov r8, r8)
 8001d42:	46bd      	mov	sp, r7
 8001d44:	b002      	add	sp, #8
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d101      	bne.n	8001d5a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e06c      	b.n	8001e34 <HAL_LPTIM_Init+0xec>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	222e      	movs	r2, #46	; 0x2e
 8001d5e:	5c9b      	ldrb	r3, [r3, r2]
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d107      	bne.n	8001d76 <HAL_LPTIM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	222d      	movs	r2, #45	; 0x2d
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	0018      	movs	r0, r3
 8001d72:	f7fe fbcd 	bl	8000510 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	222e      	movs	r2, #46	; 0x2e
 8001d7a:	2102      	movs	r1, #2
 8001d7c:	5499      	strb	r1, [r3, r2]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d005      	beq.n	8001d9a <HAL_LPTIM_Init+0x52>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d92:	2380      	movs	r3, #128	; 0x80
 8001d94:	041b      	lsls	r3, r3, #16
 8001d96:	429a      	cmp	r2, r3
 8001d98:	d103      	bne.n	8001da2 <HAL_LPTIM_Init+0x5a>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	221e      	movs	r2, #30
 8001d9e:	4393      	bics	r3, r2
 8001da0:	60fb      	str	r3, [r7, #12]
  }
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	4a25      	ldr	r2, [pc, #148]	; (8001e3c <HAL_LPTIM_Init+0xf4>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d003      	beq.n	8001db4 <HAL_LPTIM_Init+0x6c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	4a24      	ldr	r2, [pc, #144]	; (8001e40 <HAL_LPTIM_Init+0xf8>)
 8001db0:	4013      	ands	r3, r2
 8001db2:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, CKPOL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	4a23      	ldr	r2, [pc, #140]	; (8001e44 <HAL_LPTIM_Init+0xfc>)
 8001db8:	4013      	ands	r3, r2
 8001dba:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001dc4:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8001dca:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8001dd0:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8001dd6:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001dd8:	68fa      	ldr	r2, [r7, #12]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	60fb      	str	r3, [r7, #12]

  if (((hlptim->Init.Clock.Source) == LPTIM_CLOCKSOURCE_ULPTIM) || ((hlptim->Init.CounterSource) == LPTIM_COUNTERSOURCE_EXTERNAL))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d005      	beq.n	8001df2 <HAL_LPTIM_Init+0xaa>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001dea:	2380      	movs	r3, #128	; 0x80
 8001dec:	041b      	lsls	r3, r3, #16
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d107      	bne.n	8001e02 <HAL_LPTIM_Init+0xba>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	68fa      	ldr	r2, [r7, #12]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	60fb      	str	r3, [r7, #12]
  }

  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	4a0d      	ldr	r2, [pc, #52]	; (8001e3c <HAL_LPTIM_Init+0xf4>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d00a      	beq.n	8001e22 <HAL_LPTIM_Init+0xda>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8001e14:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8001e1a:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8001e1c:	68fa      	ldr	r2, [r7, #12]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	60da      	str	r2, [r3, #12]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	222e      	movs	r2, #46	; 0x2e
 8001e2e:	2101      	movs	r1, #1
 8001e30:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	0018      	movs	r0, r3
 8001e36:	46bd      	mov	sp, r7
 8001e38:	b004      	add	sp, #16
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	0000ffff 	.word	0x0000ffff
 8001e40:	ffff1f3f 	.word	0xffff1f3f
 8001e44:	ff19f1f8 	.word	0xff19f1f8

08001e48 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	222e      	movs	r2, #46	; 0x2e
 8001e56:	2102      	movs	r1, #2
 8001e58:	5499      	strb	r1, [r3, r2]

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT();
 8001e5a:	4b23      	ldr	r3, [pc, #140]	; (8001ee8 <HAL_LPTIM_Counter_Start_IT+0xa0>)
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	4b22      	ldr	r3, [pc, #136]	; (8001ee8 <HAL_LPTIM_Counter_Start_IT+0xa0>)
 8001e60:	2180      	movs	r1, #128	; 0x80
 8001e62:	0589      	lsls	r1, r1, #22
 8001e64:	430a      	orrs	r2, r1
 8001e66:	601a      	str	r2, [r3, #0]

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM) && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d00d      	beq.n	8001e8c <HAL_LPTIM_Counter_Start_IT+0x44>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e74:	2380      	movs	r3, #128	; 0x80
 8001e76:	041b      	lsls	r3, r3, #16
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d107      	bne.n	8001e8c <HAL_LPTIM_Counter_Start_IT+0x44>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	68da      	ldr	r2, [r3, #12]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4919      	ldr	r1, [pc, #100]	; (8001eec <HAL_LPTIM_Counter_Start_IT+0xa4>)
 8001e88:	400a      	ands	r2, r1
 8001e8a:	60da      	str	r2, [r3, #12]
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	689a      	ldr	r2, [r3, #8]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2110      	movs	r1, #16
 8001e98:	430a      	orrs	r2, r1
 8001e9a:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689a      	ldr	r2, [r3, #8]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	2102      	movs	r1, #2
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	691a      	ldr	r2, [r3, #16]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2101      	movs	r1, #1
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	611a      	str	r2, [r3, #16]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	683a      	ldr	r2, [r7, #0]
 8001ec2:	619a      	str	r2, [r3, #24]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	691a      	ldr	r2, [r3, #16]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2104      	movs	r1, #4
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	611a      	str	r2, [r3, #16]

  /* Change the TIM state*/
  hlptim->State = HAL_LPTIM_STATE_READY;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	222e      	movs	r2, #46	; 0x2e
 8001ed8:	2101      	movs	r1, #1
 8001eda:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	0018      	movs	r0, r3
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	b002      	add	sp, #8
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	46c0      	nop			; (mov r8, r8)
 8001ee8:	40010400 	.word	0x40010400
 8001eec:	fffff1ff 	.word	0xfffff1ff

08001ef0 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2201      	movs	r2, #1
 8001f00:	4013      	ands	r3, r2
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d10e      	bne.n	8001f24 <HAL_LPTIM_IRQHandler+0x34>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	4013      	ands	r3, r2
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d107      	bne.n	8001f24 <HAL_LPTIM_IRQHandler+0x34>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2201      	movs	r2, #1
 8001f1a:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	0018      	movs	r0, r3
 8001f20:	f000 f888 	bl	8002034 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d10e      	bne.n	8001f50 <HAL_LPTIM_IRQHandler+0x60>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	2202      	movs	r2, #2
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	2b02      	cmp	r3, #2
 8001f3e:	d107      	bne.n	8001f50 <HAL_LPTIM_IRQHandler+0x60>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2202      	movs	r2, #2
 8001f46:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	0018      	movs	r0, r3
 8001f4c:	f000 f87a 	bl	8002044 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2204      	movs	r2, #4
 8001f58:	4013      	ands	r3, r2
 8001f5a:	2b04      	cmp	r3, #4
 8001f5c:	d10e      	bne.n	8001f7c <HAL_LPTIM_IRQHandler+0x8c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	2204      	movs	r2, #4
 8001f66:	4013      	ands	r3, r2
 8001f68:	2b04      	cmp	r3, #4
 8001f6a:	d107      	bne.n	8001f7c <HAL_LPTIM_IRQHandler+0x8c>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2204      	movs	r2, #4
 8001f72:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	0018      	movs	r0, r3
 8001f78:	f000 f86c 	bl	8002054 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2208      	movs	r2, #8
 8001f84:	4013      	ands	r3, r2
 8001f86:	2b08      	cmp	r3, #8
 8001f88:	d10e      	bne.n	8001fa8 <HAL_LPTIM_IRQHandler+0xb8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	2208      	movs	r2, #8
 8001f92:	4013      	ands	r3, r2
 8001f94:	2b08      	cmp	r3, #8
 8001f96:	d107      	bne.n	8001fa8 <HAL_LPTIM_IRQHandler+0xb8>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2208      	movs	r2, #8
 8001f9e:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	0018      	movs	r0, r3
 8001fa4:	f000 f85e 	bl	8002064 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2210      	movs	r2, #16
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	2b10      	cmp	r3, #16
 8001fb4:	d10e      	bne.n	8001fd4 <HAL_LPTIM_IRQHandler+0xe4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	2210      	movs	r2, #16
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	2b10      	cmp	r3, #16
 8001fc2:	d107      	bne.n	8001fd4 <HAL_LPTIM_IRQHandler+0xe4>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2210      	movs	r2, #16
 8001fca:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f000 f850 	bl	8002074 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2220      	movs	r2, #32
 8001fdc:	4013      	ands	r3, r2
 8001fde:	2b20      	cmp	r3, #32
 8001fe0:	d10e      	bne.n	8002000 <HAL_LPTIM_IRQHandler+0x110>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	2220      	movs	r2, #32
 8001fea:	4013      	ands	r3, r2
 8001fec:	2b20      	cmp	r3, #32
 8001fee:	d107      	bne.n	8002000 <HAL_LPTIM_IRQHandler+0x110>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2220      	movs	r2, #32
 8001ff6:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	f000 f842 	bl	8002084 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2240      	movs	r2, #64	; 0x40
 8002008:	4013      	ands	r3, r2
 800200a:	2b40      	cmp	r3, #64	; 0x40
 800200c:	d10e      	bne.n	800202c <HAL_LPTIM_IRQHandler+0x13c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	2240      	movs	r2, #64	; 0x40
 8002016:	4013      	ands	r3, r2
 8002018:	2b40      	cmp	r3, #64	; 0x40
 800201a:	d107      	bne.n	800202c <HAL_LPTIM_IRQHandler+0x13c>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2240      	movs	r2, #64	; 0x40
 8002022:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	0018      	movs	r0, r3
 8002028:	f000 f834 	bl	8002094 <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 800202c:	46c0      	nop			; (mov r8, r8)
 800202e:	46bd      	mov	sp, r7
 8002030:	b002      	add	sp, #8
 8002032:	bd80      	pop	{r7, pc}

08002034 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 800203c:	46c0      	nop			; (mov r8, r8)
 800203e:	46bd      	mov	sp, r7
 8002040:	b002      	add	sp, #8
 8002042:	bd80      	pop	{r7, pc}

08002044 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 800204c:	46c0      	nop			; (mov r8, r8)
 800204e:	46bd      	mov	sp, r7
 8002050:	b002      	add	sp, #8
 8002052:	bd80      	pop	{r7, pc}

08002054 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 800205c:	46c0      	nop			; (mov r8, r8)
 800205e:	46bd      	mov	sp, r7
 8002060:	b002      	add	sp, #8
 8002062:	bd80      	pop	{r7, pc}

08002064 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 800206c:	46c0      	nop			; (mov r8, r8)
 800206e:	46bd      	mov	sp, r7
 8002070:	b002      	add	sp, #8
 8002072:	bd80      	pop	{r7, pc}

08002074 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 800207c:	46c0      	nop			; (mov r8, r8)
 800207e:	46bd      	mov	sp, r7
 8002080:	b002      	add	sp, #8
 8002082:	bd80      	pop	{r7, pc}

08002084 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 800208c:	46c0      	nop			; (mov r8, r8)
 800208e:	46bd      	mov	sp, r7
 8002090:	b002      	add	sp, #8
 8002092:	bd80      	pop	{r7, pc}

08002094 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 800209c:	46c0      	nop			; (mov r8, r8)
 800209e:	46bd      	mov	sp, r7
 80020a0:	b002      	add	sp, #8
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020a4:	b5b0      	push	{r4, r5, r7, lr}
 80020a6:	b08a      	sub	sp, #40	; 0x28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d102      	bne.n	80020b8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	f000 fb6a 	bl	800278c <HAL_RCC_OscConfig+0x6e8>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020b8:	4bc7      	ldr	r3, [pc, #796]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	220c      	movs	r2, #12
 80020be:	4013      	ands	r3, r2
 80020c0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020c2:	4bc5      	ldr	r3, [pc, #788]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 80020c4:	68da      	ldr	r2, [r3, #12]
 80020c6:	2380      	movs	r3, #128	; 0x80
 80020c8:	025b      	lsls	r3, r3, #9
 80020ca:	4013      	ands	r3, r2
 80020cc:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2201      	movs	r2, #1
 80020d4:	4013      	ands	r3, r2
 80020d6:	d100      	bne.n	80020da <HAL_RCC_OscConfig+0x36>
 80020d8:	e07d      	b.n	80021d6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	2b08      	cmp	r3, #8
 80020de:	d007      	beq.n	80020f0 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	2b0c      	cmp	r3, #12
 80020e4:	d112      	bne.n	800210c <HAL_RCC_OscConfig+0x68>
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	2380      	movs	r3, #128	; 0x80
 80020ea:	025b      	lsls	r3, r3, #9
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d10d      	bne.n	800210c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020f0:	4bb9      	ldr	r3, [pc, #740]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	2380      	movs	r3, #128	; 0x80
 80020f6:	029b      	lsls	r3, r3, #10
 80020f8:	4013      	ands	r3, r2
 80020fa:	d100      	bne.n	80020fe <HAL_RCC_OscConfig+0x5a>
 80020fc:	e06a      	b.n	80021d4 <HAL_RCC_OscConfig+0x130>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d166      	bne.n	80021d4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	f000 fb40 	bl	800278c <HAL_RCC_OscConfig+0x6e8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685a      	ldr	r2, [r3, #4]
 8002110:	2380      	movs	r3, #128	; 0x80
 8002112:	025b      	lsls	r3, r3, #9
 8002114:	429a      	cmp	r2, r3
 8002116:	d107      	bne.n	8002128 <HAL_RCC_OscConfig+0x84>
 8002118:	4baf      	ldr	r3, [pc, #700]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	4bae      	ldr	r3, [pc, #696]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 800211e:	2180      	movs	r1, #128	; 0x80
 8002120:	0249      	lsls	r1, r1, #9
 8002122:	430a      	orrs	r2, r1
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	e027      	b.n	8002178 <HAL_RCC_OscConfig+0xd4>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	23a0      	movs	r3, #160	; 0xa0
 800212e:	02db      	lsls	r3, r3, #11
 8002130:	429a      	cmp	r2, r3
 8002132:	d10e      	bne.n	8002152 <HAL_RCC_OscConfig+0xae>
 8002134:	4ba8      	ldr	r3, [pc, #672]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	4ba7      	ldr	r3, [pc, #668]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 800213a:	2180      	movs	r1, #128	; 0x80
 800213c:	02c9      	lsls	r1, r1, #11
 800213e:	430a      	orrs	r2, r1
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	4ba5      	ldr	r3, [pc, #660]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	4ba4      	ldr	r3, [pc, #656]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002148:	2180      	movs	r1, #128	; 0x80
 800214a:	0249      	lsls	r1, r1, #9
 800214c:	430a      	orrs	r2, r1
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	e012      	b.n	8002178 <HAL_RCC_OscConfig+0xd4>
 8002152:	4ba1      	ldr	r3, [pc, #644]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	4ba0      	ldr	r3, [pc, #640]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002158:	49a0      	ldr	r1, [pc, #640]	; (80023dc <HAL_RCC_OscConfig+0x338>)
 800215a:	400a      	ands	r2, r1
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	4b9e      	ldr	r3, [pc, #632]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	2380      	movs	r3, #128	; 0x80
 8002164:	025b      	lsls	r3, r3, #9
 8002166:	4013      	ands	r3, r2
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	4b9a      	ldr	r3, [pc, #616]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	4b99      	ldr	r3, [pc, #612]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002172:	499b      	ldr	r1, [pc, #620]	; (80023e0 <HAL_RCC_OscConfig+0x33c>)
 8002174:	400a      	ands	r2, r1
 8002176:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d014      	beq.n	80021aa <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002180:	f7fe fdf2 	bl	8000d68 <HAL_GetTick>
 8002184:	0003      	movs	r3, r0
 8002186:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002188:	e008      	b.n	800219c <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800218a:	f7fe fded 	bl	8000d68 <HAL_GetTick>
 800218e:	0002      	movs	r2, r0
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b64      	cmp	r3, #100	; 0x64
 8002196:	d901      	bls.n	800219c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e2f7      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800219c:	4b8e      	ldr	r3, [pc, #568]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	2380      	movs	r3, #128	; 0x80
 80021a2:	029b      	lsls	r3, r3, #10
 80021a4:	4013      	ands	r3, r2
 80021a6:	d0f0      	beq.n	800218a <HAL_RCC_OscConfig+0xe6>
 80021a8:	e015      	b.n	80021d6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021aa:	f7fe fddd 	bl	8000d68 <HAL_GetTick>
 80021ae:	0003      	movs	r3, r0
 80021b0:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80021b2:	e008      	b.n	80021c6 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021b4:	f7fe fdd8 	bl	8000d68 <HAL_GetTick>
 80021b8:	0002      	movs	r2, r0
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b64      	cmp	r3, #100	; 0x64
 80021c0:	d901      	bls.n	80021c6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e2e2      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80021c6:	4b84      	ldr	r3, [pc, #528]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	2380      	movs	r3, #128	; 0x80
 80021cc:	029b      	lsls	r3, r3, #10
 80021ce:	4013      	ands	r3, r2
 80021d0:	d1f0      	bne.n	80021b4 <HAL_RCC_OscConfig+0x110>
 80021d2:	e000      	b.n	80021d6 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021d4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2202      	movs	r2, #2
 80021dc:	4013      	ands	r3, r2
 80021de:	d100      	bne.n	80021e2 <HAL_RCC_OscConfig+0x13e>
 80021e0:	e098      	b.n	8002314 <HAL_RCC_OscConfig+0x270>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	68db      	ldr	r3, [r3, #12]
 80021e6:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80021e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ea:	2220      	movs	r2, #32
 80021ec:	4013      	ands	r3, r2
 80021ee:	d009      	beq.n	8002204 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80021f0:	4b79      	ldr	r3, [pc, #484]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	4b78      	ldr	r3, [pc, #480]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 80021f6:	2120      	movs	r1, #32
 80021f8:	430a      	orrs	r2, r1
 80021fa:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80021fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fe:	2220      	movs	r2, #32
 8002200:	4393      	bics	r3, r2
 8002202:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	2b04      	cmp	r3, #4
 8002208:	d005      	beq.n	8002216 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	2b0c      	cmp	r3, #12
 800220e:	d13d      	bne.n	800228c <HAL_RCC_OscConfig+0x1e8>
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d13a      	bne.n	800228c <HAL_RCC_OscConfig+0x1e8>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002216:	4b70      	ldr	r3, [pc, #448]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	2204      	movs	r2, #4
 800221c:	4013      	ands	r3, r2
 800221e:	d004      	beq.n	800222a <HAL_RCC_OscConfig+0x186>
 8002220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e2b0      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800222a:	4b6b      	ldr	r3, [pc, #428]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	4a6d      	ldr	r2, [pc, #436]	; (80023e4 <HAL_RCC_OscConfig+0x340>)
 8002230:	4013      	ands	r3, r2
 8002232:	0019      	movs	r1, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	691b      	ldr	r3, [r3, #16]
 8002238:	021a      	lsls	r2, r3, #8
 800223a:	4b67      	ldr	r3, [pc, #412]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 800223c:	430a      	orrs	r2, r1
 800223e:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002240:	4b65      	ldr	r3, [pc, #404]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2209      	movs	r2, #9
 8002246:	4393      	bics	r3, r2
 8002248:	0019      	movs	r1, r3
 800224a:	4b63      	ldr	r3, [pc, #396]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 800224c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800224e:	430a      	orrs	r2, r1
 8002250:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002252:	f000 fbcb 	bl	80029ec <HAL_RCC_GetSysClockFreq>
 8002256:	0001      	movs	r1, r0
 8002258:	4b5f      	ldr	r3, [pc, #380]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	091b      	lsrs	r3, r3, #4
 800225e:	220f      	movs	r2, #15
 8002260:	4013      	ands	r3, r2
 8002262:	4a61      	ldr	r2, [pc, #388]	; (80023e8 <HAL_RCC_OscConfig+0x344>)
 8002264:	5cd3      	ldrb	r3, [r2, r3]
 8002266:	000a      	movs	r2, r1
 8002268:	40da      	lsrs	r2, r3
 800226a:	4b60      	ldr	r3, [pc, #384]	; (80023ec <HAL_RCC_OscConfig+0x348>)
 800226c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 800226e:	2513      	movs	r5, #19
 8002270:	197c      	adds	r4, r7, r5
 8002272:	2000      	movs	r0, #0
 8002274:	f7fe fd42 	bl	8000cfc <HAL_InitTick>
 8002278:	0003      	movs	r3, r0
 800227a:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800227c:	197b      	adds	r3, r7, r5
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d047      	beq.n	8002314 <HAL_RCC_OscConfig+0x270>
      {
        return status;
 8002284:	2313      	movs	r3, #19
 8002286:	18fb      	adds	r3, r7, r3
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	e27f      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800228c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228e:	2b00      	cmp	r3, #0
 8002290:	d027      	beq.n	80022e2 <HAL_RCC_OscConfig+0x23e>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002292:	4b51      	ldr	r3, [pc, #324]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2209      	movs	r2, #9
 8002298:	4393      	bics	r3, r2
 800229a:	0019      	movs	r1, r3
 800229c:	4b4e      	ldr	r3, [pc, #312]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 800229e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022a0:	430a      	orrs	r2, r1
 80022a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a4:	f7fe fd60 	bl	8000d68 <HAL_GetTick>
 80022a8:	0003      	movs	r3, r0
 80022aa:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022ac:	e008      	b.n	80022c0 <HAL_RCC_OscConfig+0x21c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022ae:	f7fe fd5b 	bl	8000d68 <HAL_GetTick>
 80022b2:	0002      	movs	r2, r0
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d901      	bls.n	80022c0 <HAL_RCC_OscConfig+0x21c>
          {
            return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e265      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022c0:	4b45      	ldr	r3, [pc, #276]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2204      	movs	r2, #4
 80022c6:	4013      	ands	r3, r2
 80022c8:	d0f1      	beq.n	80022ae <HAL_RCC_OscConfig+0x20a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ca:	4b43      	ldr	r3, [pc, #268]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	4a45      	ldr	r2, [pc, #276]	; (80023e4 <HAL_RCC_OscConfig+0x340>)
 80022d0:	4013      	ands	r3, r2
 80022d2:	0019      	movs	r1, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	691b      	ldr	r3, [r3, #16]
 80022d8:	021a      	lsls	r2, r3, #8
 80022da:	4b3f      	ldr	r3, [pc, #252]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 80022dc:	430a      	orrs	r2, r1
 80022de:	605a      	str	r2, [r3, #4]
 80022e0:	e018      	b.n	8002314 <HAL_RCC_OscConfig+0x270>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022e2:	4b3d      	ldr	r3, [pc, #244]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	4b3c      	ldr	r3, [pc, #240]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 80022e8:	2101      	movs	r1, #1
 80022ea:	438a      	bics	r2, r1
 80022ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ee:	f7fe fd3b 	bl	8000d68 <HAL_GetTick>
 80022f2:	0003      	movs	r3, r0
 80022f4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x266>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022f8:	f7fe fd36 	bl	8000d68 <HAL_GetTick>
 80022fc:	0002      	movs	r2, r0
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b02      	cmp	r3, #2
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x266>
          {
            return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e240      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800230a:	4b33      	ldr	r3, [pc, #204]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2204      	movs	r2, #4
 8002310:	4013      	ands	r3, r2
 8002312:	d1f1      	bne.n	80022f8 <HAL_RCC_OscConfig+0x254>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2210      	movs	r2, #16
 800231a:	4013      	ands	r3, r2
 800231c:	d100      	bne.n	8002320 <HAL_RCC_OscConfig+0x27c>
 800231e:	e09e      	b.n	800245e <HAL_RCC_OscConfig+0x3ba>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d13f      	bne.n	80023a6 <HAL_RCC_OscConfig+0x302>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002326:	4b2c      	ldr	r3, [pc, #176]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	2380      	movs	r3, #128	; 0x80
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4013      	ands	r3, r2
 8002330:	d005      	beq.n	800233e <HAL_RCC_OscConfig+0x29a>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <HAL_RCC_OscConfig+0x29a>
      {
        return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e226      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800233e:	4b26      	ldr	r3, [pc, #152]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	4a2b      	ldr	r2, [pc, #172]	; (80023f0 <HAL_RCC_OscConfig+0x34c>)
 8002344:	4013      	ands	r3, r2
 8002346:	0019      	movs	r1, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a1a      	ldr	r2, [r3, #32]
 800234c:	4b22      	ldr	r3, [pc, #136]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 800234e:	430a      	orrs	r2, r1
 8002350:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002352:	4b21      	ldr	r3, [pc, #132]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	021b      	lsls	r3, r3, #8
 8002358:	0a19      	lsrs	r1, r3, #8
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	061a      	lsls	r2, r3, #24
 8002360:	4b1d      	ldr	r3, [pc, #116]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002362:	430a      	orrs	r2, r1
 8002364:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6a1b      	ldr	r3, [r3, #32]
 800236a:	0b5b      	lsrs	r3, r3, #13
 800236c:	3301      	adds	r3, #1
 800236e:	2280      	movs	r2, #128	; 0x80
 8002370:	0212      	lsls	r2, r2, #8
 8002372:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002374:	4b18      	ldr	r3, [pc, #96]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	091b      	lsrs	r3, r3, #4
 800237a:	210f      	movs	r1, #15
 800237c:	400b      	ands	r3, r1
 800237e:	491a      	ldr	r1, [pc, #104]	; (80023e8 <HAL_RCC_OscConfig+0x344>)
 8002380:	5ccb      	ldrb	r3, [r1, r3]
 8002382:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002384:	4b19      	ldr	r3, [pc, #100]	; (80023ec <HAL_RCC_OscConfig+0x348>)
 8002386:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8002388:	2513      	movs	r5, #19
 800238a:	197c      	adds	r4, r7, r5
 800238c:	2000      	movs	r0, #0
 800238e:	f7fe fcb5 	bl	8000cfc <HAL_InitTick>
 8002392:	0003      	movs	r3, r0
 8002394:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002396:	197b      	adds	r3, r7, r5
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d05f      	beq.n	800245e <HAL_RCC_OscConfig+0x3ba>
        {
          return status;
 800239e:	2313      	movs	r3, #19
 80023a0:	18fb      	adds	r3, r7, r3
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	e1f2      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d03d      	beq.n	800242a <HAL_RCC_OscConfig+0x386>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023ae:	4b0a      	ldr	r3, [pc, #40]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	4b09      	ldr	r3, [pc, #36]	; (80023d8 <HAL_RCC_OscConfig+0x334>)
 80023b4:	2180      	movs	r1, #128	; 0x80
 80023b6:	0049      	lsls	r1, r1, #1
 80023b8:	430a      	orrs	r2, r1
 80023ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023bc:	f7fe fcd4 	bl	8000d68 <HAL_GetTick>
 80023c0:	0003      	movs	r3, r0
 80023c2:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80023c4:	e016      	b.n	80023f4 <HAL_RCC_OscConfig+0x350>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023c6:	f7fe fccf 	bl	8000d68 <HAL_GetTick>
 80023ca:	0002      	movs	r2, r0
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d90f      	bls.n	80023f4 <HAL_RCC_OscConfig+0x350>
          {
            return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e1d9      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
 80023d8:	40021000 	.word	0x40021000
 80023dc:	fffeffff 	.word	0xfffeffff
 80023e0:	fffbffff 	.word	0xfffbffff
 80023e4:	ffffe0ff 	.word	0xffffe0ff
 80023e8:	08003894 	.word	0x08003894
 80023ec:	20000004 	.word	0x20000004
 80023f0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80023f4:	4bca      	ldr	r3, [pc, #808]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	2380      	movs	r3, #128	; 0x80
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	4013      	ands	r3, r2
 80023fe:	d0e2      	beq.n	80023c6 <HAL_RCC_OscConfig+0x322>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002400:	4bc7      	ldr	r3, [pc, #796]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	4ac7      	ldr	r2, [pc, #796]	; (8002724 <HAL_RCC_OscConfig+0x680>)
 8002406:	4013      	ands	r3, r2
 8002408:	0019      	movs	r1, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a1a      	ldr	r2, [r3, #32]
 800240e:	4bc4      	ldr	r3, [pc, #784]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002410:	430a      	orrs	r2, r1
 8002412:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002414:	4bc2      	ldr	r3, [pc, #776]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	021b      	lsls	r3, r3, #8
 800241a:	0a19      	lsrs	r1, r3, #8
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	69db      	ldr	r3, [r3, #28]
 8002420:	061a      	lsls	r2, r3, #24
 8002422:	4bbf      	ldr	r3, [pc, #764]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002424:	430a      	orrs	r2, r1
 8002426:	605a      	str	r2, [r3, #4]
 8002428:	e019      	b.n	800245e <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800242a:	4bbd      	ldr	r3, [pc, #756]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	4bbc      	ldr	r3, [pc, #752]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002430:	49bd      	ldr	r1, [pc, #756]	; (8002728 <HAL_RCC_OscConfig+0x684>)
 8002432:	400a      	ands	r2, r1
 8002434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002436:	f7fe fc97 	bl	8000d68 <HAL_GetTick>
 800243a:	0003      	movs	r3, r0
 800243c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002440:	f7fe fc92 	bl	8000d68 <HAL_GetTick>
 8002444:	0002      	movs	r2, r0
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e19c      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002452:	4bb3      	ldr	r3, [pc, #716]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	2380      	movs	r3, #128	; 0x80
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	4013      	ands	r3, r2
 800245c:	d1f0      	bne.n	8002440 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2208      	movs	r2, #8
 8002464:	4013      	ands	r3, r2
 8002466:	d036      	beq.n	80024d6 <HAL_RCC_OscConfig+0x432>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	695b      	ldr	r3, [r3, #20]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d019      	beq.n	80024a4 <HAL_RCC_OscConfig+0x400>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002470:	4bab      	ldr	r3, [pc, #684]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002472:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002474:	4baa      	ldr	r3, [pc, #680]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002476:	2101      	movs	r1, #1
 8002478:	430a      	orrs	r2, r1
 800247a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800247c:	f7fe fc74 	bl	8000d68 <HAL_GetTick>
 8002480:	0003      	movs	r3, r0
 8002482:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002484:	e008      	b.n	8002498 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002486:	f7fe fc6f 	bl	8000d68 <HAL_GetTick>
 800248a:	0002      	movs	r2, r0
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	2b02      	cmp	r3, #2
 8002492:	d901      	bls.n	8002498 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e179      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002498:	4ba1      	ldr	r3, [pc, #644]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 800249a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800249c:	2202      	movs	r2, #2
 800249e:	4013      	ands	r3, r2
 80024a0:	d0f1      	beq.n	8002486 <HAL_RCC_OscConfig+0x3e2>
 80024a2:	e018      	b.n	80024d6 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024a4:	4b9e      	ldr	r3, [pc, #632]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80024a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80024a8:	4b9d      	ldr	r3, [pc, #628]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80024aa:	2101      	movs	r1, #1
 80024ac:	438a      	bics	r2, r1
 80024ae:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024b0:	f7fe fc5a 	bl	8000d68 <HAL_GetTick>
 80024b4:	0003      	movs	r3, r0
 80024b6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80024b8:	e008      	b.n	80024cc <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024ba:	f7fe fc55 	bl	8000d68 <HAL_GetTick>
 80024be:	0002      	movs	r2, r0
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d901      	bls.n	80024cc <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 80024c8:	2303      	movs	r3, #3
 80024ca:	e15f      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80024cc:	4b94      	ldr	r3, [pc, #592]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80024ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024d0:	2202      	movs	r2, #2
 80024d2:	4013      	ands	r3, r2
 80024d4:	d1f1      	bne.n	80024ba <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2204      	movs	r2, #4
 80024dc:	4013      	ands	r3, r2
 80024de:	d100      	bne.n	80024e2 <HAL_RCC_OscConfig+0x43e>
 80024e0:	e0af      	b.n	8002642 <HAL_RCC_OscConfig+0x59e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024e2:	2323      	movs	r3, #35	; 0x23
 80024e4:	18fb      	adds	r3, r7, r3
 80024e6:	2200      	movs	r2, #0
 80024e8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ea:	4b8d      	ldr	r3, [pc, #564]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80024ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024ee:	2380      	movs	r3, #128	; 0x80
 80024f0:	055b      	lsls	r3, r3, #21
 80024f2:	4013      	ands	r3, r2
 80024f4:	d10a      	bne.n	800250c <HAL_RCC_OscConfig+0x468>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024f6:	4b8a      	ldr	r3, [pc, #552]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80024f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024fa:	4b89      	ldr	r3, [pc, #548]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80024fc:	2180      	movs	r1, #128	; 0x80
 80024fe:	0549      	lsls	r1, r1, #21
 8002500:	430a      	orrs	r2, r1
 8002502:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002504:	2323      	movs	r3, #35	; 0x23
 8002506:	18fb      	adds	r3, r7, r3
 8002508:	2201      	movs	r2, #1
 800250a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800250c:	4b87      	ldr	r3, [pc, #540]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	2380      	movs	r3, #128	; 0x80
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	4013      	ands	r3, r2
 8002516:	d11a      	bne.n	800254e <HAL_RCC_OscConfig+0x4aa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002518:	4b84      	ldr	r3, [pc, #528]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	4b83      	ldr	r3, [pc, #524]	; (800272c <HAL_RCC_OscConfig+0x688>)
 800251e:	2180      	movs	r1, #128	; 0x80
 8002520:	0049      	lsls	r1, r1, #1
 8002522:	430a      	orrs	r2, r1
 8002524:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002526:	f7fe fc1f 	bl	8000d68 <HAL_GetTick>
 800252a:	0003      	movs	r3, r0
 800252c:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x49e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002530:	f7fe fc1a 	bl	8000d68 <HAL_GetTick>
 8002534:	0002      	movs	r2, r0
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b64      	cmp	r3, #100	; 0x64
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x49e>
        {
          return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e124      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002542:	4b7a      	ldr	r3, [pc, #488]	; (800272c <HAL_RCC_OscConfig+0x688>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	2380      	movs	r3, #128	; 0x80
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	4013      	ands	r3, r2
 800254c:	d0f0      	beq.n	8002530 <HAL_RCC_OscConfig+0x48c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	689a      	ldr	r2, [r3, #8]
 8002552:	2380      	movs	r3, #128	; 0x80
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	429a      	cmp	r2, r3
 8002558:	d107      	bne.n	800256a <HAL_RCC_OscConfig+0x4c6>
 800255a:	4b71      	ldr	r3, [pc, #452]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 800255c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800255e:	4b70      	ldr	r3, [pc, #448]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002560:	2180      	movs	r1, #128	; 0x80
 8002562:	0049      	lsls	r1, r1, #1
 8002564:	430a      	orrs	r2, r1
 8002566:	651a      	str	r2, [r3, #80]	; 0x50
 8002568:	e031      	b.n	80025ce <HAL_RCC_OscConfig+0x52a>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d10c      	bne.n	800258c <HAL_RCC_OscConfig+0x4e8>
 8002572:	4b6b      	ldr	r3, [pc, #428]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002574:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002576:	4b6a      	ldr	r3, [pc, #424]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002578:	496b      	ldr	r1, [pc, #428]	; (8002728 <HAL_RCC_OscConfig+0x684>)
 800257a:	400a      	ands	r2, r1
 800257c:	651a      	str	r2, [r3, #80]	; 0x50
 800257e:	4b68      	ldr	r3, [pc, #416]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002580:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002582:	4b67      	ldr	r3, [pc, #412]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002584:	496a      	ldr	r1, [pc, #424]	; (8002730 <HAL_RCC_OscConfig+0x68c>)
 8002586:	400a      	ands	r2, r1
 8002588:	651a      	str	r2, [r3, #80]	; 0x50
 800258a:	e020      	b.n	80025ce <HAL_RCC_OscConfig+0x52a>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	689a      	ldr	r2, [r3, #8]
 8002590:	23a0      	movs	r3, #160	; 0xa0
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	429a      	cmp	r2, r3
 8002596:	d10e      	bne.n	80025b6 <HAL_RCC_OscConfig+0x512>
 8002598:	4b61      	ldr	r3, [pc, #388]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 800259a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800259c:	4b60      	ldr	r3, [pc, #384]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 800259e:	2180      	movs	r1, #128	; 0x80
 80025a0:	00c9      	lsls	r1, r1, #3
 80025a2:	430a      	orrs	r2, r1
 80025a4:	651a      	str	r2, [r3, #80]	; 0x50
 80025a6:	4b5e      	ldr	r3, [pc, #376]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80025a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025aa:	4b5d      	ldr	r3, [pc, #372]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80025ac:	2180      	movs	r1, #128	; 0x80
 80025ae:	0049      	lsls	r1, r1, #1
 80025b0:	430a      	orrs	r2, r1
 80025b2:	651a      	str	r2, [r3, #80]	; 0x50
 80025b4:	e00b      	b.n	80025ce <HAL_RCC_OscConfig+0x52a>
 80025b6:	4b5a      	ldr	r3, [pc, #360]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80025b8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025ba:	4b59      	ldr	r3, [pc, #356]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80025bc:	495a      	ldr	r1, [pc, #360]	; (8002728 <HAL_RCC_OscConfig+0x684>)
 80025be:	400a      	ands	r2, r1
 80025c0:	651a      	str	r2, [r3, #80]	; 0x50
 80025c2:	4b57      	ldr	r3, [pc, #348]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80025c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025c6:	4b56      	ldr	r3, [pc, #344]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80025c8:	4959      	ldr	r1, [pc, #356]	; (8002730 <HAL_RCC_OscConfig+0x68c>)
 80025ca:	400a      	ands	r2, r1
 80025cc:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d015      	beq.n	8002602 <HAL_RCC_OscConfig+0x55e>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025d6:	f7fe fbc7 	bl	8000d68 <HAL_GetTick>
 80025da:	0003      	movs	r3, r0
 80025dc:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025de:	e009      	b.n	80025f4 <HAL_RCC_OscConfig+0x550>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025e0:	f7fe fbc2 	bl	8000d68 <HAL_GetTick>
 80025e4:	0002      	movs	r2, r0
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	4a52      	ldr	r2, [pc, #328]	; (8002734 <HAL_RCC_OscConfig+0x690>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x550>
        {
          return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e0cb      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025f4:	4b4a      	ldr	r3, [pc, #296]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80025f6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025f8:	2380      	movs	r3, #128	; 0x80
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	4013      	ands	r3, r2
 80025fe:	d0ef      	beq.n	80025e0 <HAL_RCC_OscConfig+0x53c>
 8002600:	e014      	b.n	800262c <HAL_RCC_OscConfig+0x588>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002602:	f7fe fbb1 	bl	8000d68 <HAL_GetTick>
 8002606:	0003      	movs	r3, r0
 8002608:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800260a:	e009      	b.n	8002620 <HAL_RCC_OscConfig+0x57c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800260c:	f7fe fbac 	bl	8000d68 <HAL_GetTick>
 8002610:	0002      	movs	r2, r0
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	4a47      	ldr	r2, [pc, #284]	; (8002734 <HAL_RCC_OscConfig+0x690>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d901      	bls.n	8002620 <HAL_RCC_OscConfig+0x57c>
        {
          return HAL_TIMEOUT;
 800261c:	2303      	movs	r3, #3
 800261e:	e0b5      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002620:	4b3f      	ldr	r3, [pc, #252]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002622:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002624:	2380      	movs	r3, #128	; 0x80
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	4013      	ands	r3, r2
 800262a:	d1ef      	bne.n	800260c <HAL_RCC_OscConfig+0x568>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800262c:	2323      	movs	r3, #35	; 0x23
 800262e:	18fb      	adds	r3, r7, r3
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d105      	bne.n	8002642 <HAL_RCC_OscConfig+0x59e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002636:	4b3a      	ldr	r3, [pc, #232]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002638:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800263a:	4b39      	ldr	r3, [pc, #228]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 800263c:	493e      	ldr	r1, [pc, #248]	; (8002738 <HAL_RCC_OscConfig+0x694>)
 800263e:	400a      	ands	r2, r1
 8002640:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002646:	2b00      	cmp	r3, #0
 8002648:	d100      	bne.n	800264c <HAL_RCC_OscConfig+0x5a8>
 800264a:	e09e      	b.n	800278a <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	2b0c      	cmp	r3, #12
 8002650:	d100      	bne.n	8002654 <HAL_RCC_OscConfig+0x5b0>
 8002652:	e077      	b.n	8002744 <HAL_RCC_OscConfig+0x6a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002658:	2b02      	cmp	r3, #2
 800265a:	d145      	bne.n	80026e8 <HAL_RCC_OscConfig+0x644>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800265c:	4b30      	ldr	r3, [pc, #192]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	4b2f      	ldr	r3, [pc, #188]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002662:	4936      	ldr	r1, [pc, #216]	; (800273c <HAL_RCC_OscConfig+0x698>)
 8002664:	400a      	ands	r2, r1
 8002666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002668:	f7fe fb7e 	bl	8000d68 <HAL_GetTick>
 800266c:	0003      	movs	r3, r0
 800266e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002670:	e008      	b.n	8002684 <HAL_RCC_OscConfig+0x5e0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002672:	f7fe fb79 	bl	8000d68 <HAL_GetTick>
 8002676:	0002      	movs	r2, r0
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d901      	bls.n	8002684 <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e083      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002684:	4b26      	ldr	r3, [pc, #152]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	2380      	movs	r3, #128	; 0x80
 800268a:	049b      	lsls	r3, r3, #18
 800268c:	4013      	ands	r3, r2
 800268e:	d1f0      	bne.n	8002672 <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002690:	4b23      	ldr	r3, [pc, #140]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	4a2a      	ldr	r2, [pc, #168]	; (8002740 <HAL_RCC_OscConfig+0x69c>)
 8002696:	4013      	ands	r3, r2
 8002698:	0019      	movs	r1, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026a2:	431a      	orrs	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a8:	431a      	orrs	r2, r3
 80026aa:	4b1d      	ldr	r3, [pc, #116]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80026ac:	430a      	orrs	r2, r1
 80026ae:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026b0:	4b1b      	ldr	r3, [pc, #108]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	4b1a      	ldr	r3, [pc, #104]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80026b6:	2180      	movs	r1, #128	; 0x80
 80026b8:	0449      	lsls	r1, r1, #17
 80026ba:	430a      	orrs	r2, r1
 80026bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026be:	f7fe fb53 	bl	8000d68 <HAL_GetTick>
 80026c2:	0003      	movs	r3, r0
 80026c4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026c8:	f7fe fb4e 	bl	8000d68 <HAL_GetTick>
 80026cc:	0002      	movs	r2, r0
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e058      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80026da:	4b11      	ldr	r3, [pc, #68]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	2380      	movs	r3, #128	; 0x80
 80026e0:	049b      	lsls	r3, r3, #18
 80026e2:	4013      	ands	r3, r2
 80026e4:	d0f0      	beq.n	80026c8 <HAL_RCC_OscConfig+0x624>
 80026e6:	e050      	b.n	800278a <HAL_RCC_OscConfig+0x6e6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026e8:	4b0d      	ldr	r3, [pc, #52]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	4b0c      	ldr	r3, [pc, #48]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 80026ee:	4913      	ldr	r1, [pc, #76]	; (800273c <HAL_RCC_OscConfig+0x698>)
 80026f0:	400a      	ands	r2, r1
 80026f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f4:	f7fe fb38 	bl	8000d68 <HAL_GetTick>
 80026f8:	0003      	movs	r3, r0
 80026fa:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80026fc:	e008      	b.n	8002710 <HAL_RCC_OscConfig+0x66c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026fe:	f7fe fb33 	bl	8000d68 <HAL_GetTick>
 8002702:	0002      	movs	r2, r0
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b02      	cmp	r3, #2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x66c>
          {
            return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e03d      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002710:	4b03      	ldr	r3, [pc, #12]	; (8002720 <HAL_RCC_OscConfig+0x67c>)
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	2380      	movs	r3, #128	; 0x80
 8002716:	049b      	lsls	r3, r3, #18
 8002718:	4013      	ands	r3, r2
 800271a:	d1f0      	bne.n	80026fe <HAL_RCC_OscConfig+0x65a>
 800271c:	e035      	b.n	800278a <HAL_RCC_OscConfig+0x6e6>
 800271e:	46c0      	nop			; (mov r8, r8)
 8002720:	40021000 	.word	0x40021000
 8002724:	ffff1fff 	.word	0xffff1fff
 8002728:	fffffeff 	.word	0xfffffeff
 800272c:	40007000 	.word	0x40007000
 8002730:	fffffbff 	.word	0xfffffbff
 8002734:	00001388 	.word	0x00001388
 8002738:	efffffff 	.word	0xefffffff
 800273c:	feffffff 	.word	0xfeffffff
 8002740:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002748:	2b01      	cmp	r3, #1
 800274a:	d101      	bne.n	8002750 <HAL_RCC_OscConfig+0x6ac>
      {
        return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e01d      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002750:	4b10      	ldr	r3, [pc, #64]	; (8002794 <HAL_RCC_OscConfig+0x6f0>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	2380      	movs	r3, #128	; 0x80
 800275a:	025b      	lsls	r3, r3, #9
 800275c:	401a      	ands	r2, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002762:	429a      	cmp	r2, r3
 8002764:	d10f      	bne.n	8002786 <HAL_RCC_OscConfig+0x6e2>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	23f0      	movs	r3, #240	; 0xf0
 800276a:	039b      	lsls	r3, r3, #14
 800276c:	401a      	ands	r2, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002772:	429a      	cmp	r2, r3
 8002774:	d107      	bne.n	8002786 <HAL_RCC_OscConfig+0x6e2>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	23c0      	movs	r3, #192	; 0xc0
 800277a:	041b      	lsls	r3, r3, #16
 800277c:	401a      	ands	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002782:	429a      	cmp	r2, r3
 8002784:	d001      	beq.n	800278a <HAL_RCC_OscConfig+0x6e6>
        {
          return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e000      	b.n	800278c <HAL_RCC_OscConfig+0x6e8>
        }
      }
    }
  }

  return HAL_OK;
 800278a:	2300      	movs	r3, #0
}
 800278c:	0018      	movs	r0, r3
 800278e:	46bd      	mov	sp, r7
 8002790:	b00a      	add	sp, #40	; 0x28
 8002792:	bdb0      	pop	{r4, r5, r7, pc}
 8002794:	40021000 	.word	0x40021000

08002798 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002798:	b5b0      	push	{r4, r5, r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d101      	bne.n	80027ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e10d      	b.n	80029c8 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027ac:	4b88      	ldr	r3, [pc, #544]	; (80029d0 <HAL_RCC_ClockConfig+0x238>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2201      	movs	r2, #1
 80027b2:	4013      	ands	r3, r2
 80027b4:	683a      	ldr	r2, [r7, #0]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d911      	bls.n	80027de <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ba:	4b85      	ldr	r3, [pc, #532]	; (80029d0 <HAL_RCC_ClockConfig+0x238>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2201      	movs	r2, #1
 80027c0:	4393      	bics	r3, r2
 80027c2:	0019      	movs	r1, r3
 80027c4:	4b82      	ldr	r3, [pc, #520]	; (80029d0 <HAL_RCC_ClockConfig+0x238>)
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	430a      	orrs	r2, r1
 80027ca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027cc:	4b80      	ldr	r3, [pc, #512]	; (80029d0 <HAL_RCC_ClockConfig+0x238>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2201      	movs	r2, #1
 80027d2:	4013      	ands	r3, r2
 80027d4:	683a      	ldr	r2, [r7, #0]
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d001      	beq.n	80027de <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e0f4      	b.n	80029c8 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2202      	movs	r2, #2
 80027e4:	4013      	ands	r3, r2
 80027e6:	d009      	beq.n	80027fc <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027e8:	4b7a      	ldr	r3, [pc, #488]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	22f0      	movs	r2, #240	; 0xf0
 80027ee:	4393      	bics	r3, r2
 80027f0:	0019      	movs	r1, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	689a      	ldr	r2, [r3, #8]
 80027f6:	4b77      	ldr	r3, [pc, #476]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 80027f8:	430a      	orrs	r2, r1
 80027fa:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2201      	movs	r2, #1
 8002802:	4013      	ands	r3, r2
 8002804:	d100      	bne.n	8002808 <HAL_RCC_ClockConfig+0x70>
 8002806:	e089      	b.n	800291c <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	2b02      	cmp	r3, #2
 800280e:	d107      	bne.n	8002820 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002810:	4b70      	ldr	r3, [pc, #448]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	2380      	movs	r3, #128	; 0x80
 8002816:	029b      	lsls	r3, r3, #10
 8002818:	4013      	ands	r3, r2
 800281a:	d120      	bne.n	800285e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e0d3      	b.n	80029c8 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	2b03      	cmp	r3, #3
 8002826:	d107      	bne.n	8002838 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002828:	4b6a      	ldr	r3, [pc, #424]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	2380      	movs	r3, #128	; 0x80
 800282e:	049b      	lsls	r3, r3, #18
 8002830:	4013      	ands	r3, r2
 8002832:	d114      	bne.n	800285e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e0c7      	b.n	80029c8 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b01      	cmp	r3, #1
 800283e:	d106      	bne.n	800284e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002840:	4b64      	ldr	r3, [pc, #400]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2204      	movs	r2, #4
 8002846:	4013      	ands	r3, r2
 8002848:	d109      	bne.n	800285e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e0bc      	b.n	80029c8 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800284e:	4b61      	ldr	r3, [pc, #388]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	2380      	movs	r3, #128	; 0x80
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	4013      	ands	r3, r2
 8002858:	d101      	bne.n	800285e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e0b4      	b.n	80029c8 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800285e:	4b5d      	ldr	r3, [pc, #372]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	2203      	movs	r2, #3
 8002864:	4393      	bics	r3, r2
 8002866:	0019      	movs	r1, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685a      	ldr	r2, [r3, #4]
 800286c:	4b59      	ldr	r3, [pc, #356]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 800286e:	430a      	orrs	r2, r1
 8002870:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002872:	f7fe fa79 	bl	8000d68 <HAL_GetTick>
 8002876:	0003      	movs	r3, r0
 8002878:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	2b02      	cmp	r3, #2
 8002880:	d111      	bne.n	80028a6 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002882:	e009      	b.n	8002898 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002884:	f7fe fa70 	bl	8000d68 <HAL_GetTick>
 8002888:	0002      	movs	r2, r0
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	4a52      	ldr	r2, [pc, #328]	; (80029d8 <HAL_RCC_ClockConfig+0x240>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d901      	bls.n	8002898 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	e097      	b.n	80029c8 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002898:	4b4e      	ldr	r3, [pc, #312]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	220c      	movs	r2, #12
 800289e:	4013      	ands	r3, r2
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d1ef      	bne.n	8002884 <HAL_RCC_ClockConfig+0xec>
 80028a4:	e03a      	b.n	800291c <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	2b03      	cmp	r3, #3
 80028ac:	d111      	bne.n	80028d2 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028ae:	e009      	b.n	80028c4 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028b0:	f7fe fa5a 	bl	8000d68 <HAL_GetTick>
 80028b4:	0002      	movs	r2, r0
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	4a47      	ldr	r2, [pc, #284]	; (80029d8 <HAL_RCC_ClockConfig+0x240>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d901      	bls.n	80028c4 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e081      	b.n	80029c8 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028c4:	4b43      	ldr	r3, [pc, #268]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	220c      	movs	r2, #12
 80028ca:	4013      	ands	r3, r2
 80028cc:	2b0c      	cmp	r3, #12
 80028ce:	d1ef      	bne.n	80028b0 <HAL_RCC_ClockConfig+0x118>
 80028d0:	e024      	b.n	800291c <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d11b      	bne.n	8002912 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80028da:	e009      	b.n	80028f0 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028dc:	f7fe fa44 	bl	8000d68 <HAL_GetTick>
 80028e0:	0002      	movs	r2, r0
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	4a3c      	ldr	r2, [pc, #240]	; (80029d8 <HAL_RCC_ClockConfig+0x240>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d901      	bls.n	80028f0 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e06b      	b.n	80029c8 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80028f0:	4b38      	ldr	r3, [pc, #224]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	220c      	movs	r2, #12
 80028f6:	4013      	ands	r3, r2
 80028f8:	2b04      	cmp	r3, #4
 80028fa:	d1ef      	bne.n	80028dc <HAL_RCC_ClockConfig+0x144>
 80028fc:	e00e      	b.n	800291c <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028fe:	f7fe fa33 	bl	8000d68 <HAL_GetTick>
 8002902:	0002      	movs	r2, r0
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	4a33      	ldr	r2, [pc, #204]	; (80029d8 <HAL_RCC_ClockConfig+0x240>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d901      	bls.n	8002912 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e05a      	b.n	80029c8 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002912:	4b30      	ldr	r3, [pc, #192]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	220c      	movs	r2, #12
 8002918:	4013      	ands	r3, r2
 800291a:	d1f0      	bne.n	80028fe <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800291c:	4b2c      	ldr	r3, [pc, #176]	; (80029d0 <HAL_RCC_ClockConfig+0x238>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2201      	movs	r2, #1
 8002922:	4013      	ands	r3, r2
 8002924:	683a      	ldr	r2, [r7, #0]
 8002926:	429a      	cmp	r2, r3
 8002928:	d211      	bcs.n	800294e <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800292a:	4b29      	ldr	r3, [pc, #164]	; (80029d0 <HAL_RCC_ClockConfig+0x238>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2201      	movs	r2, #1
 8002930:	4393      	bics	r3, r2
 8002932:	0019      	movs	r1, r3
 8002934:	4b26      	ldr	r3, [pc, #152]	; (80029d0 <HAL_RCC_ClockConfig+0x238>)
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800293c:	4b24      	ldr	r3, [pc, #144]	; (80029d0 <HAL_RCC_ClockConfig+0x238>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2201      	movs	r2, #1
 8002942:	4013      	ands	r3, r2
 8002944:	683a      	ldr	r2, [r7, #0]
 8002946:	429a      	cmp	r2, r3
 8002948:	d001      	beq.n	800294e <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e03c      	b.n	80029c8 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2204      	movs	r2, #4
 8002954:	4013      	ands	r3, r2
 8002956:	d009      	beq.n	800296c <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002958:	4b1e      	ldr	r3, [pc, #120]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	4a1f      	ldr	r2, [pc, #124]	; (80029dc <HAL_RCC_ClockConfig+0x244>)
 800295e:	4013      	ands	r3, r2
 8002960:	0019      	movs	r1, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	68da      	ldr	r2, [r3, #12]
 8002966:	4b1b      	ldr	r3, [pc, #108]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 8002968:	430a      	orrs	r2, r1
 800296a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2208      	movs	r2, #8
 8002972:	4013      	ands	r3, r2
 8002974:	d00a      	beq.n	800298c <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002976:	4b17      	ldr	r3, [pc, #92]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	4a19      	ldr	r2, [pc, #100]	; (80029e0 <HAL_RCC_ClockConfig+0x248>)
 800297c:	4013      	ands	r3, r2
 800297e:	0019      	movs	r1, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	00da      	lsls	r2, r3, #3
 8002986:	4b13      	ldr	r3, [pc, #76]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 8002988:	430a      	orrs	r2, r1
 800298a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800298c:	f000 f82e 	bl	80029ec <HAL_RCC_GetSysClockFreq>
 8002990:	0001      	movs	r1, r0
 8002992:	4b10      	ldr	r3, [pc, #64]	; (80029d4 <HAL_RCC_ClockConfig+0x23c>)
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	091b      	lsrs	r3, r3, #4
 8002998:	220f      	movs	r2, #15
 800299a:	4013      	ands	r3, r2
 800299c:	4a11      	ldr	r2, [pc, #68]	; (80029e4 <HAL_RCC_ClockConfig+0x24c>)
 800299e:	5cd3      	ldrb	r3, [r2, r3]
 80029a0:	000a      	movs	r2, r1
 80029a2:	40da      	lsrs	r2, r3
 80029a4:	4b10      	ldr	r3, [pc, #64]	; (80029e8 <HAL_RCC_ClockConfig+0x250>)
 80029a6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80029a8:	250b      	movs	r5, #11
 80029aa:	197c      	adds	r4, r7, r5
 80029ac:	2000      	movs	r0, #0
 80029ae:	f7fe f9a5 	bl	8000cfc <HAL_InitTick>
 80029b2:	0003      	movs	r3, r0
 80029b4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80029b6:	197b      	adds	r3, r7, r5
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 80029be:	230b      	movs	r3, #11
 80029c0:	18fb      	adds	r3, r7, r3
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	e000      	b.n	80029c8 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 80029c6:	2300      	movs	r3, #0
}
 80029c8:	0018      	movs	r0, r3
 80029ca:	46bd      	mov	sp, r7
 80029cc:	b004      	add	sp, #16
 80029ce:	bdb0      	pop	{r4, r5, r7, pc}
 80029d0:	40022000 	.word	0x40022000
 80029d4:	40021000 	.word	0x40021000
 80029d8:	00001388 	.word	0x00001388
 80029dc:	fffff8ff 	.word	0xfffff8ff
 80029e0:	ffffc7ff 	.word	0xffffc7ff
 80029e4:	08003894 	.word	0x08003894
 80029e8:	20000004 	.word	0x20000004

080029ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80029f2:	4b3b      	ldr	r3, [pc, #236]	; (8002ae0 <HAL_RCC_GetSysClockFreq+0xf4>)
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	220c      	movs	r2, #12
 80029fc:	4013      	ands	r3, r2
 80029fe:	2b08      	cmp	r3, #8
 8002a00:	d00e      	beq.n	8002a20 <HAL_RCC_GetSysClockFreq+0x34>
 8002a02:	2b0c      	cmp	r3, #12
 8002a04:	d00f      	beq.n	8002a26 <HAL_RCC_GetSysClockFreq+0x3a>
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	d157      	bne.n	8002aba <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002a0a:	4b35      	ldr	r3, [pc, #212]	; (8002ae0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2210      	movs	r2, #16
 8002a10:	4013      	ands	r3, r2
 8002a12:	d002      	beq.n	8002a1a <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002a14:	4b33      	ldr	r3, [pc, #204]	; (8002ae4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a16:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002a18:	e05d      	b.n	8002ad6 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8002a1a:	4b33      	ldr	r3, [pc, #204]	; (8002ae8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002a1c:	613b      	str	r3, [r7, #16]
      break;
 8002a1e:	e05a      	b.n	8002ad6 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a20:	4b32      	ldr	r3, [pc, #200]	; (8002aec <HAL_RCC_GetSysClockFreq+0x100>)
 8002a22:	613b      	str	r3, [r7, #16]
      break;
 8002a24:	e057      	b.n	8002ad6 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	0c9b      	lsrs	r3, r3, #18
 8002a2a:	220f      	movs	r2, #15
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	4a30      	ldr	r2, [pc, #192]	; (8002af0 <HAL_RCC_GetSysClockFreq+0x104>)
 8002a30:	5cd3      	ldrb	r3, [r2, r3]
 8002a32:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	0d9b      	lsrs	r3, r3, #22
 8002a38:	2203      	movs	r2, #3
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a40:	4b27      	ldr	r3, [pc, #156]	; (8002ae0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002a42:	68da      	ldr	r2, [r3, #12]
 8002a44:	2380      	movs	r3, #128	; 0x80
 8002a46:	025b      	lsls	r3, r3, #9
 8002a48:	4013      	ands	r3, r2
 8002a4a:	d00f      	beq.n	8002a6c <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8002a4c:	68b9      	ldr	r1, [r7, #8]
 8002a4e:	000a      	movs	r2, r1
 8002a50:	0152      	lsls	r2, r2, #5
 8002a52:	1a52      	subs	r2, r2, r1
 8002a54:	0193      	lsls	r3, r2, #6
 8002a56:	1a9b      	subs	r3, r3, r2
 8002a58:	00db      	lsls	r3, r3, #3
 8002a5a:	185b      	adds	r3, r3, r1
 8002a5c:	025b      	lsls	r3, r3, #9
 8002a5e:	6879      	ldr	r1, [r7, #4]
 8002a60:	0018      	movs	r0, r3
 8002a62:	f7fd fb51 	bl	8000108 <__udivsi3>
 8002a66:	0003      	movs	r3, r0
 8002a68:	617b      	str	r3, [r7, #20]
 8002a6a:	e023      	b.n	8002ab4 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002a6c:	4b1c      	ldr	r3, [pc, #112]	; (8002ae0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2210      	movs	r2, #16
 8002a72:	4013      	ands	r3, r2
 8002a74:	d00f      	beq.n	8002a96 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8002a76:	68b9      	ldr	r1, [r7, #8]
 8002a78:	000a      	movs	r2, r1
 8002a7a:	0152      	lsls	r2, r2, #5
 8002a7c:	1a52      	subs	r2, r2, r1
 8002a7e:	0193      	lsls	r3, r2, #6
 8002a80:	1a9b      	subs	r3, r3, r2
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	185b      	adds	r3, r3, r1
 8002a86:	021b      	lsls	r3, r3, #8
 8002a88:	6879      	ldr	r1, [r7, #4]
 8002a8a:	0018      	movs	r0, r3
 8002a8c:	f7fd fb3c 	bl	8000108 <__udivsi3>
 8002a90:	0003      	movs	r3, r0
 8002a92:	617b      	str	r3, [r7, #20]
 8002a94:	e00e      	b.n	8002ab4 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8002a96:	68b9      	ldr	r1, [r7, #8]
 8002a98:	000a      	movs	r2, r1
 8002a9a:	0152      	lsls	r2, r2, #5
 8002a9c:	1a52      	subs	r2, r2, r1
 8002a9e:	0193      	lsls	r3, r2, #6
 8002aa0:	1a9b      	subs	r3, r3, r2
 8002aa2:	00db      	lsls	r3, r3, #3
 8002aa4:	185b      	adds	r3, r3, r1
 8002aa6:	029b      	lsls	r3, r3, #10
 8002aa8:	6879      	ldr	r1, [r7, #4]
 8002aaa:	0018      	movs	r0, r3
 8002aac:	f7fd fb2c 	bl	8000108 <__udivsi3>
 8002ab0:	0003      	movs	r3, r0
 8002ab2:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	613b      	str	r3, [r7, #16]
      break;
 8002ab8:	e00d      	b.n	8002ad6 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002aba:	4b09      	ldr	r3, [pc, #36]	; (8002ae0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	0b5b      	lsrs	r3, r3, #13
 8002ac0:	2207      	movs	r2, #7
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	2280      	movs	r2, #128	; 0x80
 8002acc:	0212      	lsls	r2, r2, #8
 8002ace:	409a      	lsls	r2, r3
 8002ad0:	0013      	movs	r3, r2
 8002ad2:	613b      	str	r3, [r7, #16]
      break;
 8002ad4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002ad6:	693b      	ldr	r3, [r7, #16]
}
 8002ad8:	0018      	movs	r0, r3
 8002ada:	46bd      	mov	sp, r7
 8002adc:	b006      	add	sp, #24
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40021000 	.word	0x40021000
 8002ae4:	003d0900 	.word	0x003d0900
 8002ae8:	00f42400 	.word	0x00f42400
 8002aec:	007a1200 	.word	0x007a1200
 8002af0:	080038a4 	.word	0x080038a4

08002af4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2220      	movs	r2, #32
 8002b02:	4013      	ands	r3, r2
 8002b04:	d100      	bne.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x14>
 8002b06:	e0c7      	b.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8002b08:	2317      	movs	r3, #23
 8002b0a:	18fb      	adds	r3, r7, r3
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b10:	4b82      	ldr	r3, [pc, #520]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002b12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b14:	2380      	movs	r3, #128	; 0x80
 8002b16:	055b      	lsls	r3, r3, #21
 8002b18:	4013      	ands	r3, r2
 8002b1a:	d10a      	bne.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x3e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b1c:	4b7f      	ldr	r3, [pc, #508]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002b1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b20:	4b7e      	ldr	r3, [pc, #504]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002b22:	2180      	movs	r1, #128	; 0x80
 8002b24:	0549      	lsls	r1, r1, #21
 8002b26:	430a      	orrs	r2, r1
 8002b28:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002b2a:	2317      	movs	r3, #23
 8002b2c:	18fb      	adds	r3, r7, r3
 8002b2e:	2201      	movs	r2, #1
 8002b30:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b32:	4b7b      	ldr	r3, [pc, #492]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	2380      	movs	r3, #128	; 0x80
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d11a      	bne.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b3e:	4b78      	ldr	r3, [pc, #480]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	4b77      	ldr	r3, [pc, #476]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b44:	2180      	movs	r1, #128	; 0x80
 8002b46:	0049      	lsls	r1, r1, #1
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b4c:	f7fe f90c 	bl	8000d68 <HAL_GetTick>
 8002b50:	0003      	movs	r3, r0
 8002b52:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b54:	e008      	b.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x74>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b56:	f7fe f907 	bl	8000d68 <HAL_GetTick>
 8002b5a:	0002      	movs	r2, r0
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b64      	cmp	r3, #100	; 0x64
 8002b62:	d901      	bls.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x74>
        {
          return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e0d4      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b68:	4b6d      	ldr	r3, [pc, #436]	; (8002d20 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	2380      	movs	r3, #128	; 0x80
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	4013      	ands	r3, r2
 8002b72:	d0f0      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x62>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002b74:	4b69      	ldr	r3, [pc, #420]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	23c0      	movs	r3, #192	; 0xc0
 8002b7a:	039b      	lsls	r3, r3, #14
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685a      	ldr	r2, [r3, #4]
 8002b84:	23c0      	movs	r3, #192	; 0xc0
 8002b86:	039b      	lsls	r3, r3, #14
 8002b88:	4013      	ands	r3, r2
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d013      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	23c0      	movs	r3, #192	; 0xc0
 8002b96:	029b      	lsls	r3, r3, #10
 8002b98:	401a      	ands	r2, r3
 8002b9a:	23c0      	movs	r3, #192	; 0xc0
 8002b9c:	029b      	lsls	r3, r3, #10
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d10a      	bne.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002ba2:	4b5e      	ldr	r3, [pc, #376]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	2380      	movs	r3, #128	; 0x80
 8002ba8:	029b      	lsls	r3, r3, #10
 8002baa:	401a      	ands	r2, r3
 8002bac:	2380      	movs	r3, #128	; 0x80
 8002bae:	029b      	lsls	r3, r3, #10
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d101      	bne.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e0ac      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x21e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002bb8:	4b58      	ldr	r3, [pc, #352]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002bba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bbc:	23c0      	movs	r3, #192	; 0xc0
 8002bbe:	029b      	lsls	r3, r3, #10
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d03b      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	685a      	ldr	r2, [r3, #4]
 8002bce:	23c0      	movs	r3, #192	; 0xc0
 8002bd0:	029b      	lsls	r3, r3, #10
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d033      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2220      	movs	r2, #32
 8002be0:	4013      	ands	r3, r2
 8002be2:	d02e      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x14e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002be4:	4b4d      	ldr	r3, [pc, #308]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002be6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002be8:	4a4e      	ldr	r2, [pc, #312]	; (8002d24 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002bea:	4013      	ands	r3, r2
 8002bec:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002bee:	4b4b      	ldr	r3, [pc, #300]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002bf0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bf2:	4b4a      	ldr	r3, [pc, #296]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002bf4:	2180      	movs	r1, #128	; 0x80
 8002bf6:	0309      	lsls	r1, r1, #12
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002bfc:	4b47      	ldr	r3, [pc, #284]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002bfe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c00:	4b46      	ldr	r3, [pc, #280]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002c02:	4949      	ldr	r1, [pc, #292]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002c04:	400a      	ands	r2, r1
 8002c06:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002c08:	4b44      	ldr	r3, [pc, #272]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	2380      	movs	r3, #128	; 0x80
 8002c12:	005b      	lsls	r3, r3, #1
 8002c14:	4013      	ands	r3, r2
 8002c16:	d014      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c18:	f7fe f8a6 	bl	8000d68 <HAL_GetTick>
 8002c1c:	0003      	movs	r3, r0
 8002c1e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c20:	e009      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x142>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c22:	f7fe f8a1 	bl	8000d68 <HAL_GetTick>
 8002c26:	0002      	movs	r2, r0
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	4a3f      	ldr	r2, [pc, #252]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d901      	bls.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x142>
          {
            return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e06d      	b.n	8002d12 <HAL_RCCEx_PeriphCLKConfig+0x21e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c36:	4b39      	ldr	r3, [pc, #228]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002c38:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c3a:	2380      	movs	r3, #128	; 0x80
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	4013      	ands	r3, r2
 8002c40:	d0ef      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685a      	ldr	r2, [r3, #4]
 8002c46:	23c0      	movs	r3, #192	; 0xc0
 8002c48:	029b      	lsls	r3, r3, #10
 8002c4a:	401a      	ands	r2, r3
 8002c4c:	23c0      	movs	r3, #192	; 0xc0
 8002c4e:	029b      	lsls	r3, r3, #10
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d10c      	bne.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8002c54:	4b31      	ldr	r3, [pc, #196]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a35      	ldr	r2, [pc, #212]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	0019      	movs	r1, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685a      	ldr	r2, [r3, #4]
 8002c62:	23c0      	movs	r3, #192	; 0xc0
 8002c64:	039b      	lsls	r3, r3, #14
 8002c66:	401a      	ands	r2, r3
 8002c68:	4b2c      	ldr	r3, [pc, #176]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	601a      	str	r2, [r3, #0]
 8002c6e:	4b2b      	ldr	r3, [pc, #172]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002c70:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685a      	ldr	r2, [r3, #4]
 8002c76:	23c0      	movs	r3, #192	; 0xc0
 8002c78:	029b      	lsls	r3, r3, #10
 8002c7a:	401a      	ands	r2, r3
 8002c7c:	4b27      	ldr	r3, [pc, #156]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c82:	2317      	movs	r3, #23
 8002c84:	18fb      	adds	r3, r7, r3
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d105      	bne.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c8c:	4b23      	ldr	r3, [pc, #140]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002c8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c90:	4b22      	ldr	r3, [pc, #136]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002c92:	4928      	ldr	r1, [pc, #160]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002c94:	400a      	ands	r2, r1
 8002c96:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	2202      	movs	r2, #2
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	d009      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ca2:	4b1e      	ldr	r3, [pc, #120]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ca6:	220c      	movs	r2, #12
 8002ca8:	4393      	bics	r3, r2
 8002caa:	0019      	movs	r1, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	4b1a      	ldr	r3, [pc, #104]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2204      	movs	r2, #4
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	d009      	beq.n	8002cd4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002cc0:	4b16      	ldr	r3, [pc, #88]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cc4:	4a1c      	ldr	r2, [pc, #112]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	0019      	movs	r1, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68da      	ldr	r2, [r3, #12]
 8002cce:	4b13      	ldr	r3, [pc, #76]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2208      	movs	r2, #8
 8002cda:	4013      	ands	r3, r2
 8002cdc:	d009      	beq.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cde:	4b0f      	ldr	r3, [pc, #60]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ce2:	4a16      	ldr	r2, [pc, #88]	; (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	0019      	movs	r1, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	691a      	ldr	r2, [r3, #16]
 8002cec:	4b0b      	ldr	r3, [pc, #44]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2280      	movs	r2, #128	; 0x80
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	d009      	beq.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002cfc:	4b07      	ldr	r3, [pc, #28]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d00:	4a0f      	ldr	r2, [pc, #60]	; (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002d02:	4013      	ands	r3, r2
 8002d04:	0019      	movs	r1, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	695a      	ldr	r2, [r3, #20]
 8002d0a:	4b04      	ldr	r3, [pc, #16]	; (8002d1c <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	0018      	movs	r0, r3
 8002d14:	46bd      	mov	sp, r7
 8002d16:	b006      	add	sp, #24
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	46c0      	nop			; (mov r8, r8)
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	40007000 	.word	0x40007000
 8002d24:	fffcffff 	.word	0xfffcffff
 8002d28:	fff7ffff 	.word	0xfff7ffff
 8002d2c:	00001388 	.word	0x00001388
 8002d30:	ffcfffff 	.word	0xffcfffff
 8002d34:	efffffff 	.word	0xefffffff
 8002d38:	fffff3ff 	.word	0xfffff3ff
 8002d3c:	ffffcfff 	.word	0xffffcfff
 8002d40:	fff3ffff 	.word	0xfff3ffff

08002d44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e01e      	b.n	8002d94 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2239      	movs	r2, #57	; 0x39
 8002d5a:	5c9b      	ldrb	r3, [r3, r2]
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d107      	bne.n	8002d72 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2238      	movs	r2, #56	; 0x38
 8002d66:	2100      	movs	r1, #0
 8002d68:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	0018      	movs	r0, r3
 8002d6e:	f7fd feef 	bl	8000b50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2239      	movs	r2, #57	; 0x39
 8002d76:	2102      	movs	r1, #2
 8002d78:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	3304      	adds	r3, #4
 8002d82:	0019      	movs	r1, r3
 8002d84:	0010      	movs	r0, r2
 8002d86:	f000 faff 	bl	8003388 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2239      	movs	r2, #57	; 0x39
 8002d8e:	2101      	movs	r1, #1
 8002d90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d92:	2300      	movs	r3, #0
}
 8002d94:	0018      	movs	r0, r3
 8002d96:	46bd      	mov	sp, r7
 8002d98:	b002      	add	sp, #8
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68da      	ldr	r2, [r3, #12]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2101      	movs	r1, #1
 8002db0:	430a      	orrs	r2, r1
 8002db2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	2207      	movs	r2, #7
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2b06      	cmp	r3, #6
 8002dc4:	d007      	beq.n	8002dd6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2101      	movs	r1, #1
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	0018      	movs	r0, r3
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	b004      	add	sp, #16
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d101      	bne.n	8002df2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e01e      	b.n	8002e30 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2239      	movs	r2, #57	; 0x39
 8002df6:	5c9b      	ldrb	r3, [r3, r2]
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d107      	bne.n	8002e0e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2238      	movs	r2, #56	; 0x38
 8002e02:	2100      	movs	r1, #0
 8002e04:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	0018      	movs	r0, r3
 8002e0a:	f7fd fe8b 	bl	8000b24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2239      	movs	r2, #57	; 0x39
 8002e12:	2102      	movs	r1, #2
 8002e14:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	3304      	adds	r3, #4
 8002e1e:	0019      	movs	r1, r3
 8002e20:	0010      	movs	r0, r2
 8002e22:	f000 fab1 	bl	8003388 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2239      	movs	r2, #57	; 0x39
 8002e2a:	2101      	movs	r1, #1
 8002e2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	0018      	movs	r0, r3
 8002e32:	46bd      	mov	sp, r7
 8002e34:	b002      	add	sp, #8
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6839      	ldr	r1, [r7, #0]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	0018      	movs	r0, r3
 8002e4c:	f000 fc84 	bl	8003758 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	2207      	movs	r2, #7
 8002e58:	4013      	ands	r3, r2
 8002e5a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2b06      	cmp	r3, #6
 8002e60:	d007      	beq.n	8002e72 <HAL_TIM_PWM_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	2101      	movs	r1, #1
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	0018      	movs	r0, r3
 8002e76:	46bd      	mov	sp, r7
 8002e78:	b004      	add	sp, #16
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	2202      	movs	r2, #2
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d124      	bne.n	8002edc <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	2202      	movs	r2, #2
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d11d      	bne.n	8002edc <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2203      	movs	r2, #3
 8002ea6:	4252      	negs	r2, r2
 8002ea8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2201      	movs	r2, #1
 8002eae:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	2203      	movs	r2, #3
 8002eb8:	4013      	ands	r3, r2
 8002eba:	d004      	beq.n	8002ec6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	f000 fa4a 	bl	8003358 <HAL_TIM_IC_CaptureCallback>
 8002ec4:	e007      	b.n	8002ed6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	0018      	movs	r0, r3
 8002eca:	f000 fa3d 	bl	8003348 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	f000 fa49 	bl	8003368 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	2204      	movs	r2, #4
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	2b04      	cmp	r3, #4
 8002ee8:	d125      	bne.n	8002f36 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	2204      	movs	r2, #4
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	2b04      	cmp	r3, #4
 8002ef6:	d11e      	bne.n	8002f36 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2205      	movs	r2, #5
 8002efe:	4252      	negs	r2, r2
 8002f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2202      	movs	r2, #2
 8002f06:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	699a      	ldr	r2, [r3, #24]
 8002f0e:	23c0      	movs	r3, #192	; 0xc0
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	4013      	ands	r3, r2
 8002f14:	d004      	beq.n	8002f20 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f000 fa1d 	bl	8003358 <HAL_TIM_IC_CaptureCallback>
 8002f1e:	e007      	b.n	8002f30 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	0018      	movs	r0, r3
 8002f24:	f000 fa10 	bl	8003348 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	0018      	movs	r0, r3
 8002f2c:	f000 fa1c 	bl	8003368 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	2208      	movs	r2, #8
 8002f3e:	4013      	ands	r3, r2
 8002f40:	2b08      	cmp	r3, #8
 8002f42:	d124      	bne.n	8002f8e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	2208      	movs	r2, #8
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	2b08      	cmp	r3, #8
 8002f50:	d11d      	bne.n	8002f8e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2209      	movs	r2, #9
 8002f58:	4252      	negs	r2, r2
 8002f5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2204      	movs	r2, #4
 8002f60:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	69db      	ldr	r3, [r3, #28]
 8002f68:	2203      	movs	r2, #3
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	d004      	beq.n	8002f78 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	0018      	movs	r0, r3
 8002f72:	f000 f9f1 	bl	8003358 <HAL_TIM_IC_CaptureCallback>
 8002f76:	e007      	b.n	8002f88 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	f000 f9e4 	bl	8003348 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	0018      	movs	r0, r3
 8002f84:	f000 f9f0 	bl	8003368 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	2210      	movs	r2, #16
 8002f96:	4013      	ands	r3, r2
 8002f98:	2b10      	cmp	r3, #16
 8002f9a:	d125      	bne.n	8002fe8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	2210      	movs	r2, #16
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	2b10      	cmp	r3, #16
 8002fa8:	d11e      	bne.n	8002fe8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2211      	movs	r2, #17
 8002fb0:	4252      	negs	r2, r2
 8002fb2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2208      	movs	r2, #8
 8002fb8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	69da      	ldr	r2, [r3, #28]
 8002fc0:	23c0      	movs	r3, #192	; 0xc0
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	d004      	beq.n	8002fd2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	0018      	movs	r0, r3
 8002fcc:	f000 f9c4 	bl	8003358 <HAL_TIM_IC_CaptureCallback>
 8002fd0:	e007      	b.n	8002fe2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	0018      	movs	r0, r3
 8002fd6:	f000 f9b7 	bl	8003348 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	0018      	movs	r0, r3
 8002fde:	f000 f9c3 	bl	8003368 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d10f      	bne.n	8003016 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	4013      	ands	r3, r2
 8003000:	2b01      	cmp	r3, #1
 8003002:	d108      	bne.n	8003016 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2202      	movs	r2, #2
 800300a:	4252      	negs	r2, r2
 800300c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	0018      	movs	r0, r3
 8003012:	f000 f991 	bl	8003338 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	2240      	movs	r2, #64	; 0x40
 800301e:	4013      	ands	r3, r2
 8003020:	2b40      	cmp	r3, #64	; 0x40
 8003022:	d10f      	bne.n	8003044 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	2240      	movs	r2, #64	; 0x40
 800302c:	4013      	ands	r3, r2
 800302e:	2b40      	cmp	r3, #64	; 0x40
 8003030:	d108      	bne.n	8003044 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2241      	movs	r2, #65	; 0x41
 8003038:	4252      	negs	r2, r2
 800303a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	0018      	movs	r0, r3
 8003040:	f000 f99a 	bl	8003378 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003044:	46c0      	nop			; (mov r8, r8)
 8003046:	46bd      	mov	sp, r7
 8003048:	b002      	add	sp, #8
 800304a:	bd80      	pop	{r7, pc}

0800304c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	60b9      	str	r1, [r7, #8]
 8003056:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2238      	movs	r2, #56	; 0x38
 800305c:	5c9b      	ldrb	r3, [r3, r2]
 800305e:	2b01      	cmp	r3, #1
 8003060:	d101      	bne.n	8003066 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003062:	2302      	movs	r3, #2
 8003064:	e0a4      	b.n	80031b0 <HAL_TIM_PWM_ConfigChannel+0x164>
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2238      	movs	r2, #56	; 0x38
 800306a:	2101      	movs	r1, #1
 800306c:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2239      	movs	r2, #57	; 0x39
 8003072:	2102      	movs	r1, #2
 8003074:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2b04      	cmp	r3, #4
 800307a:	d029      	beq.n	80030d0 <HAL_TIM_PWM_ConfigChannel+0x84>
 800307c:	d802      	bhi.n	8003084 <HAL_TIM_PWM_ConfigChannel+0x38>
 800307e:	2b00      	cmp	r3, #0
 8003080:	d005      	beq.n	800308e <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8003082:	e08c      	b.n	800319e <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8003084:	2b08      	cmp	r3, #8
 8003086:	d046      	beq.n	8003116 <HAL_TIM_PWM_ConfigChannel+0xca>
 8003088:	2b0c      	cmp	r3, #12
 800308a:	d065      	beq.n	8003158 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 800308c:	e087      	b.n	800319e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68ba      	ldr	r2, [r7, #8]
 8003094:	0011      	movs	r1, r2
 8003096:	0018      	movs	r0, r3
 8003098:	f000 f9c0 	bl	800341c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	699a      	ldr	r2, [r3, #24]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	2108      	movs	r1, #8
 80030a8:	430a      	orrs	r2, r1
 80030aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	699a      	ldr	r2, [r3, #24]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2104      	movs	r1, #4
 80030b8:	438a      	bics	r2, r1
 80030ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	6999      	ldr	r1, [r3, #24]
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	619a      	str	r2, [r3, #24]
      break;
 80030ce:	e066      	b.n	800319e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68ba      	ldr	r2, [r7, #8]
 80030d6:	0011      	movs	r1, r2
 80030d8:	0018      	movs	r0, r3
 80030da:	f000 f9db 	bl	8003494 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	699a      	ldr	r2, [r3, #24]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2180      	movs	r1, #128	; 0x80
 80030ea:	0109      	lsls	r1, r1, #4
 80030ec:	430a      	orrs	r2, r1
 80030ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	699a      	ldr	r2, [r3, #24]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	492f      	ldr	r1, [pc, #188]	; (80031b8 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 80030fc:	400a      	ands	r2, r1
 80030fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6999      	ldr	r1, [r3, #24]
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	021a      	lsls	r2, r3, #8
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	430a      	orrs	r2, r1
 8003112:	619a      	str	r2, [r3, #24]
      break;
 8003114:	e043      	b.n	800319e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	68ba      	ldr	r2, [r7, #8]
 800311c:	0011      	movs	r1, r2
 800311e:	0018      	movs	r0, r3
 8003120:	f000 f9fa 	bl	8003518 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	69da      	ldr	r2, [r3, #28]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2108      	movs	r1, #8
 8003130:	430a      	orrs	r2, r1
 8003132:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	69da      	ldr	r2, [r3, #28]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	2104      	movs	r1, #4
 8003140:	438a      	bics	r2, r1
 8003142:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	69d9      	ldr	r1, [r3, #28]
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	68da      	ldr	r2, [r3, #12]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	430a      	orrs	r2, r1
 8003154:	61da      	str	r2, [r3, #28]
      break;
 8003156:	e022      	b.n	800319e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68ba      	ldr	r2, [r7, #8]
 800315e:	0011      	movs	r1, r2
 8003160:	0018      	movs	r0, r3
 8003162:	f000 fa19 	bl	8003598 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	69da      	ldr	r2, [r3, #28]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2180      	movs	r1, #128	; 0x80
 8003172:	0109      	lsls	r1, r1, #4
 8003174:	430a      	orrs	r2, r1
 8003176:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	69da      	ldr	r2, [r3, #28]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	490d      	ldr	r1, [pc, #52]	; (80031b8 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8003184:	400a      	ands	r2, r1
 8003186:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	69d9      	ldr	r1, [r3, #28]
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	021a      	lsls	r2, r3, #8
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	430a      	orrs	r2, r1
 800319a:	61da      	str	r2, [r3, #28]
      break;
 800319c:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2239      	movs	r2, #57	; 0x39
 80031a2:	2101      	movs	r1, #1
 80031a4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2238      	movs	r2, #56	; 0x38
 80031aa:	2100      	movs	r1, #0
 80031ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	0018      	movs	r0, r3
 80031b2:	46bd      	mov	sp, r7
 80031b4:	b004      	add	sp, #16
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	fffffbff 	.word	0xfffffbff

080031bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2238      	movs	r2, #56	; 0x38
 80031ca:	5c9b      	ldrb	r3, [r3, r2]
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d101      	bne.n	80031d4 <HAL_TIM_ConfigClockSource+0x18>
 80031d0:	2302      	movs	r3, #2
 80031d2:	e0ab      	b.n	800332c <HAL_TIM_ConfigClockSource+0x170>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2238      	movs	r2, #56	; 0x38
 80031d8:	2101      	movs	r1, #1
 80031da:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2239      	movs	r2, #57	; 0x39
 80031e0:	2102      	movs	r1, #2
 80031e2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2277      	movs	r2, #119	; 0x77
 80031f0:	4393      	bics	r3, r2
 80031f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	4a4f      	ldr	r2, [pc, #316]	; (8003334 <HAL_TIM_ConfigClockSource+0x178>)
 80031f8:	4013      	ands	r3, r2
 80031fa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	68fa      	ldr	r2, [r7, #12]
 8003202:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2b40      	cmp	r3, #64	; 0x40
 800320a:	d100      	bne.n	800320e <HAL_TIM_ConfigClockSource+0x52>
 800320c:	e06b      	b.n	80032e6 <HAL_TIM_ConfigClockSource+0x12a>
 800320e:	d80e      	bhi.n	800322e <HAL_TIM_ConfigClockSource+0x72>
 8003210:	2b10      	cmp	r3, #16
 8003212:	d100      	bne.n	8003216 <HAL_TIM_ConfigClockSource+0x5a>
 8003214:	e077      	b.n	8003306 <HAL_TIM_ConfigClockSource+0x14a>
 8003216:	d803      	bhi.n	8003220 <HAL_TIM_ConfigClockSource+0x64>
 8003218:	2b00      	cmp	r3, #0
 800321a:	d100      	bne.n	800321e <HAL_TIM_ConfigClockSource+0x62>
 800321c:	e073      	b.n	8003306 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800321e:	e07c      	b.n	800331a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8003220:	2b20      	cmp	r3, #32
 8003222:	d100      	bne.n	8003226 <HAL_TIM_ConfigClockSource+0x6a>
 8003224:	e06f      	b.n	8003306 <HAL_TIM_ConfigClockSource+0x14a>
 8003226:	2b30      	cmp	r3, #48	; 0x30
 8003228:	d100      	bne.n	800322c <HAL_TIM_ConfigClockSource+0x70>
 800322a:	e06c      	b.n	8003306 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 800322c:	e075      	b.n	800331a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800322e:	2b70      	cmp	r3, #112	; 0x70
 8003230:	d00e      	beq.n	8003250 <HAL_TIM_ConfigClockSource+0x94>
 8003232:	d804      	bhi.n	800323e <HAL_TIM_ConfigClockSource+0x82>
 8003234:	2b50      	cmp	r3, #80	; 0x50
 8003236:	d036      	beq.n	80032a6 <HAL_TIM_ConfigClockSource+0xea>
 8003238:	2b60      	cmp	r3, #96	; 0x60
 800323a:	d044      	beq.n	80032c6 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 800323c:	e06d      	b.n	800331a <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800323e:	2280      	movs	r2, #128	; 0x80
 8003240:	0152      	lsls	r2, r2, #5
 8003242:	4293      	cmp	r3, r2
 8003244:	d068      	beq.n	8003318 <HAL_TIM_ConfigClockSource+0x15c>
 8003246:	2280      	movs	r2, #128	; 0x80
 8003248:	0192      	lsls	r2, r2, #6
 800324a:	4293      	cmp	r3, r2
 800324c:	d017      	beq.n	800327e <HAL_TIM_ConfigClockSource+0xc2>
      break;
 800324e:	e064      	b.n	800331a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6818      	ldr	r0, [r3, #0]
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	6899      	ldr	r1, [r3, #8]
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685a      	ldr	r2, [r3, #4]
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	f000 fa5a 	bl	8003718 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2277      	movs	r2, #119	; 0x77
 8003270:	4313      	orrs	r3, r2
 8003272:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	609a      	str	r2, [r3, #8]
      break;
 800327c:	e04d      	b.n	800331a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6818      	ldr	r0, [r3, #0]
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	6899      	ldr	r1, [r3, #8]
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	685a      	ldr	r2, [r3, #4]
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	f000 fa43 	bl	8003718 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	689a      	ldr	r2, [r3, #8]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2180      	movs	r1, #128	; 0x80
 800329e:	01c9      	lsls	r1, r1, #7
 80032a0:	430a      	orrs	r2, r1
 80032a2:	609a      	str	r2, [r3, #8]
      break;
 80032a4:	e039      	b.n	800331a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6818      	ldr	r0, [r3, #0]
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	6859      	ldr	r1, [r3, #4]
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	001a      	movs	r2, r3
 80032b4:	f000 f9b6 	bl	8003624 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2150      	movs	r1, #80	; 0x50
 80032be:	0018      	movs	r0, r3
 80032c0:	f000 fa10 	bl	80036e4 <TIM_ITRx_SetConfig>
      break;
 80032c4:	e029      	b.n	800331a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6818      	ldr	r0, [r3, #0]
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	6859      	ldr	r1, [r3, #4]
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	001a      	movs	r2, r3
 80032d4:	f000 f9d4 	bl	8003680 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2160      	movs	r1, #96	; 0x60
 80032de:	0018      	movs	r0, r3
 80032e0:	f000 fa00 	bl	80036e4 <TIM_ITRx_SetConfig>
      break;
 80032e4:	e019      	b.n	800331a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6818      	ldr	r0, [r3, #0]
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	6859      	ldr	r1, [r3, #4]
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	001a      	movs	r2, r3
 80032f4:	f000 f996 	bl	8003624 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2140      	movs	r1, #64	; 0x40
 80032fe:	0018      	movs	r0, r3
 8003300:	f000 f9f0 	bl	80036e4 <TIM_ITRx_SetConfig>
      break;
 8003304:	e009      	b.n	800331a <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	0019      	movs	r1, r3
 8003310:	0010      	movs	r0, r2
 8003312:	f000 f9e7 	bl	80036e4 <TIM_ITRx_SetConfig>
      break;
 8003316:	e000      	b.n	800331a <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8003318:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2239      	movs	r2, #57	; 0x39
 800331e:	2101      	movs	r1, #1
 8003320:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2238      	movs	r2, #56	; 0x38
 8003326:	2100      	movs	r1, #0
 8003328:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800332a:	2300      	movs	r3, #0
}
 800332c:	0018      	movs	r0, r3
 800332e:	46bd      	mov	sp, r7
 8003330:	b004      	add	sp, #16
 8003332:	bd80      	pop	{r7, pc}
 8003334:	ffff00ff 	.word	0xffff00ff

08003338 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003340:	46c0      	nop			; (mov r8, r8)
 8003342:	46bd      	mov	sp, r7
 8003344:	b002      	add	sp, #8
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b082      	sub	sp, #8
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003350:	46c0      	nop			; (mov r8, r8)
 8003352:	46bd      	mov	sp, r7
 8003354:	b002      	add	sp, #8
 8003356:	bd80      	pop	{r7, pc}

08003358 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003360:	46c0      	nop			; (mov r8, r8)
 8003362:	46bd      	mov	sp, r7
 8003364:	b002      	add	sp, #8
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003370:	46c0      	nop			; (mov r8, r8)
 8003372:	46bd      	mov	sp, r7
 8003374:	b002      	add	sp, #8
 8003376:	bd80      	pop	{r7, pc}

08003378 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003380:	46c0      	nop			; (mov r8, r8)
 8003382:	46bd      	mov	sp, r7
 8003384:	b002      	add	sp, #8
 8003386:	bd80      	pop	{r7, pc}

08003388 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	2380      	movs	r3, #128	; 0x80
 800339c:	05db      	lsls	r3, r3, #23
 800339e:	429a      	cmp	r2, r3
 80033a0:	d003      	beq.n	80033aa <TIM_Base_SetConfig+0x22>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a1b      	ldr	r2, [pc, #108]	; (8003414 <TIM_Base_SetConfig+0x8c>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d108      	bne.n	80033bc <TIM_Base_SetConfig+0x34>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2270      	movs	r2, #112	; 0x70
 80033ae:	4393      	bics	r3, r2
 80033b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	2380      	movs	r3, #128	; 0x80
 80033c0:	05db      	lsls	r3, r3, #23
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d003      	beq.n	80033ce <TIM_Base_SetConfig+0x46>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a12      	ldr	r2, [pc, #72]	; (8003414 <TIM_Base_SetConfig+0x8c>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d108      	bne.n	80033e0 <TIM_Base_SetConfig+0x58>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	4a11      	ldr	r2, [pc, #68]	; (8003418 <TIM_Base_SetConfig+0x90>)
 80033d2:	4013      	ands	r3, r2
 80033d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	4313      	orrs	r3, r2
 80033de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2280      	movs	r2, #128	; 0x80
 80033e4:	4393      	bics	r3, r2
 80033e6:	001a      	movs	r2, r3
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	691b      	ldr	r3, [r3, #16]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	689a      	ldr	r2, [r3, #8]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	615a      	str	r2, [r3, #20]
}
 800340c:	46c0      	nop			; (mov r8, r8)
 800340e:	46bd      	mov	sp, r7
 8003410:	b004      	add	sp, #16
 8003412:	bd80      	pop	{r7, pc}
 8003414:	40010800 	.word	0x40010800
 8003418:	fffffcff 	.word	0xfffffcff

0800341c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	2201      	movs	r2, #1
 800342c:	4393      	bics	r3, r2
 800342e:	001a      	movs	r2, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a1b      	ldr	r3, [r3, #32]
 8003438:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2270      	movs	r2, #112	; 0x70
 800344a:	4393      	bics	r3, r2
 800344c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2203      	movs	r2, #3
 8003452:	4393      	bics	r3, r2
 8003454:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	4313      	orrs	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	2202      	movs	r2, #2
 8003464:	4393      	bics	r3, r2
 8003466:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	697a      	ldr	r2, [r7, #20]
 800346e:	4313      	orrs	r3, r2
 8003470:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	697a      	ldr	r2, [r7, #20]
 800348a:	621a      	str	r2, [r3, #32]
}
 800348c:	46c0      	nop			; (mov r8, r8)
 800348e:	46bd      	mov	sp, r7
 8003490:	b006      	add	sp, #24
 8003492:	bd80      	pop	{r7, pc}

08003494 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b086      	sub	sp, #24
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a1b      	ldr	r3, [r3, #32]
 80034a2:	2210      	movs	r2, #16
 80034a4:	4393      	bics	r3, r2
 80034a6:	001a      	movs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a1b      	ldr	r3, [r3, #32]
 80034b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	699b      	ldr	r3, [r3, #24]
 80034bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	4a13      	ldr	r2, [pc, #76]	; (8003510 <TIM_OC2_SetConfig+0x7c>)
 80034c2:	4013      	ands	r3, r2
 80034c4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	4a12      	ldr	r2, [pc, #72]	; (8003514 <TIM_OC2_SetConfig+0x80>)
 80034ca:	4013      	ands	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	021b      	lsls	r3, r3, #8
 80034d4:	68fa      	ldr	r2, [r7, #12]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	2220      	movs	r2, #32
 80034de:	4393      	bics	r3, r2
 80034e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	011b      	lsls	r3, r3, #4
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	685a      	ldr	r2, [r3, #4]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	697a      	ldr	r2, [r7, #20]
 8003506:	621a      	str	r2, [r3, #32]
}
 8003508:	46c0      	nop			; (mov r8, r8)
 800350a:	46bd      	mov	sp, r7
 800350c:	b006      	add	sp, #24
 800350e:	bd80      	pop	{r7, pc}
 8003510:	ffff8fff 	.word	0xffff8fff
 8003514:	fffffcff 	.word	0xfffffcff

08003518 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a1b      	ldr	r3, [r3, #32]
 8003526:	4a1a      	ldr	r2, [pc, #104]	; (8003590 <TIM_OC3_SetConfig+0x78>)
 8003528:	401a      	ands	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6a1b      	ldr	r3, [r3, #32]
 8003532:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	69db      	ldr	r3, [r3, #28]
 800353e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2270      	movs	r2, #112	; 0x70
 8003544:	4393      	bics	r3, r2
 8003546:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2203      	movs	r2, #3
 800354c:	4393      	bics	r3, r2
 800354e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68fa      	ldr	r2, [r7, #12]
 8003556:	4313      	orrs	r3, r2
 8003558:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	4a0d      	ldr	r2, [pc, #52]	; (8003594 <TIM_OC3_SetConfig+0x7c>)
 800355e:	4013      	ands	r3, r2
 8003560:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	021b      	lsls	r3, r3, #8
 8003568:	697a      	ldr	r2, [r7, #20]
 800356a:	4313      	orrs	r3, r2
 800356c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	693a      	ldr	r2, [r7, #16]
 8003572:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	68fa      	ldr	r2, [r7, #12]
 8003578:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	621a      	str	r2, [r3, #32]
}
 8003588:	46c0      	nop			; (mov r8, r8)
 800358a:	46bd      	mov	sp, r7
 800358c:	b006      	add	sp, #24
 800358e:	bd80      	pop	{r7, pc}
 8003590:	fffffeff 	.word	0xfffffeff
 8003594:	fffffdff 	.word	0xfffffdff

08003598 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a1b      	ldr	r3, [r3, #32]
 80035a6:	4a1b      	ldr	r2, [pc, #108]	; (8003614 <TIM_OC4_SetConfig+0x7c>)
 80035a8:	401a      	ands	r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a1b      	ldr	r3, [r3, #32]
 80035b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	69db      	ldr	r3, [r3, #28]
 80035be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	4a15      	ldr	r2, [pc, #84]	; (8003618 <TIM_OC4_SetConfig+0x80>)
 80035c4:	4013      	ands	r3, r2
 80035c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	4a14      	ldr	r2, [pc, #80]	; (800361c <TIM_OC4_SetConfig+0x84>)
 80035cc:	4013      	ands	r3, r2
 80035ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	021b      	lsls	r3, r3, #8
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	4313      	orrs	r3, r2
 80035da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	4a10      	ldr	r2, [pc, #64]	; (8003620 <TIM_OC4_SetConfig+0x88>)
 80035e0:	4013      	ands	r3, r2
 80035e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	031b      	lsls	r3, r3, #12
 80035ea:	697a      	ldr	r2, [r7, #20]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	693a      	ldr	r2, [r7, #16]
 80035f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685a      	ldr	r2, [r3, #4]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	621a      	str	r2, [r3, #32]
}
 800360a:	46c0      	nop			; (mov r8, r8)
 800360c:	46bd      	mov	sp, r7
 800360e:	b006      	add	sp, #24
 8003610:	bd80      	pop	{r7, pc}
 8003612:	46c0      	nop			; (mov r8, r8)
 8003614:	ffffefff 	.word	0xffffefff
 8003618:	ffff8fff 	.word	0xffff8fff
 800361c:	fffffcff 	.word	0xfffffcff
 8003620:	ffffdfff 	.word	0xffffdfff

08003624 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6a1b      	ldr	r3, [r3, #32]
 8003634:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	2201      	movs	r2, #1
 800363c:	4393      	bics	r3, r2
 800363e:	001a      	movs	r2, r3
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	22f0      	movs	r2, #240	; 0xf0
 800364e:	4393      	bics	r3, r2
 8003650:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	011b      	lsls	r3, r3, #4
 8003656:	693a      	ldr	r2, [r7, #16]
 8003658:	4313      	orrs	r3, r2
 800365a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	220a      	movs	r2, #10
 8003660:	4393      	bics	r3, r2
 8003662:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	4313      	orrs	r3, r2
 800366a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	693a      	ldr	r2, [r7, #16]
 8003670:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	697a      	ldr	r2, [r7, #20]
 8003676:	621a      	str	r2, [r3, #32]
}
 8003678:	46c0      	nop			; (mov r8, r8)
 800367a:	46bd      	mov	sp, r7
 800367c:	b006      	add	sp, #24
 800367e:	bd80      	pop	{r7, pc}

08003680 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	2210      	movs	r2, #16
 8003692:	4393      	bics	r3, r2
 8003694:	001a      	movs	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6a1b      	ldr	r3, [r3, #32]
 80036a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	4a0d      	ldr	r2, [pc, #52]	; (80036e0 <TIM_TI2_ConfigInputStage+0x60>)
 80036aa:	4013      	ands	r3, r2
 80036ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	031b      	lsls	r3, r3, #12
 80036b2:	697a      	ldr	r2, [r7, #20]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	22a0      	movs	r2, #160	; 0xa0
 80036bc:	4393      	bics	r3, r2
 80036be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	011b      	lsls	r3, r3, #4
 80036c4:	693a      	ldr	r2, [r7, #16]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	693a      	ldr	r2, [r7, #16]
 80036d4:	621a      	str	r2, [r3, #32]
}
 80036d6:	46c0      	nop			; (mov r8, r8)
 80036d8:	46bd      	mov	sp, r7
 80036da:	b006      	add	sp, #24
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	46c0      	nop			; (mov r8, r8)
 80036e0:	ffff0fff 	.word	0xffff0fff

080036e4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2270      	movs	r2, #112	; 0x70
 80036f8:	4393      	bics	r3, r2
 80036fa:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	4313      	orrs	r3, r2
 8003702:	2207      	movs	r2, #7
 8003704:	4313      	orrs	r3, r2
 8003706:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	609a      	str	r2, [r3, #8]
}
 800370e:	46c0      	nop			; (mov r8, r8)
 8003710:	46bd      	mov	sp, r7
 8003712:	b004      	add	sp, #16
 8003714:	bd80      	pop	{r7, pc}
	...

08003718 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	607a      	str	r2, [r7, #4]
 8003724:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	4a09      	ldr	r2, [pc, #36]	; (8003754 <TIM_ETR_SetConfig+0x3c>)
 8003730:	4013      	ands	r3, r2
 8003732:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	021a      	lsls	r2, r3, #8
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	431a      	orrs	r2, r3
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	4313      	orrs	r3, r2
 8003740:	697a      	ldr	r2, [r7, #20]
 8003742:	4313      	orrs	r3, r2
 8003744:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	697a      	ldr	r2, [r7, #20]
 800374a:	609a      	str	r2, [r3, #8]
}
 800374c:	46c0      	nop			; (mov r8, r8)
 800374e:	46bd      	mov	sp, r7
 8003750:	b006      	add	sp, #24
 8003752:	bd80      	pop	{r7, pc}
 8003754:	ffff00ff 	.word	0xffff00ff

08003758 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b086      	sub	sp, #24
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	221f      	movs	r2, #31
 8003768:	4013      	ands	r3, r2
 800376a:	2201      	movs	r2, #1
 800376c:	409a      	lsls	r2, r3
 800376e:	0013      	movs	r3, r2
 8003770:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6a1b      	ldr	r3, [r3, #32]
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	43d2      	mvns	r2, r2
 800377a:	401a      	ands	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6a1a      	ldr	r2, [r3, #32]
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	211f      	movs	r1, #31
 8003788:	400b      	ands	r3, r1
 800378a:	6879      	ldr	r1, [r7, #4]
 800378c:	4099      	lsls	r1, r3
 800378e:	000b      	movs	r3, r1
 8003790:	431a      	orrs	r2, r3
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	621a      	str	r2, [r3, #32]
}
 8003796:	46c0      	nop			; (mov r8, r8)
 8003798:	46bd      	mov	sp, r7
 800379a:	b006      	add	sp, #24
 800379c:	bd80      	pop	{r7, pc}

0800379e <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b084      	sub	sp, #16
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
 80037a6:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2238      	movs	r2, #56	; 0x38
 80037ac:	5c9b      	ldrb	r3, [r3, r2]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d101      	bne.n	80037b6 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037b2:	2302      	movs	r3, #2
 80037b4:	e032      	b.n	800381c <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2238      	movs	r2, #56	; 0x38
 80037ba:	2101      	movs	r1, #1
 80037bc:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2239      	movs	r2, #57	; 0x39
 80037c2:	2102      	movs	r1, #2
 80037c4:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2270      	movs	r2, #112	; 0x70
 80037da:	4393      	bics	r3, r2
 80037dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	2280      	movs	r2, #128	; 0x80
 80037ec:	4393      	bics	r3, r2
 80037ee:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	68ba      	ldr	r2, [r7, #8]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2239      	movs	r2, #57	; 0x39
 800380e:	2101      	movs	r1, #1
 8003810:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2238      	movs	r2, #56	; 0x38
 8003816:	2100      	movs	r1, #0
 8003818:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800381a:	2300      	movs	r3, #0
}
 800381c:	0018      	movs	r0, r3
 800381e:	46bd      	mov	sp, r7
 8003820:	b004      	add	sp, #16
 8003822:	bd80      	pop	{r7, pc}

08003824 <__libc_init_array>:
 8003824:	b570      	push	{r4, r5, r6, lr}
 8003826:	2600      	movs	r6, #0
 8003828:	4d0c      	ldr	r5, [pc, #48]	; (800385c <__libc_init_array+0x38>)
 800382a:	4c0d      	ldr	r4, [pc, #52]	; (8003860 <__libc_init_array+0x3c>)
 800382c:	1b64      	subs	r4, r4, r5
 800382e:	10a4      	asrs	r4, r4, #2
 8003830:	42a6      	cmp	r6, r4
 8003832:	d109      	bne.n	8003848 <__libc_init_array+0x24>
 8003834:	2600      	movs	r6, #0
 8003836:	f000 f821 	bl	800387c <_init>
 800383a:	4d0a      	ldr	r5, [pc, #40]	; (8003864 <__libc_init_array+0x40>)
 800383c:	4c0a      	ldr	r4, [pc, #40]	; (8003868 <__libc_init_array+0x44>)
 800383e:	1b64      	subs	r4, r4, r5
 8003840:	10a4      	asrs	r4, r4, #2
 8003842:	42a6      	cmp	r6, r4
 8003844:	d105      	bne.n	8003852 <__libc_init_array+0x2e>
 8003846:	bd70      	pop	{r4, r5, r6, pc}
 8003848:	00b3      	lsls	r3, r6, #2
 800384a:	58eb      	ldr	r3, [r5, r3]
 800384c:	4798      	blx	r3
 800384e:	3601      	adds	r6, #1
 8003850:	e7ee      	b.n	8003830 <__libc_init_array+0xc>
 8003852:	00b3      	lsls	r3, r6, #2
 8003854:	58eb      	ldr	r3, [r5, r3]
 8003856:	4798      	blx	r3
 8003858:	3601      	adds	r6, #1
 800385a:	e7f2      	b.n	8003842 <__libc_init_array+0x1e>
 800385c:	080038b0 	.word	0x080038b0
 8003860:	080038b0 	.word	0x080038b0
 8003864:	080038b0 	.word	0x080038b0
 8003868:	080038b4 	.word	0x080038b4

0800386c <memset>:
 800386c:	0003      	movs	r3, r0
 800386e:	1812      	adds	r2, r2, r0
 8003870:	4293      	cmp	r3, r2
 8003872:	d100      	bne.n	8003876 <memset+0xa>
 8003874:	4770      	bx	lr
 8003876:	7019      	strb	r1, [r3, #0]
 8003878:	3301      	adds	r3, #1
 800387a:	e7f9      	b.n	8003870 <memset+0x4>

0800387c <_init>:
 800387c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800387e:	46c0      	nop			; (mov r8, r8)
 8003880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003882:	bc08      	pop	{r3}
 8003884:	469e      	mov	lr, r3
 8003886:	4770      	bx	lr

08003888 <_fini>:
 8003888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800388a:	46c0      	nop			; (mov r8, r8)
 800388c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800388e:	bc08      	pop	{r3}
 8003890:	469e      	mov	lr, r3
 8003892:	4770      	bx	lr
