The following files were generated for 'fir_compiler_v6_2' in directory
/home/ise/ise_projects/usrp3/top/b2xxmini/coregen/

Opens the IP Customization GUI:
   Allows the user to customize or recustomize the IP instance.

   * fir_compiler_v6_2.mif

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * fir_compiler_v6_2.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * demo_tb/tb_fir_compiler_v6_2.vhd
   * fir_compiler_v6_2.ngc
   * fir_compiler_v6_2.v
   * fir_compiler_v6_2.veo

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * fir_compiler_v6_2.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * fir_compiler_v6_2.asy
   * fir_compiler_v6_2.mif

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * fir_compiler_v6_2_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * fir_compiler_v6_2.gise
   * fir_compiler_v6_2.xise

Deliver Readme:
   Readme file for the IP.

   * fir_compiler_v6_2_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * fir_compiler_v6_2_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

