set ::env(PROJECT_NAME) tv80s
set ::env(DESIGN_TOP) tv80s_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/iwls2005_designs/vga_lcd/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/iwls2005_designs/vga_lcd/rtl/verilog/vga_lcd_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) iwls2005_designs
