A "multi-core" architecture for https://github.com/cmdli/parallel-brainfuck, implemented for an FPGA in verilog.

Specifically designed for a Cyclone V board using Quartus software.

Many thanks geky[https://github.com/geky] for some work on the assembler as well as providing the uart module.
