# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 20:54:57  April 20, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Sdram_Tx_Rx_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10E22C8
set_global_assignment -name TOP_LEVEL_ENTITY Sdram_Tx_Rx_Top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:54:57  APRIL 20, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VERILOG_FILE ../Src/Uart_Byte_Tx.v
set_global_assignment -name VERILOG_FILE ../Src/Uart_Byte_Rx.v
set_global_assignment -name VERILOG_FILE ../Src/Sdram_Tx_Rx_Top.v
set_global_assignment -name VERILOG_FILE ../Src/Sdram_Write.v
set_global_assignment -name VERILOG_FILE ../Src/Sdram_Top.v
set_global_assignment -name VERILOG_FILE ../Src/Sdram_Refresh.v
set_global_assignment -name VERILOG_FILE ../Src/Sdram_Read.v
set_global_assignment -name VERILOG_FILE ../Src/Sdram_Para.v
set_global_assignment -name VERILOG_FILE ../Src/Sdram_Init.v
set_global_assignment -name VERILOG_FILE ../Src/Cmd_Decode.v
set_global_assignment -name QIP_FILE ../IP_Core/fifo8x16.qip
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name QIP_FILE ../IP_Core/Clk_PLL.qip
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_67 -to sdram_we_n
set_location_assignment PIN_65 -to sdram_ras_n
set_location_assignment PIN_75 -to sdram_data[0]
set_location_assignment PIN_74 -to sdram_data[1]
set_location_assignment PIN_73 -to sdram_data[2]
set_location_assignment PIN_72 -to sdram_data[3]
set_location_assignment PIN_71 -to sdram_data[4]
set_location_assignment PIN_70 -to sdram_data[5]
set_location_assignment PIN_69 -to sdram_data[6]
set_location_assignment PIN_68 -to sdram_data[7]
set_location_assignment PIN_76 -to sdram_data[8]
set_location_assignment PIN_77 -to sdram_data[9]
set_location_assignment PIN_80 -to sdram_data[10]
set_location_assignment PIN_83 -to sdram_data[11]
set_location_assignment PIN_84 -to sdram_data[12]
set_location_assignment PIN_85 -to sdram_data[13]
set_location_assignment PIN_86 -to sdram_data[14]
set_location_assignment PIN_87 -to sdram_data[15]
set_location_assignment PIN_64 -to sdram_cs_n
set_location_assignment PIN_51 -to sdram_clk
set_location_assignment PIN_50 -to sdram_cke
set_location_assignment PIN_66 -to sdram_cas_n
set_location_assignment PIN_60 -to sdram_bank[0]
set_location_assignment PIN_59 -to sdram_bank[1]
set_location_assignment PIN_55 -to sdram_addr[0]
set_location_assignment PIN_54 -to sdram_addr[1]
set_location_assignment PIN_53 -to sdram_addr[2]
set_location_assignment PIN_52 -to sdram_addr[3]
set_location_assignment PIN_38 -to sdram_addr[4]
set_location_assignment PIN_39 -to sdram_addr[5]
set_location_assignment PIN_42 -to sdram_addr[6]
set_location_assignment PIN_43 -to sdram_addr[7]
set_location_assignment PIN_44 -to sdram_addr[8]
set_location_assignment PIN_46 -to sdram_addr[9]
set_location_assignment PIN_58 -to sdram_addr[10]
set_location_assignment PIN_49 -to sdram_addr[11]
set_location_assignment PIN_23 -to rst_n
set_location_assignment PIN_89 -to clk_24M
set_location_assignment PIN_115 -to rs232_rx
set_location_assignment PIN_120 -to rs232_tx
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top