# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do mult_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/RTL_mult/mult_components.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:03 on Apr 01,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Projects/RTL_mult/mult_components.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package mult_components
# -- Compiling entity RegN
# -- Compiling architecture Behavioral of RegN
# -- Loading package NUMERIC_STD
# -- Compiling entity AdderN
# -- Compiling architecture Behavioral of AdderN
# -- Compiling entity Controller
# -- Compiling architecture Behavioral of Controller
# End time: 15:07:03 on Apr 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/RTL_mult/MultTop.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:07:03 on Apr 01,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Projects/RTL_mult/MultTop.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package mult_components
# -- Compiling entity MultTop
# -- Compiling architecture Behavioral of MultTop
# End time: 15:07:03 on Apr 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.controller
# vsim work.controller 
# Start time: 15:07:25 on Apr 01,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.controller(behavioral)
vsim work.multtop
# End time: 15:07:49 on Apr 01,2019, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim work.multtop 
# Start time: 15:07:49 on Apr 01,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mult_components
# Loading work.multtop(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.controller(behavioral)
# Loading work.addern(behavioral)
# Loading work.regn(behavioral)
# WARNING: No extended dataflow license exists
# End time: 15:20:35 on Apr 01,2019, Elapsed time: 0:12:46
# Errors: 0, Warnings: 1
