`timescale 1ns/100ps

module tb_fifo;
	reg
	wire
	
	
	
endmodule