\doxysection{File List}
Here is a list of all documented files with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{snake/\mbox{\hyperlink{app_8c}{app.\+c}} \\*Top level application functions }{\pageref{app_8c}}{}
\item\contentsline{section}{snake/\mbox{\hyperlink{app_8h}{app.\+h}} \\*Top level application functions }{\pageref{app_8h}}{}
\item\contentsline{section}{snake/\mbox{\hyperlink{main_8c}{main.\+c}} \\*Main() function }{\pageref{main_8c}}{}
\item\contentsline{section}{snake/\mbox{\hyperlink{segmentlcd_8c}{segmentlcd.\+c}} \\*Segment LCD Display driver }{\pageref{segmentlcd_8c}}{}
\item\contentsline{section}{snake/\mbox{\hyperlink{segmentlcd_8h}{segmentlcd.\+h}} \\*Segment LCD Display driver }{\pageref{segmentlcd_8h}}{}
\item\contentsline{section}{snake/\mbox{\hyperlink{segmentlcd__individual_8h}{segmentlcd\+\_\+individual.\+h}} \\*EFM32 Segment LCD Display driver extension }{\pageref{segmentlcd__individual_8h}}{}
\item\contentsline{section}{snake/\mbox{\hyperlink{segmentlcdconfig_8h}{segmentlcdconfig.\+h}} \\*Segment LCD Config }{\pageref{segmentlcdconfig_8h}}{}
\item\contentsline{section}{snake/autogen/\mbox{\hyperlink{_r_t_e___components_8h_source}{RTE\+\_\+\+Components.\+h}} }{\pageref{_r_t_e___components_8h_source}}{}
\item\contentsline{section}{snake/autogen/\mbox{\hyperlink{sl__board__default__init_8c}{sl\+\_\+board\+\_\+default\+\_\+init.\+c}} \\*Board Default Init }{\pageref{sl__board__default__init_8c}}{}
\item\contentsline{section}{snake/autogen/\mbox{\hyperlink{sl__component__catalog_8h_source}{sl\+\_\+component\+\_\+catalog.\+h}} }{\pageref{sl__component__catalog_8h_source}}{}
\item\contentsline{section}{snake/autogen/\mbox{\hyperlink{sl__device__init__clocks_8c}{sl\+\_\+device\+\_\+init\+\_\+clocks.\+c}} \\*Device initialization for clocks }{\pageref{sl__device__init__clocks_8c}}{}
\item\contentsline{section}{snake/autogen/\mbox{\hyperlink{sl__event__handler_8h_source}{sl\+\_\+event\+\_\+handler.\+h}} }{\pageref{sl__event__handler_8h_source}}{}
\item\contentsline{section}{snake/config/\mbox{\hyperlink{emlib__core__debug__config_8h}{emlib\+\_\+core\+\_\+debug\+\_\+config.\+h}} \\*Emlib\+\_\+core Configuration }{\pageref{emlib__core__debug__config_8h}}{}
\item\contentsline{section}{snake/config/\mbox{\hyperlink{pin__config_8h_source}{pin\+\_\+config.\+h}} }{\pageref{pin__config_8h_source}}{}
\item\contentsline{section}{snake/config/\mbox{\hyperlink{sl__board__control__config_8h}{sl\+\_\+board\+\_\+control\+\_\+config.\+h}} \\*Board Control }{\pageref{sl__board__control__config_8h}}{}
\item\contentsline{section}{snake/config/\mbox{\hyperlink{sl__device__init__hfxo__config_8h}{sl\+\_\+device\+\_\+init\+\_\+hfxo\+\_\+config.\+h}} \\*DEVICE\+\_\+\+INIT\+\_\+\+HFXO Config }{\pageref{sl__device__init__hfxo__config_8h}}{}
\item\contentsline{section}{snake/config/\mbox{\hyperlink{sl__device__init__lfxo__config_8h}{sl\+\_\+device\+\_\+init\+\_\+lfxo\+\_\+config.\+h}} \\*DEVICE\+\_\+\+INIT\+\_\+\+LFXO Config }{\pageref{sl__device__init__lfxo__config_8h}}{}
\item\contentsline{section}{snake/config/\mbox{\hyperlink{sl__memory__config_8h_source}{sl\+\_\+memory\+\_\+config.\+h}} }{\pageref{sl__memory__config_8h_source}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/hardware/board/inc/\mbox{\hyperlink{sl__board__control_8h}{sl\+\_\+board\+\_\+control.\+h}} \\*Board Control API }{\pageref{sl__board__control_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/hardware/board/inc/\mbox{\hyperlink{sl__board__init_8h}{sl\+\_\+board\+\_\+init.\+h}} \\*Board Init }{\pageref{sl__board__init_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/hardware/board/src/\mbox{\hyperlink{sl__board__control__gpio_8c}{sl\+\_\+board\+\_\+control\+\_\+gpio.\+c}} \\*Board Control API }{\pageref{sl__board__control__gpio_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/hardware/board/src/\mbox{\hyperlink{sl__board__init_8c}{sl\+\_\+board\+\_\+init.\+c}} \\*Board Init }{\pageref{sl__board__init_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\+\_\+compiler.\+h}} \\*CMSIS compiler generic header file }{\pageref{cmsis__compiler_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{cmsis__gcc_8h}{cmsis\+\_\+gcc.\+h}} \\*CMSIS compiler GCC header file }{\pageref{cmsis__gcc_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{cmsis__version_8h}{cmsis\+\_\+version.\+h}} \\*CMSIS Core(\+M) Version definitions }{\pageref{cmsis__version_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}} \\*CMSIS Cortex-\/\+M3 Core Peripheral Access Layer Header File }{\pageref{core__cm3_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{mpu__armv7_8h_source}{mpu\+\_\+armv7.\+h}} }{\pageref{mpu__armv7_8h_source}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{tz__context_8h_source}{tz\+\_\+context.\+h}} }{\pageref{tz__context_8h_source}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/common/inc/\mbox{\hyperlink{sl__assert_8h}{sl\+\_\+assert.\+h}} \\*API "{}assert"{} implementation }{\pageref{sl__assert_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/common/inc/\mbox{\hyperlink{sl__common_8h}{sl\+\_\+common.\+h}} \\*General purpose utilities }{\pageref{sl__common_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/common/inc/\mbox{\hyperlink{sl__enum_8h_source}{sl\+\_\+enum.\+h}} }{\pageref{sl__enum_8h_source}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/common/inc/\mbox{\hyperlink{sl__status_8h_source}{sl\+\_\+status.\+h}} }{\pageref{sl__status_8h_source}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/common/src/\mbox{\hyperlink{sl__assert_8c}{sl\+\_\+assert.\+c}} \\*Assert API }{\pageref{sl__assert_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/common/src/\mbox{\hyperlink{sl__syscalls_8c}{sl\+\_\+syscalls.\+c}} \\*System\+Call API }{\pageref{sl__syscalls_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/common/toolchain/inc/\mbox{\hyperlink{sl__gcc__preinclude_8h}{sl\+\_\+gcc\+\_\+preinclude.\+h}} \\*GCC startup file }{\pageref{sl__gcc__preinclude_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/common/toolchain/inc/\mbox{\hyperlink{sl__memory_8h}{sl\+\_\+memory.\+h}} \\*Heap and stack memory }{\pageref{sl__memory_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/common/toolchain/inc/\mbox{\hyperlink{sl__memory__region_8h}{sl\+\_\+memory\+\_\+region.\+h}} \\*Memory region types }{\pageref{sl__memory__region_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/common/toolchain/src/\mbox{\hyperlink{sl__memory_8c}{sl\+\_\+memory.\+c}} \\*Heap and stack allocation }{\pageref{sl__memory_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg990f1024_8h}{efm32gg990f1024.\+h}} \\*CMSIS Cortex-\/M Peripheral Access Layer Header File for EFM32\+GG990\+F1024 }{\pageref{efm32gg990f1024_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__acmp_8h}{efm32gg\+\_\+acmp.\+h}} \\*EFM32\+GG\+\_\+\+ACMP register and bit field definitions }{\pageref{efm32gg__acmp_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__adc_8h}{efm32gg\+\_\+adc.\+h}} \\*EFM32\+GG\+\_\+\+ADC register and bit field definitions }{\pageref{efm32gg__adc_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__aes_8h}{efm32gg\+\_\+aes.\+h}} \\*EFM32\+GG\+\_\+\+AES register and bit field definitions }{\pageref{efm32gg__aes_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__af__pins_8h}{efm32gg\+\_\+af\+\_\+pins.\+h}} \\*EFM32\+GG\+\_\+\+AF\+\_\+\+PINS register and bit field definitions }{\pageref{efm32gg__af__pins_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__af__ports_8h}{efm32gg\+\_\+af\+\_\+ports.\+h}} \\*EFM32\+GG\+\_\+\+AF\+\_\+\+PORTS register and bit field definitions }{\pageref{efm32gg__af__ports_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__burtc_8h}{efm32gg\+\_\+burtc.\+h}} \\*EFM32\+GG\+\_\+\+BURTC register and bit field definitions }{\pageref{efm32gg__burtc_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__burtc__ret_8h}{efm32gg\+\_\+burtc\+\_\+ret.\+h}} \\*EFM32\+GG\+\_\+\+BURTC\+\_\+\+RET register and bit field definitions }{\pageref{efm32gg__burtc__ret_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__calibrate_8h}{efm32gg\+\_\+calibrate.\+h}} \\*EFM32\+GG\+\_\+\+CALIBRATE register and bit field definitions }{\pageref{efm32gg__calibrate_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__cmu_8h}{efm32gg\+\_\+cmu.\+h}} \\*EFM32\+GG\+\_\+\+CMU register and bit field definitions }{\pageref{efm32gg__cmu_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__dac_8h}{efm32gg\+\_\+dac.\+h}} \\*EFM32\+GG\+\_\+\+DAC register and bit field definitions }{\pageref{efm32gg__dac_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__devinfo_8h}{efm32gg\+\_\+devinfo.\+h}} \\*EFM32\+GG\+\_\+\+DEVINFO register and bit field definitions }{\pageref{efm32gg__devinfo_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__dma_8h}{efm32gg\+\_\+dma.\+h}} \\*EFM32\+GG\+\_\+\+DMA register and bit field definitions }{\pageref{efm32gg__dma_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__dma__ch_8h}{efm32gg\+\_\+dma\+\_\+ch.\+h}} \\*EFM32\+GG\+\_\+\+DMA\+\_\+\+CH register and bit field definitions }{\pageref{efm32gg__dma__ch_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__dma__descriptor_8h}{efm32gg\+\_\+dma\+\_\+descriptor.\+h}} \\*EFM32\+GG\+\_\+\+DMA\+\_\+\+DESCRIPTOR register and bit field definitions }{\pageref{efm32gg__dma__descriptor_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__dmactrl_8h}{efm32gg\+\_\+dmactrl.\+h}} \\*EFM32\+GG\+\_\+\+DMACTRL register and bit field definitions }{\pageref{efm32gg__dmactrl_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__dmareq_8h}{efm32gg\+\_\+dmareq.\+h}} \\*EFM32\+GG\+\_\+\+DMAREQ register and bit field definitions }{\pageref{efm32gg__dmareq_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__ebi_8h}{efm32gg\+\_\+ebi.\+h}} \\*EFM32\+GG\+\_\+\+EBI register and bit field definitions }{\pageref{efm32gg__ebi_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__emu_8h}{efm32gg\+\_\+emu.\+h}} \\*EFM32\+GG\+\_\+\+EMU register and bit field definitions }{\pageref{efm32gg__emu_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__etm_8h}{efm32gg\+\_\+etm.\+h}} \\*EFM32\+GG\+\_\+\+ETM register and bit field definitions }{\pageref{efm32gg__etm_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__gpio_8h}{efm32gg\+\_\+gpio.\+h}} \\*EFM32\+GG\+\_\+\+GPIO register and bit field definitions }{\pageref{efm32gg__gpio_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__gpio__p_8h}{efm32gg\+\_\+gpio\+\_\+p.\+h}} \\*EFM32\+GG\+\_\+\+GPIO\+\_\+P register and bit field definitions }{\pageref{efm32gg__gpio__p_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__i2c_8h}{efm32gg\+\_\+i2c.\+h}} \\*EFM32\+GG\+\_\+\+I2C register and bit field definitions }{\pageref{efm32gg__i2c_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__lcd_8h}{efm32gg\+\_\+lcd.\+h}} \\*EFM32\+GG\+\_\+\+LCD register and bit field definitions }{\pageref{efm32gg__lcd_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__lesense_8h}{efm32gg\+\_\+lesense.\+h}} \\*EFM32\+GG\+\_\+\+LESENSE register and bit field definitions }{\pageref{efm32gg__lesense_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__lesense__buf_8h}{efm32gg\+\_\+lesense\+\_\+buf.\+h}} \\*EFM32\+GG\+\_\+\+LESENSE\+\_\+\+BUF register and bit field definitions }{\pageref{efm32gg__lesense__buf_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__lesense__ch_8h}{efm32gg\+\_\+lesense\+\_\+ch.\+h}} \\*EFM32\+GG\+\_\+\+LESENSE\+\_\+\+CH register and bit field definitions }{\pageref{efm32gg__lesense__ch_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__lesense__st_8h}{efm32gg\+\_\+lesense\+\_\+st.\+h}} \\*EFM32\+GG\+\_\+\+LESENSE\+\_\+\+ST register and bit field definitions }{\pageref{efm32gg__lesense__st_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__letimer_8h}{efm32gg\+\_\+letimer.\+h}} \\*EFM32\+GG\+\_\+\+LETIMER register and bit field definitions }{\pageref{efm32gg__letimer_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__leuart_8h}{efm32gg\+\_\+leuart.\+h}} \\*EFM32\+GG\+\_\+\+LEUART register and bit field definitions }{\pageref{efm32gg__leuart_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__msc_8h}{efm32gg\+\_\+msc.\+h}} \\*EFM32\+GG\+\_\+\+MSC register and bit field definitions }{\pageref{efm32gg__msc_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__pcnt_8h}{efm32gg\+\_\+pcnt.\+h}} \\*EFM32\+GG\+\_\+\+PCNT register and bit field definitions }{\pageref{efm32gg__pcnt_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__prs_8h}{efm32gg\+\_\+prs.\+h}} \\*EFM32\+GG\+\_\+\+PRS register and bit field definitions }{\pageref{efm32gg__prs_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__prs__ch_8h}{efm32gg\+\_\+prs\+\_\+ch.\+h}} \\*EFM32\+GG\+\_\+\+PRS\+\_\+\+CH register and bit field definitions }{\pageref{efm32gg__prs__ch_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__prs__signals_8h}{efm32gg\+\_\+prs\+\_\+signals.\+h}} \\*EFM32\+GG\+\_\+\+PRS\+\_\+\+SIGNALS register and bit field definitions }{\pageref{efm32gg__prs__signals_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__rmu_8h}{efm32gg\+\_\+rmu.\+h}} \\*EFM32\+GG\+\_\+\+RMU register and bit field definitions }{\pageref{efm32gg__rmu_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__romtable_8h}{efm32gg\+\_\+romtable.\+h}} \\*EFM32\+GG\+\_\+\+ROMTABLE register and bit field definitions }{\pageref{efm32gg__romtable_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__rtc_8h}{efm32gg\+\_\+rtc.\+h}} \\*EFM32\+GG\+\_\+\+RTC register and bit field definitions }{\pageref{efm32gg__rtc_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__timer_8h}{efm32gg\+\_\+timer.\+h}} \\*EFM32\+GG\+\_\+\+TIMER register and bit field definitions }{\pageref{efm32gg__timer_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__timer__cc_8h}{efm32gg\+\_\+timer\+\_\+cc.\+h}} \\*EFM32\+GG\+\_\+\+TIMER\+\_\+\+CC register and bit field definitions }{\pageref{efm32gg__timer__cc_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__uart_8h}{efm32gg\+\_\+uart.\+h}} \\*EFM32\+GG\+\_\+\+UART register and bit field definitions }{\pageref{efm32gg__uart_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__usart_8h}{efm32gg\+\_\+usart.\+h}} \\*EFM32\+GG\+\_\+\+USART register and bit field definitions }{\pageref{efm32gg__usart_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__usb_8h}{efm32gg\+\_\+usb.\+h}} \\*EFM32\+GG\+\_\+\+USB register and bit field definitions }{\pageref{efm32gg__usb_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__usb__diep_8h}{efm32gg\+\_\+usb\+\_\+diep.\+h}} \\*EFM32\+GG\+\_\+\+USB\+\_\+\+DIEP register and bit field definitions }{\pageref{efm32gg__usb__diep_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__usb__doep_8h}{efm32gg\+\_\+usb\+\_\+doep.\+h}} \\*EFM32\+GG\+\_\+\+USB\+\_\+\+DOEP register and bit field definitions }{\pageref{efm32gg__usb__doep_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__usb__hc_8h}{efm32gg\+\_\+usb\+\_\+hc.\+h}} \\*EFM32\+GG\+\_\+\+USB\+\_\+\+HC register and bit field definitions }{\pageref{efm32gg__usb__hc_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__vcmp_8h}{efm32gg\+\_\+vcmp.\+h}} \\*EFM32\+GG\+\_\+\+VCMP register and bit field definitions }{\pageref{efm32gg__vcmp_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__wdog_8h}{efm32gg\+\_\+wdog.\+h}} \\*EFM32\+GG\+\_\+\+WDOG register and bit field definitions }{\pageref{efm32gg__wdog_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{em__device_8h}{em\+\_\+device.\+h}} \\*CMSIS Cortex-\/M Peripheral Access Layer for Silicon Laboratories microcontroller devices }{\pageref{em__device_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{system__efm32gg_8h}{system\+\_\+efm32gg.\+h}} \\*CMSIS Cortex-\/\+M3 System Layer for EFM32\+GG devices }{\pageref{system__efm32gg_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Source/\mbox{\hyperlink{startup__efm32gg_8c}{startup\+\_\+efm32gg.\+c}} \\*CMSIS Compatible EFM32\+GG startup file in C. Should be used with GCC \textquotesingle{}GNU Tools ARM Embedded\textquotesingle{} }{\pageref{startup__efm32gg_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Source/\mbox{\hyperlink{system__efm32gg_8c}{system\+\_\+efm32gg.\+c}} \\*CMSIS Cortex-\/\+M3 System Layer for EFM32\+GG devices }{\pageref{system__efm32gg_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__assert_8h}{em\+\_\+assert.\+h}} \\*Emlib peripheral API "{}assert"{} implementation }{\pageref{em__assert_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__bus_8h}{em\+\_\+bus.\+h}} \\*RAM and peripheral bit-\/field set and clear API }{\pageref{em__bus_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__chip_8h}{em\+\_\+chip.\+h}} \\*Chip Errata Workarounds }{\pageref{em__chip_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__cmu_8h}{em\+\_\+cmu.\+h}} \\*Clock management unit (CMU) API }{\pageref{em__cmu_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__cmu__compat_8h}{em\+\_\+cmu\+\_\+compat.\+h}} \\*CMU Compatibility Header }{\pageref{em__cmu__compat_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__common_8h}{em\+\_\+common.\+h}} \\*General purpose utilities }{\pageref{em__common_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__core_8h}{em\+\_\+core.\+h}} \\*Core interrupt handling API (Device Specific) }{\pageref{em__core_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__core__generic_8h}{em\+\_\+core\+\_\+generic.\+h}} \\*Core interrupt handling API (Generic) }{\pageref{em__core__generic_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__emu_8h}{em\+\_\+emu.\+h}} \\*Energy Management Unit (EMU) peripheral API }{\pageref{em__emu_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__gpio_8h}{em\+\_\+gpio.\+h}} \\*General Purpose IO (GPIO) peripheral API }{\pageref{em__gpio_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__lcd_8h}{em\+\_\+lcd.\+h}} \\*Liquid Crystal Display (LCD) peripheral API }{\pageref{em__lcd_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__msc_8h}{em\+\_\+msc.\+h}} \\*Flash Controller (MSC) Peripheral API }{\pageref{em__msc_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__msc__compat_8h}{em\+\_\+msc\+\_\+compat.\+h}} \\*Flash Controller (MSC) Compatibility Header }{\pageref{em__msc__compat_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__ramfunc_8h}{em\+\_\+ramfunc.\+h}} \\*RAM code support }{\pageref{em__ramfunc_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__system_8h}{em\+\_\+system.\+h}} \\*System API }{\pageref{em__system_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__system__generic_8h}{em\+\_\+system\+\_\+generic.\+h}} \\*System API (Generic) }{\pageref{em__system__generic_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__usart_8h}{em\+\_\+usart.\+h}} \\*Universal synchronous/asynchronous receiver/transmitter (USART/\+UART) peripheral API }{\pageref{em__usart_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{em__version_8h}{em\+\_\+version.\+h}} \\*CMSIS and EMLIB versions }{\pageref{em__version_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/inc/\mbox{\hyperlink{sli__em__cmu_8h}{sli\+\_\+em\+\_\+cmu.\+h}} \\*Clock Management Unit Private API definition }{\pageref{sli__em__cmu_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/src/\mbox{\hyperlink{em__cmu_8c}{em\+\_\+cmu.\+c}} \\*Clock management unit (CMU) Peripheral API }{\pageref{em__cmu_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/src/\mbox{\hyperlink{em__core_8c}{em\+\_\+core.\+c}} \\*Core interrupt handling API }{\pageref{em__core_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/src/\mbox{\hyperlink{em__emu_8c}{em\+\_\+emu.\+c}} \\*Energy Management Unit (EMU) Peripheral API }{\pageref{em__emu_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/src/\mbox{\hyperlink{em__gpio_8c}{em\+\_\+gpio.\+c}} \\*General Purpose IO (GPIO) peripheral API devices }{\pageref{em__gpio_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/src/\mbox{\hyperlink{em__lcd_8c}{em\+\_\+lcd.\+c}} \\*Liquid Crystal Display (LCD) Peripheral API }{\pageref{em__lcd_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/src/\mbox{\hyperlink{em__msc_8c}{em\+\_\+msc.\+c}} \\*Flash controller (MSC) Peripheral API }{\pageref{em__msc_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/src/\mbox{\hyperlink{em__system_8c}{em\+\_\+system.\+c}} \\*System Peripheral API }{\pageref{em__system_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/emlib/src/\mbox{\hyperlink{em__usart_8c}{em\+\_\+usart.\+c}} \\*Universal synchronous/asynchronous receiver/transmitter (USART/\+UART) Peripheral API }{\pageref{em__usart_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/service/device\+\_\+init/inc/\mbox{\hyperlink{sl__device__init__clocks_8h}{sl\+\_\+device\+\_\+init\+\_\+clocks.\+h}} \\*Device initialization for clocks }{\pageref{sl__device__init__clocks_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/service/device\+\_\+init/inc/\mbox{\hyperlink{sl__device__init__emu_8h}{sl\+\_\+device\+\_\+init\+\_\+emu.\+h}} \\*Device initialization for EMU }{\pageref{sl__device__init__emu_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/service/device\+\_\+init/inc/\mbox{\hyperlink{sl__device__init__hfxo_8h}{sl\+\_\+device\+\_\+init\+\_\+hfxo.\+h}} \\*Device initialization for HFXO }{\pageref{sl__device__init__hfxo_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/service/device\+\_\+init/inc/\mbox{\hyperlink{sl__device__init__lfxo_8h}{sl\+\_\+device\+\_\+init\+\_\+lfxo.\+h}} \\*Device initialization for LFXO }{\pageref{sl__device__init__lfxo_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/service/device\+\_\+init/inc/\mbox{\hyperlink{sl__device__init__nvic_8h}{sl\+\_\+device\+\_\+init\+\_\+nvic.\+h}} \\*Device initialization for NVIC }{\pageref{sl__device__init__nvic_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/service/device\+\_\+init/src/\mbox{\hyperlink{sl__device__init__emu__s0_8c}{sl\+\_\+device\+\_\+init\+\_\+emu\+\_\+s0.\+c}} \\*Device initialization for EMU }{\pageref{sl__device__init__emu__s0_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/service/device\+\_\+init/src/\mbox{\hyperlink{sl__device__init__hfxo__s0_8c}{sl\+\_\+device\+\_\+init\+\_\+hfxo\+\_\+s0.\+c}} \\*Device initialization for HFXO }{\pageref{sl__device__init__hfxo__s0_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/service/device\+\_\+init/src/\mbox{\hyperlink{sl__device__init__lfxo__s0_8c}{sl\+\_\+device\+\_\+init\+\_\+lfxo\+\_\+s0.\+c}} \\*Device initialization for LFXO }{\pageref{sl__device__init__lfxo__s0_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/service/device\+\_\+init/src/\mbox{\hyperlink{sl__device__init__nvic_8c}{sl\+\_\+device\+\_\+init\+\_\+nvic.\+c}} \\*Device initialization for NVIC }{\pageref{sl__device__init__nvic_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/service/system/inc/\mbox{\hyperlink{sl__system__init_8h}{sl\+\_\+system\+\_\+init.\+h}} \\*System Initialization }{\pageref{sl__system__init_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/service/system/inc/\mbox{\hyperlink{sl__system__process__action_8h}{sl\+\_\+system\+\_\+process\+\_\+action.\+h}} \\*System process action }{\pageref{sl__system__process__action_8h}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/service/system/src/\mbox{\hyperlink{sl__system__init_8c}{sl\+\_\+system\+\_\+init.\+c}} \\*System Initialization }{\pageref{sl__system__init_8c}}{}
\item\contentsline{section}{snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/service/system/src/\mbox{\hyperlink{sl__system__process__action_8c}{sl\+\_\+system\+\_\+process\+\_\+action.\+c}} \\*System process action }{\pageref{sl__system__process__action_8c}}{}
\end{DoxyCompactList}
