<div id="pfc4" class="pf w0 h0" data-page-no="c4"><div class="pc pcc4 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgc4.png"/><div class="t m0 x86 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">SIM_SOPT2 field descriptions</div><div class="t m0 x1 h10 y10f8 ff1 fs4 fc0 sc0 ls0 ws264">Field Description</div><div class="t m0 x3a h7 y10f9 ff2 fs4 fc0 sc0 ls0">31–28</div><div class="t m0 x50 h7 y935 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 xa1 h7 y10f9 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 xa1 h7 y935 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x3a h7 y936 ff2 fs4 fc0 sc0 ls0">27–26</div><div class="t m0 x52 h7 y5fa ff2 fs4 fc0 sc0 ls0">UART0SRC</div><div class="t m0 xa1 h7 y936 ff2 fs4 fc0 sc0 ls0 ws0">UART0 clock source select</div><div class="t m0 xa1 h7 y10fa ff2 fs4 fc0 sc0 ls0 ws0">Selects the clock source for the UART0 transmit and receive clock.</div><div class="t m0 xa1 h7 y5fc ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _189"> </span>Clock disabled</div><div class="t m0 xa1 h7 y8bb ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _189"> </span>MCGFLLCLK clock or MCGPLLCLK/2 clock</div><div class="t m0 xa1 h7 y10fb ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _189"> </span>OSCERCLK clock</div><div class="t m0 xa1 h7 y10fc ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _189"> </span>MCGIRCLK clock</div><div class="t m0 x3a h7 y10fd ff2 fs4 fc0 sc0 ls0">25–24</div><div class="t m0 x50 h7 y10fe ff2 fs4 fc0 sc0 ls0">TPMSRC</div><div class="t m0 xa1 h7 y10fd ff2 fs4 fc0 sc0 ls0 ws0">TPM clock source select</div><div class="t m0 xa1 h7 y10ff ff2 fs4 fc0 sc0 ls0 ws0">Selects the clock source for the TPM counter clock</div><div class="t m0 xa1 h7 y1100 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _189"> </span>Clock disabled</div><div class="t m0 xa1 h7 y1101 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _189"> </span>MCGFLLCLK clock or MCGPLLCLK/2</div><div class="t m0 xa1 h7 y1102 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _189"> </span>OSCERCLK clock</div><div class="t m0 xa1 h7 y1103 ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _189"> </span>MCGIRCLK clock</div><div class="t m0 x3a h7 y1104 ff2 fs4 fc0 sc0 ls0">23–19</div><div class="t m0 x50 h7 y1105 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 xa1 h7 y1104 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 xa1 h7 y1105 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x39 h7 y1106 ff2 fs4 fc0 sc0 ls0">18</div><div class="t m0 x50 h7 y1107 ff2 fs4 fc0 sc0 ls0">USBSRC</div><div class="t m0 xa1 h7 y1106 ff2 fs4 fc0 sc0 ls0 ws0">USB clock source select</div><div class="t m0 xa1 h7 y1108 ff2 fs4 fc0 sc0 ls0 ws0">Selects the clock source for the USB 48 MHz clock.</div><div class="t m0 xa1 h7 y1109 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>External bypass clock (USB_CLKIN).</div><div class="t m0 xa1 h7 y110a ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>MCGPLLCLK/2 or MCGFLLCLK clock</div><div class="t m0 x39 h7 y110b ff2 fs4 fc0 sc0 ls0">17</div><div class="t m0 x50 h7 y110c ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 xa1 h7 y110b ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 xa1 h7 y110c ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x39 h7 y110d ff2 fs4 fc0 sc0 ls0">16</div><div class="t m0 x52 h7 y110e ff2 fs4 fc0 sc0 ls0">PLLFLLSEL</div><div class="t m0 xa1 h7 y110d ff2 fs4 fc0 sc0 ls0 ws0">PLL/FLL clock select</div><div class="t m0 xa1 h7 y110f ff2 fs4 fc0 sc0 ls0 ws0">Selects the MCGPLLCLK or MCGFLLCLK clock for various peripheral clocking options.</div><div class="t m0 xa1 h7 y1110 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>MCGFLLCLK clock</div><div class="t m0 xa1 h7 y1111 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>MCGPLLCLK clock with fixed divide by two</div><div class="t m0 x12c h7 y1112 ff2 fs4 fc0 sc0 ls0">15–8</div><div class="t m0 x50 h7 ycfe ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 xa1 h7 y1112 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 xa1 h7 ycfe ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x8b h7 ycff ff2 fs4 fc0 sc0 ls0">7–5</div><div class="t m0 x33 h7 y1113 ff2 fs4 fc0 sc0 ls0">CLKOUTSEL</div><div class="t m0 xa1 h7 ycff ff2 fs4 fc0 sc0 ls0 ws0">CLKOUT select</div><div class="t m0 xa1 h7 y1114 ff2 fs4 fc0 sc0 ls0 ws0">Selects the clock to output on the CLKOUT pin.</div><div class="t m0 xa1 h7 y1115 ff2 fs4 fc0 sc0 ls0 ws265">000 Reserved</div><div class="t m0 xa1 h7 yd29 ff2 fs4 fc0 sc0 ls0 ws265">001 Reserved</div><div class="t m0 xa1 h7 y1116 ff2 fs4 fc0 sc0 ls0 ws0">010<span class="_ _189"> </span>Bus clock</div><div class="t m0 xa1 h7 y1117 ff2 fs4 fc0 sc0 ls0 ws0">011<span class="_ _189"> </span>LPO clock (1 kHz)</div><div class="t m0 xa1 h7 y1118 ff2 fs4 fc0 sc0 ls0 ws265">100 MCGIRCLK</div><div class="t m0 xa1 h7 y1119 ff2 fs4 fc0 sc0 ls0 ws265">101 Reserved</div><div class="t m0 xa1 h7 y111a ff2 fs4 fc0 sc0 ls0 ws265">110 OSCERCLK</div><div class="t m0 xa1 h7 y111b ff2 fs4 fc0 sc0 ls0 ws265">111 Reserved</div><div class="t m0 x2 h7 y111c ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x2c h7 y111d ff2 fs4 fc0 sc0 ls0">RTCCLKOUTSEL</div><div class="t m0 xa1 h7 y111c ff2 fs4 fc0 sc0 ls0 ws0">RTC clock out select</div><div class="t m0 x1b h7 y111e ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map and register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">196<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
