{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "02", "@year": "2020", "@timestamp": "2020-01-02T04:50:18.000018-05:00", "@month": "01"}, "ait:date-sort": {"@day": "01", "@year": "2016", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": {"xocs:funding-agency-acronym": "H2020", "xocs:funding-agency": "Horizon 2020 Framework Programme", "xocs:funding-id": "692152", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/100010661", "xocs:funding-agency-country": "http://sws.geonames.org/6695072/"}, "xocs:funding-addon-generated-timestamp": "2021-02-03T13:02:26.758419Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "city": "Tallinn", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Fast data sort based on searching networks with ring pipeline", "abstracts": "The paper suggests a technique for fast data sort based on a specially organized binary searching network with the following new distinctive features: 1) data sort is done within the time of data acquisition through a serial interface; 2) a new type of pipeline, which we call ring pipeline, is created 3) the delay for receiving each data item is minimized thanks to the novel ring pipeline; 4) sorted data can be transmitted almost immediately after receiving the last input item; 5) several data sets may be sorted by the same network at the same acquisition time. It is proved theoretically that the network is very fast. It was modelled and evaluated in software and the basic components were synthesized and implemented in hardware. The results have shown a significant speed-up comparing to the best known alternatives.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Binary search Networks", "@xml:lang": "eng"}, {"$": "Blockbased Merge", "@xml:lang": "eng"}, {"$": "Communication-Time Circuits", "@xml:lang": "eng"}, {"$": "Ring Pipeline", "@xml:lang": "eng"}, {"$": "System-On-Chip.", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Elektron. Elektrotech.", "website": {"ce:e-address": {"$": "http://www.eejournal.ktu.lt/index.php/elt/article/download/15920/8018", "@type": "email"}}, "@country": "ltu", "translated-sourcetitle": {"$": "Elektronika ir Elektrotechnika", "@xml:lang": "eng"}, "issn": {"$": "13921215", "@type": "print"}, "volisspag": {"voliss": {"@volume": "22", "@issue": "4"}, "pagerange": {"@first": "58", "@last": "62"}}, "@type": "j", "publicationyear": {"@first": "2016"}, "publisher": {"publishername": "Kauno Technologijos Universitetas", "ce:e-address": {"$": "asta.stulgiene@ktu.lt", "@type": "email"}}, "sourcetitle": "Elektronika ir Elektrotechnika", "@srcid": "19900193212", "publicationdate": {"year": "2016", "date-text": {"@xfab-added": "true", "$": "2016"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2208"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2016 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "REAXYSCAR"}, {"$": "SNCPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "25", "@year": "2016", "@timestamp": "BST 05:36:12", "@month": "08"}}, "itemidlist": {"itemid": [{"$": "611770510", "@idtype": "PUI"}, {"$": "654188362", "@idtype": "CAR-ID"}, {"$": "20161787842", "@idtype": "REAXYSCAR"}, {"$": "2016069415", "@idtype": "SNCPX"}, {"$": "84983089365", "@idtype": "SCP"}, {"$": "84983089365", "@idtype": "SGR"}], "ce:doi": "10.5755/j01.eie.22.4.15920"}}, "tail": {"bibliography": {"@refcount": "9", "reference": [{"ref-fulltext": "A. Rjabov, V. Sklyarov, I. Skliarova, A. Sudnitson, \"Processing sorted subsets in a multi-level reconfigurable computing system\", Elektronika ir Elektrotechnika, vol. 21, no. 2, pp. 30-33, 2015. [Online]. Available: http://dx.doi.org/10.5755/j01.eee.21.2.11509", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.5755/j01.eee.21.2.11509", "@type": "email"}}, "ref-title": {"ref-titletext": "Processing sorted subsets in a multi-level reconfigurable computing system"}, "refd-itemidlist": {"itemid": {"$": "84928680168", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "2"}, "pagerange": {"@first": "30", "@last": "33"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Elektronika Ir Elektrotechnika"}}, {"ref-fulltext": "R. Mueller, J. Teubner, G. Alonso, \"Sorting networks on FPGAs\", The Int. Journal on Very Large Data Bases, vol. 21, no. 1, pp. 1-23, 2012. [Online]. Available: http://dx.doi.org/10.1007/s00778-011-0232-z", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.1007/s00778-011-0232-z", "@type": "email"}}, "ref-title": {"ref-titletext": "Sorting networks on FPGAS"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "The Int. Journal on Very Large Data Bases"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA\", Microprocessors and Microsystems, vol. 38, no. 5, pp. 470-484, 2014. [Online]. Available: http://dx.doi.org/10.1016/j.micpro.2014.03.003", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.1016/j.micpro.2014.03.003", "@type": "email"}}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "K. E. Batcher, \"Sorting networks and their applications\", in Proc. AFIPS Spring Joint Computer Conf., 1968, pp. 307-314. [Online]. Available: http://dx.doi.org/10.1145/1468075.1468121", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1968"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.1145/1468075.1468121", "@type": "email"}}, "ref-title": {"ref-titletext": "Sorting networks and their applications"}, "refd-itemidlist": {"itemid": {"$": "0000773795", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "307", "@last": "314"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Proc. AFIPS Spring Joint Computer Conf"}}, {"ref-fulltext": "S. W. Aj-Haj Baddar, K. E. Batcher, Designing Sorting Networks. A New Paradigm. New York: Springer-Verlag, p. 136, 2011. [Online]. Available: http://dx.doi.org/10.1007/978-1-4614-1851-1", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.1007/978-1-4614-1851-1", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "136"}}, "ref-text": "New York: Springer-Verlag", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Aj-Haj Baddar", "ce:indexed-name": "Aj-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks. A New Paradigm"}}, {"ref-fulltext": "D. E. Knuth, The Art of Computer Programming, Sorting and Searching, vol. III. Addison-Wesley, p. 896, 1998.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "1998"}, "refd-itemidlist": {"itemid": {"$": "84983029942", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}, "pagerange": {"@first": "896"}}, "ref-text": "Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming, Sorting and Searching"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Hardware accelerators for data sort in all programmable systems-on-chip\", Advances in Electrical and Computer Engineering, vol. 15, no. 4, pp. 9-16, 2015. [Online]. Available: http://dx.doi.org/10.4316/AECE.2015.04002", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.4316/AECE.2015.04002", "@type": "email"}}, "ref-title": {"ref-titletext": "Hardware accelerators for data sort in all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84949995957", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "15", "@issue": "4"}, "pagerange": {"@first": "9", "@last": "16"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Advances in Electrical and Computer Engineering"}}, {"ref-fulltext": "Avnet, Inc., ZedBoard (ZynqTM Evaluation and Development) Hardware Users Guide, Version 2.2, 2014. [Online]. Available: http://www.zedboard.org/sites/default/files/", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936941768", "@idtype": "SGR"}}, "ref-text": "2.2", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Inc", "ce:indexed-name": "Inc A."}]}, "ref-sourcetitle": "ZedBoard (ZynqTM Evaluation and Development) Hardware Users Guide, Version"}}, {"ref-fulltext": "P. Kipfer, R. Westermann, \"Improved GPU sorting\", GPU Gems 2, p. 880, 2005. [Online]. Available: http://http.developer.nvidia.com/GPUGems2/gpugems2chapter46.html", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-website": {"ce:e-address": {"$": "http://http.developer.nvidia.com/GPUGems2/gpugems2chapter46.html", "@type": "email"}}, "ref-title": {"ref-titletext": "Improved GPU sorting"}, "refd-itemidlist": {"itemid": {"$": "33749558036", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2"}, "pagerange": {"@first": "880"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Kipfer", "ce:indexed-name": "Kipfer P."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Westermann", "ce:indexed-name": "Westermann R."}]}, "ref-sourcetitle": "GPU Gems"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "j", "eid": "2-s2.0-84983089365", "dc:description": "The paper suggests a technique for fast data sort based on a specially organized binary searching network with the following new distinctive features: 1) data sort is done within the time of data acquisition through a serial interface; 2) a new type of pipeline, which we call ring pipeline, is created 3) the delay for receiving each data item is minimized thanks to the novel ring pipeline; 4) sorted data can be transmitted almost immediately after receiving the last input item; 5) several data sets may be sorted by the same network at the same acquisition time. It is proved theoretically that the network is very fast. It was modelled and evaluated in software and the basic components were synthesized and implemented in hardware. The results have shown a significant speed-up comparing to the best known alternatives.", "prism:coverDate": "2016-01-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84983089365", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84983089365"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84983089365&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84983089365&origin=inward"}], "source-id": "19900193212", "citedby-count": "2", "prism:volume": "22", "subtype": "ar", "dc:title": "Fast data sort based on searching networks with ring pipeline", "openaccess": "1", "prism:issn": "13921215", "prism:issueIdentifier": "4", "subtypeDescription": "Article", "prism:publicationName": "Elektronika ir Elektrotechnika", "prism:pageRange": "58-62", "prism:endingPage": "62", "openaccessFlag": "true", "prism:doi": "10.5755/j01.eie.22.4.15920", "prism:startingPage": "58", "dc:identifier": "SCOPUS_ID:84983089365", "dc:publisher": "Kauno Technologijos Universitetasasta.stulgiene@ktu.lt"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Binary search Networks"}, {"@_fa": "true", "$": "Blockbased Merge"}, {"@_fa": "true", "$": "Communication-Time Circuits"}, {"@_fa": "true", "$": "Ring Pipeline"}, {"@_fa": "true", "$": "System-On-Chip."}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}