
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F3)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= A_MEM.Out=>A_WB.In                                      Premise(F7)
	S10= B_MEM.Out=>B_WB.In                                     Premise(F8)
	S11= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F9)
	S12= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F10)
	S13= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F11)
	S14= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S16= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F15)
	S18= FU.Halt_IF=>CU_IF.Halt                                 Premise(F16)
	S19= ICache.Hit=>CU_IF.ICacheHit                            Premise(F17)
	S20= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F18)
	S21= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F19)
	S22= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F25)
	S28= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F26)
	S29= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F27)
	S30= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F28)
	S31= ICache.Hit=>FU.ICacheHit                               Premise(F29)
	S32= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F30)
	S33= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F31)
	S34= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F32)
	S35= IR_MEM.Out=>FU.IR_MEM                                  Premise(F33)
	S36= IR_WB.Out=>FU.IR_WB                                    Premise(F34)
	S37= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F35)
	S38= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F36)
	S39= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F37)
	S40= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F38)
	S41= ALUOut_MEM.Out=>FU.InMEM                               Premise(F39)
	S42= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F40)
	S43= ALUOut_WB.Out=>FU.InWB                                 Premise(F41)
	S44= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F42)
	S45= ALUOut_WB.Out=>GPR.WData                               Premise(F43)
	S46= IR_WB.Out15_11=>GPR.WReg                               Premise(F44)
	S47= IMMU.Addr=>IAddrReg.In                                 Premise(F45)
	S48= PC.Out=>ICache.IEA                                     Premise(F46)
	S49= ICache.IEA=addr                                        Path(S4,S48)
	S50= ICache.Hit=ICacheHit(addr)                             ICache-Search(S49)
	S51= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S50,S19)
	S52= FU.ICacheHit=ICacheHit(addr)                           Path(S50,S31)
	S53= PC.Out=>ICache.IEA                                     Premise(F47)
	S54= IMem.MEM8WordOut=>ICache.WData                         Premise(F48)
	S55= ICache.Out=>ICacheReg.In                               Premise(F49)
	S56= PC.Out=>IMMU.IEA                                       Premise(F50)
	S57= IMMU.IEA=addr                                          Path(S4,S56)
	S58= CP0.ASID=>IMMU.PID                                     Premise(F51)
	S59= IMMU.PID=pid                                           Path(S3,S58)
	S60= IMMU.Addr={pid,addr}                                   IMMU-Search(S59,S57)
	S61= IAddrReg.In={pid,addr}                                 Path(S60,S47)
	S62= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S59,S57)
	S63= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S62,S20)
	S64= IAddrReg.Out=>IMem.RAddr                               Premise(F52)
	S65= ICacheReg.Out=>IRMux.CacheData                         Premise(F53)
	S66= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F54)
	S67= IMem.Out=>IRMux.MemData                                Premise(F55)
	S68= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F56)
	S69= IR_MEM.Out=>IR_DMMU1.In                                Premise(F57)
	S70= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F58)
	S71= ICache.Out=>IR_ID.In                                   Premise(F59)
	S72= IRMux.Out=>IR_ID.In                                    Premise(F60)
	S73= ICache.Out=>IR_IMMU.In                                 Premise(F61)
	S74= IR_DMMU2.Out=>IR_WB.In                                 Premise(F62)
	S75= IR_MEM.Out=>IR_WB.In                                   Premise(F63)
	S76= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F64)
	S77= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F65)
	S78= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F66)
	S79= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F67)
	S80= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F68)
	S81= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F69)
	S82= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F70)
	S83= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F71)
	S84= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F72)
	S85= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F73)
	S86= IR_EX.Out31_26=>CU_EX.Op                               Premise(F74)
	S87= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F75)
	S88= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F76)
	S89= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F77)
	S90= IR_ID.Out31_26=>CU_ID.Op                               Premise(F78)
	S91= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F79)
	S92= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F80)
	S93= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F81)
	S94= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F82)
	S95= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F83)
	S96= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F84)
	S97= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F85)
	S98= IR_WB.Out31_26=>CU_WB.Op                               Premise(F86)
	S99= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F87)
	S100= CtrlA_EX=0                                            Premise(F88)
	S101= CtrlB_EX=0                                            Premise(F89)
	S102= CtrlALUOut_MEM=0                                      Premise(F90)
	S103= CtrlALUOut_DMMU1=0                                    Premise(F91)
	S104= CtrlALUOut_DMMU2=0                                    Premise(F92)
	S105= CtrlALUOut_WB=0                                       Premise(F93)
	S106= CtrlA_MEM=0                                           Premise(F94)
	S107= CtrlA_WB=0                                            Premise(F95)
	S108= CtrlB_MEM=0                                           Premise(F96)
	S109= CtrlB_WB=0                                            Premise(F97)
	S110= CtrlICache=0                                          Premise(F98)
	S111= CtrlIMMU=0                                            Premise(F99)
	S112= CtrlIR_DMMU1=0                                        Premise(F100)
	S113= CtrlIR_DMMU2=0                                        Premise(F101)
	S114= CtrlIR_EX=0                                           Premise(F102)
	S115= CtrlIR_ID=0                                           Premise(F103)
	S116= CtrlIR_IMMU=1                                         Premise(F104)
	S117= CtrlIR_MEM=0                                          Premise(F105)
	S118= CtrlIR_WB=0                                           Premise(F106)
	S119= CtrlGPR=0                                             Premise(F107)
	S120= CtrlIAddrReg=1                                        Premise(F108)
	S121= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S61,S120)
	S122= CtrlPC=0                                              Premise(F109)
	S123= CtrlPCInc=0                                           Premise(F110)
	S124= PC[Out]=addr                                          PC-Hold(S1,S122,S123)
	S125= CtrlIMem=0                                            Premise(F111)
	S126= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S125)
	S127= CtrlICacheReg=1                                       Premise(F112)
	S128= CtrlASIDIn=0                                          Premise(F113)
	S129= CtrlCP0=0                                             Premise(F114)
	S130= CP0[ASID]=pid                                         CP0-Hold(S0,S129)
	S131= CtrlEPCIn=0                                           Premise(F115)
	S132= CtrlExCodeIn=0                                        Premise(F116)
	S133= CtrlIRMux=0                                           Premise(F117)
	S134= GPR[rS]=a                                             Premise(F118)
	S135= GPR[rT]=b                                             Premise(F119)

IMMU	S136= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S121)
	S137= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S121)
	S138= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S121)
	S139= PC.Out=addr                                           PC-Out(S124)
	S140= CP0.ASID=pid                                          CP0-Read-ASID(S130)
	S141= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F120)
	S142= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F121)
	S143= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F122)
	S144= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F123)
	S145= A_MEM.Out=>A_WB.In                                    Premise(F124)
	S146= B_MEM.Out=>B_WB.In                                    Premise(F125)
	S147= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F126)
	S148= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F127)
	S149= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F128)
	S150= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F129)
	S151= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F130)
	S152= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F131)
	S153= FU.Bub_IF=>CU_IF.Bub                                  Premise(F132)
	S154= FU.Halt_IF=>CU_IF.Halt                                Premise(F133)
	S155= ICache.Hit=>CU_IF.ICacheHit                           Premise(F134)
	S156= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F135)
	S157= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F136)
	S158= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F137)
	S159= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F138)
	S160= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F139)
	S161= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F140)
	S162= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F141)
	S163= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F142)
	S164= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F143)
	S165= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F144)
	S166= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F145)
	S167= ICache.Hit=>FU.ICacheHit                              Premise(F146)
	S168= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F147)
	S169= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F148)
	S170= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F149)
	S171= IR_MEM.Out=>FU.IR_MEM                                 Premise(F150)
	S172= IR_WB.Out=>FU.IR_WB                                   Premise(F151)
	S173= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F152)
	S174= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F153)
	S175= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F154)
	S176= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F155)
	S177= ALUOut_MEM.Out=>FU.InMEM                              Premise(F156)
	S178= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F157)
	S179= ALUOut_WB.Out=>FU.InWB                                Premise(F158)
	S180= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F159)
	S181= ALUOut_WB.Out=>GPR.WData                              Premise(F160)
	S182= IR_WB.Out15_11=>GPR.WReg                              Premise(F161)
	S183= IMMU.Addr=>IAddrReg.In                                Premise(F162)
	S184= PC.Out=>ICache.IEA                                    Premise(F163)
	S185= ICache.IEA=addr                                       Path(S139,S184)
	S186= ICache.Hit=ICacheHit(addr)                            ICache-Search(S185)
	S187= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S186,S155)
	S188= FU.ICacheHit=ICacheHit(addr)                          Path(S186,S167)
	S189= PC.Out=>ICache.IEA                                    Premise(F164)
	S190= IMem.MEM8WordOut=>ICache.WData                        Premise(F165)
	S191= ICache.Out=>ICacheReg.In                              Premise(F166)
	S192= PC.Out=>IMMU.IEA                                      Premise(F167)
	S193= IMMU.IEA=addr                                         Path(S139,S192)
	S194= CP0.ASID=>IMMU.PID                                    Premise(F168)
	S195= IMMU.PID=pid                                          Path(S140,S194)
	S196= IMMU.Addr={pid,addr}                                  IMMU-Search(S195,S193)
	S197= IAddrReg.In={pid,addr}                                Path(S196,S183)
	S198= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S195,S193)
	S199= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S198,S156)
	S200= IAddrReg.Out=>IMem.RAddr                              Premise(F169)
	S201= IMem.RAddr={pid,addr}                                 Path(S136,S200)
	S202= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S201,S126)
	S203= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S201,S126)
	S204= ICache.WData=IMemGet8Word({pid,addr})                 Path(S203,S190)
	S205= ICacheReg.Out=>IRMux.CacheData                        Premise(F170)
	S206= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F171)
	S207= IMem.Out=>IRMux.MemData                               Premise(F172)
	S208= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S202,S207)
	S209= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S208)
	S210= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F173)
	S211= IR_MEM.Out=>IR_DMMU1.In                               Premise(F174)
	S212= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F175)
	S213= ICache.Out=>IR_ID.In                                  Premise(F176)
	S214= IRMux.Out=>IR_ID.In                                   Premise(F177)
	S215= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S209,S214)
	S216= ICache.Out=>IR_IMMU.In                                Premise(F178)
	S217= IR_DMMU2.Out=>IR_WB.In                                Premise(F179)
	S218= IR_MEM.Out=>IR_WB.In                                  Premise(F180)
	S219= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F181)
	S220= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F182)
	S221= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F183)
	S222= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F184)
	S223= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F185)
	S224= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F186)
	S225= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F187)
	S226= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F188)
	S227= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F189)
	S228= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F190)
	S229= IR_EX.Out31_26=>CU_EX.Op                              Premise(F191)
	S230= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F192)
	S231= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F193)
	S232= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F194)
	S233= IR_ID.Out31_26=>CU_ID.Op                              Premise(F195)
	S234= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F196)
	S235= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F197)
	S236= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F198)
	S237= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F199)
	S238= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F200)
	S239= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F201)
	S240= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F202)
	S241= IR_WB.Out31_26=>CU_WB.Op                              Premise(F203)
	S242= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F204)
	S243= CtrlA_EX=0                                            Premise(F205)
	S244= CtrlB_EX=0                                            Premise(F206)
	S245= CtrlALUOut_MEM=0                                      Premise(F207)
	S246= CtrlALUOut_DMMU1=0                                    Premise(F208)
	S247= CtrlALUOut_DMMU2=0                                    Premise(F209)
	S248= CtrlALUOut_WB=0                                       Premise(F210)
	S249= CtrlA_MEM=0                                           Premise(F211)
	S250= CtrlA_WB=0                                            Premise(F212)
	S251= CtrlB_MEM=0                                           Premise(F213)
	S252= CtrlB_WB=0                                            Premise(F214)
	S253= CtrlICache=1                                          Premise(F215)
	S254= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S185,S204,S253)
	S255= CtrlIMMU=0                                            Premise(F216)
	S256= CtrlIR_DMMU1=0                                        Premise(F217)
	S257= CtrlIR_DMMU2=0                                        Premise(F218)
	S258= CtrlIR_EX=0                                           Premise(F219)
	S259= CtrlIR_ID=1                                           Premise(F220)
	S260= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S215,S259)
	S261= CtrlIR_IMMU=0                                         Premise(F221)
	S262= CtrlIR_MEM=0                                          Premise(F222)
	S263= CtrlIR_WB=0                                           Premise(F223)
	S264= CtrlGPR=0                                             Premise(F224)
	S265= GPR[rS]=a                                             GPR-Hold(S134,S264)
	S266= GPR[rT]=b                                             GPR-Hold(S135,S264)
	S267= CtrlIAddrReg=0                                        Premise(F225)
	S268= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S121,S267)
	S269= CtrlPC=0                                              Premise(F226)
	S270= CtrlPCInc=1                                           Premise(F227)
	S271= PC[Out]=addr+4                                        PC-Inc(S124,S269,S270)
	S272= PC[CIA]=addr                                          PC-Inc(S124,S269,S270)
	S273= CtrlIMem=0                                            Premise(F228)
	S274= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S126,S273)
	S275= CtrlICacheReg=0                                       Premise(F229)
	S276= CtrlASIDIn=0                                          Premise(F230)
	S277= CtrlCP0=0                                             Premise(F231)
	S278= CP0[ASID]=pid                                         CP0-Hold(S130,S277)
	S279= CtrlEPCIn=0                                           Premise(F232)
	S280= CtrlExCodeIn=0                                        Premise(F233)
	S281= CtrlIRMux=0                                           Premise(F234)

ID	S282= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S260)
	S283= IR_ID.Out31_26=0                                      IR-Out(S260)
	S284= IR_ID.Out25_21=rS                                     IR-Out(S260)
	S285= IR_ID.Out20_16=rT                                     IR-Out(S260)
	S286= IR_ID.Out15_11=rD                                     IR-Out(S260)
	S287= IR_ID.Out10_6=0                                       IR-Out(S260)
	S288= IR_ID.Out5_0=37                                       IR-Out(S260)
	S289= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S268)
	S290= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S268)
	S291= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S268)
	S292= PC.Out=addr+4                                         PC-Out(S271)
	S293= PC.CIA=addr                                           PC-Out(S272)
	S294= PC.CIA31_28=addr[31:28]                               PC-Out(S272)
	S295= CP0.ASID=pid                                          CP0-Read-ASID(S278)
	S296= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F235)
	S297= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F236)
	S298= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F237)
	S299= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F238)
	S300= A_MEM.Out=>A_WB.In                                    Premise(F239)
	S301= B_MEM.Out=>B_WB.In                                    Premise(F240)
	S302= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F241)
	S303= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F242)
	S304= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F243)
	S305= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F244)
	S306= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F245)
	S307= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F246)
	S308= FU.Bub_IF=>CU_IF.Bub                                  Premise(F247)
	S309= FU.Halt_IF=>CU_IF.Halt                                Premise(F248)
	S310= ICache.Hit=>CU_IF.ICacheHit                           Premise(F249)
	S311= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F250)
	S312= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F251)
	S313= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F252)
	S314= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F253)
	S315= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F254)
	S316= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F255)
	S317= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F256)
	S318= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F257)
	S319= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F258)
	S320= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F259)
	S321= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F260)
	S322= ICache.Hit=>FU.ICacheHit                              Premise(F261)
	S323= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F262)
	S324= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F263)
	S325= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F264)
	S326= IR_MEM.Out=>FU.IR_MEM                                 Premise(F265)
	S327= IR_WB.Out=>FU.IR_WB                                   Premise(F266)
	S328= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F267)
	S329= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F268)
	S330= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F269)
	S331= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F270)
	S332= ALUOut_MEM.Out=>FU.InMEM                              Premise(F271)
	S333= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F272)
	S334= ALUOut_WB.Out=>FU.InWB                                Premise(F273)
	S335= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F274)
	S336= ALUOut_WB.Out=>GPR.WData                              Premise(F275)
	S337= IR_WB.Out15_11=>GPR.WReg                              Premise(F276)
	S338= IMMU.Addr=>IAddrReg.In                                Premise(F277)
	S339= PC.Out=>ICache.IEA                                    Premise(F278)
	S340= ICache.IEA=addr+4                                     Path(S292,S339)
	S341= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S340)
	S342= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S341,S310)
	S343= FU.ICacheHit=ICacheHit(addr+4)                        Path(S341,S322)
	S344= PC.Out=>ICache.IEA                                    Premise(F279)
	S345= IMem.MEM8WordOut=>ICache.WData                        Premise(F280)
	S346= ICache.Out=>ICacheReg.In                              Premise(F281)
	S347= PC.Out=>IMMU.IEA                                      Premise(F282)
	S348= IMMU.IEA=addr+4                                       Path(S292,S347)
	S349= CP0.ASID=>IMMU.PID                                    Premise(F283)
	S350= IMMU.PID=pid                                          Path(S295,S349)
	S351= IMMU.Addr={pid,addr+4}                                IMMU-Search(S350,S348)
	S352= IAddrReg.In={pid,addr+4}                              Path(S351,S338)
	S353= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S350,S348)
	S354= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S353,S311)
	S355= IAddrReg.Out=>IMem.RAddr                              Premise(F284)
	S356= IMem.RAddr={pid,addr}                                 Path(S289,S355)
	S357= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S356,S274)
	S358= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S356,S274)
	S359= ICache.WData=IMemGet8Word({pid,addr})                 Path(S358,S345)
	S360= ICacheReg.Out=>IRMux.CacheData                        Premise(F285)
	S361= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F286)
	S362= IMem.Out=>IRMux.MemData                               Premise(F287)
	S363= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S357,S362)
	S364= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S363)
	S365= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F288)
	S366= IR_MEM.Out=>IR_DMMU1.In                               Premise(F289)
	S367= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F290)
	S368= ICache.Out=>IR_ID.In                                  Premise(F291)
	S369= IRMux.Out=>IR_ID.In                                   Premise(F292)
	S370= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S364,S369)
	S371= ICache.Out=>IR_IMMU.In                                Premise(F293)
	S372= IR_DMMU2.Out=>IR_WB.In                                Premise(F294)
	S373= IR_MEM.Out=>IR_WB.In                                  Premise(F295)
	S374= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F296)
	S375= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F297)
	S376= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F298)
	S377= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F299)
	S378= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F300)
	S379= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F301)
	S380= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F302)
	S381= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F303)
	S382= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F304)
	S383= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F305)
	S384= IR_EX.Out31_26=>CU_EX.Op                              Premise(F306)
	S385= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F307)
	S386= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F308)
	S387= CU_ID.IRFunc1=rT                                      Path(S285,S386)
	S388= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F309)
	S389= CU_ID.IRFunc2=rS                                      Path(S284,S388)
	S390= IR_ID.Out31_26=>CU_ID.Op                              Premise(F310)
	S391= CU_ID.Op=0                                            Path(S283,S390)
	S392= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F311)
	S393= CU_ID.IRFunc=37                                       Path(S288,S392)
	S394= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F312)
	S395= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F313)
	S396= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F314)
	S397= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F315)
	S398= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F316)
	S399= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F317)
	S400= IR_WB.Out31_26=>CU_WB.Op                              Premise(F318)
	S401= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F319)
	S402= CtrlA_EX=1                                            Premise(F320)
	S403= CtrlB_EX=1                                            Premise(F321)
	S404= CtrlALUOut_MEM=0                                      Premise(F322)
	S405= CtrlALUOut_DMMU1=0                                    Premise(F323)
	S406= CtrlALUOut_DMMU2=0                                    Premise(F324)
	S407= CtrlALUOut_WB=0                                       Premise(F325)
	S408= CtrlA_MEM=0                                           Premise(F326)
	S409= CtrlA_WB=0                                            Premise(F327)
	S410= CtrlB_MEM=0                                           Premise(F328)
	S411= CtrlB_WB=0                                            Premise(F329)
	S412= CtrlICache=0                                          Premise(F330)
	S413= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S254,S412)
	S414= CtrlIMMU=0                                            Premise(F331)
	S415= CtrlIR_DMMU1=0                                        Premise(F332)
	S416= CtrlIR_DMMU2=0                                        Premise(F333)
	S417= CtrlIR_EX=1                                           Premise(F334)
	S418= CtrlIR_ID=0                                           Premise(F335)
	S419= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S260,S418)
	S420= CtrlIR_IMMU=0                                         Premise(F336)
	S421= CtrlIR_MEM=0                                          Premise(F337)
	S422= CtrlIR_WB=0                                           Premise(F338)
	S423= CtrlGPR=0                                             Premise(F339)
	S424= GPR[rS]=a                                             GPR-Hold(S265,S423)
	S425= GPR[rT]=b                                             GPR-Hold(S266,S423)
	S426= CtrlIAddrReg=0                                        Premise(F340)
	S427= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S268,S426)
	S428= CtrlPC=0                                              Premise(F341)
	S429= CtrlPCInc=0                                           Premise(F342)
	S430= PC[CIA]=addr                                          PC-Hold(S272,S429)
	S431= PC[Out]=addr+4                                        PC-Hold(S271,S428,S429)
	S432= CtrlIMem=0                                            Premise(F343)
	S433= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S274,S432)
	S434= CtrlICacheReg=0                                       Premise(F344)
	S435= CtrlASIDIn=0                                          Premise(F345)
	S436= CtrlCP0=0                                             Premise(F346)
	S437= CP0[ASID]=pid                                         CP0-Hold(S278,S436)
	S438= CtrlEPCIn=0                                           Premise(F347)
	S439= CtrlExCodeIn=0                                        Premise(F348)
	S440= CtrlIRMux=0                                           Premise(F349)

EX	S441= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S419)
	S442= IR_ID.Out31_26=0                                      IR-Out(S419)
	S443= IR_ID.Out25_21=rS                                     IR-Out(S419)
	S444= IR_ID.Out20_16=rT                                     IR-Out(S419)
	S445= IR_ID.Out15_11=rD                                     IR-Out(S419)
	S446= IR_ID.Out10_6=0                                       IR-Out(S419)
	S447= IR_ID.Out5_0=37                                       IR-Out(S419)
	S448= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S427)
	S449= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S427)
	S450= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S427)
	S451= PC.CIA=addr                                           PC-Out(S430)
	S452= PC.CIA31_28=addr[31:28]                               PC-Out(S430)
	S453= PC.Out=addr+4                                         PC-Out(S431)
	S454= CP0.ASID=pid                                          CP0-Read-ASID(S437)
	S455= ALU.Func=6'b000001                                    Premise(F350)
	S456= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F351)
	S457= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F352)
	S458= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F353)
	S459= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F354)
	S460= A_MEM.Out=>A_WB.In                                    Premise(F355)
	S461= B_MEM.Out=>B_WB.In                                    Premise(F356)
	S462= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F357)
	S463= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F358)
	S464= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F359)
	S465= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F360)
	S466= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F361)
	S467= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F362)
	S468= FU.Bub_IF=>CU_IF.Bub                                  Premise(F363)
	S469= FU.Halt_IF=>CU_IF.Halt                                Premise(F364)
	S470= ICache.Hit=>CU_IF.ICacheHit                           Premise(F365)
	S471= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F366)
	S472= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F367)
	S473= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F368)
	S474= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F369)
	S475= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F370)
	S476= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F371)
	S477= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F372)
	S478= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F373)
	S479= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F374)
	S480= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F375)
	S481= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F376)
	S482= ICache.Hit=>FU.ICacheHit                              Premise(F377)
	S483= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F378)
	S484= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F379)
	S485= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F380)
	S486= IR_MEM.Out=>FU.IR_MEM                                 Premise(F381)
	S487= IR_WB.Out=>FU.IR_WB                                   Premise(F382)
	S488= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F383)
	S489= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F384)
	S490= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F385)
	S491= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F386)
	S492= ALUOut_MEM.Out=>FU.InMEM                              Premise(F387)
	S493= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F388)
	S494= ALUOut_WB.Out=>FU.InWB                                Premise(F389)
	S495= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F390)
	S496= ALUOut_WB.Out=>GPR.WData                              Premise(F391)
	S497= IR_WB.Out15_11=>GPR.WReg                              Premise(F392)
	S498= IMMU.Addr=>IAddrReg.In                                Premise(F393)
	S499= PC.Out=>ICache.IEA                                    Premise(F394)
	S500= ICache.IEA=addr+4                                     Path(S453,S499)
	S501= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S500)
	S502= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S501,S470)
	S503= FU.ICacheHit=ICacheHit(addr+4)                        Path(S501,S482)
	S504= PC.Out=>ICache.IEA                                    Premise(F395)
	S505= IMem.MEM8WordOut=>ICache.WData                        Premise(F396)
	S506= ICache.Out=>ICacheReg.In                              Premise(F397)
	S507= PC.Out=>IMMU.IEA                                      Premise(F398)
	S508= IMMU.IEA=addr+4                                       Path(S453,S507)
	S509= CP0.ASID=>IMMU.PID                                    Premise(F399)
	S510= IMMU.PID=pid                                          Path(S454,S509)
	S511= IMMU.Addr={pid,addr+4}                                IMMU-Search(S510,S508)
	S512= IAddrReg.In={pid,addr+4}                              Path(S511,S498)
	S513= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S510,S508)
	S514= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S513,S471)
	S515= IAddrReg.Out=>IMem.RAddr                              Premise(F400)
	S516= IMem.RAddr={pid,addr}                                 Path(S448,S515)
	S517= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S516,S433)
	S518= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S516,S433)
	S519= ICache.WData=IMemGet8Word({pid,addr})                 Path(S518,S505)
	S520= ICacheReg.Out=>IRMux.CacheData                        Premise(F401)
	S521= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F402)
	S522= IMem.Out=>IRMux.MemData                               Premise(F403)
	S523= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S517,S522)
	S524= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S523)
	S525= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F404)
	S526= IR_MEM.Out=>IR_DMMU1.In                               Premise(F405)
	S527= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F406)
	S528= ICache.Out=>IR_ID.In                                  Premise(F407)
	S529= IRMux.Out=>IR_ID.In                                   Premise(F408)
	S530= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S524,S529)
	S531= ICache.Out=>IR_IMMU.In                                Premise(F409)
	S532= IR_DMMU2.Out=>IR_WB.In                                Premise(F410)
	S533= IR_MEM.Out=>IR_WB.In                                  Premise(F411)
	S534= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F412)
	S535= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F413)
	S536= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F414)
	S537= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F415)
	S538= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F416)
	S539= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F417)
	S540= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F418)
	S541= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F419)
	S542= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F420)
	S543= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F421)
	S544= IR_EX.Out31_26=>CU_EX.Op                              Premise(F422)
	S545= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F423)
	S546= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F424)
	S547= CU_ID.IRFunc1=rT                                      Path(S444,S546)
	S548= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F425)
	S549= CU_ID.IRFunc2=rS                                      Path(S443,S548)
	S550= IR_ID.Out31_26=>CU_ID.Op                              Premise(F426)
	S551= CU_ID.Op=0                                            Path(S442,S550)
	S552= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F427)
	S553= CU_ID.IRFunc=37                                       Path(S447,S552)
	S554= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F428)
	S555= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F429)
	S556= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F430)
	S557= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F431)
	S558= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F432)
	S559= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F433)
	S560= IR_WB.Out31_26=>CU_WB.Op                              Premise(F434)
	S561= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F435)
	S562= CtrlA_EX=0                                            Premise(F436)
	S563= CtrlB_EX=0                                            Premise(F437)
	S564= CtrlALUOut_MEM=1                                      Premise(F438)
	S565= CtrlALUOut_DMMU1=0                                    Premise(F439)
	S566= CtrlALUOut_DMMU2=0                                    Premise(F440)
	S567= CtrlALUOut_WB=0                                       Premise(F441)
	S568= CtrlA_MEM=0                                           Premise(F442)
	S569= CtrlA_WB=0                                            Premise(F443)
	S570= CtrlB_MEM=0                                           Premise(F444)
	S571= CtrlB_WB=0                                            Premise(F445)
	S572= CtrlICache=0                                          Premise(F446)
	S573= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S413,S572)
	S574= CtrlIMMU=0                                            Premise(F447)
	S575= CtrlIR_DMMU1=0                                        Premise(F448)
	S576= CtrlIR_DMMU2=0                                        Premise(F449)
	S577= CtrlIR_EX=0                                           Premise(F450)
	S578= CtrlIR_ID=0                                           Premise(F451)
	S579= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S419,S578)
	S580= CtrlIR_IMMU=0                                         Premise(F452)
	S581= CtrlIR_MEM=1                                          Premise(F453)
	S582= CtrlIR_WB=0                                           Premise(F454)
	S583= CtrlGPR=0                                             Premise(F455)
	S584= GPR[rS]=a                                             GPR-Hold(S424,S583)
	S585= GPR[rT]=b                                             GPR-Hold(S425,S583)
	S586= CtrlIAddrReg=0                                        Premise(F456)
	S587= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S427,S586)
	S588= CtrlPC=0                                              Premise(F457)
	S589= CtrlPCInc=0                                           Premise(F458)
	S590= PC[CIA]=addr                                          PC-Hold(S430,S589)
	S591= PC[Out]=addr+4                                        PC-Hold(S431,S588,S589)
	S592= CtrlIMem=0                                            Premise(F459)
	S593= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S433,S592)
	S594= CtrlICacheReg=0                                       Premise(F460)
	S595= CtrlASIDIn=0                                          Premise(F461)
	S596= CtrlCP0=0                                             Premise(F462)
	S597= CP0[ASID]=pid                                         CP0-Hold(S437,S596)
	S598= CtrlEPCIn=0                                           Premise(F463)
	S599= CtrlExCodeIn=0                                        Premise(F464)
	S600= CtrlIRMux=0                                           Premise(F465)

MEM	S601= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S579)
	S602= IR_ID.Out31_26=0                                      IR-Out(S579)
	S603= IR_ID.Out25_21=rS                                     IR-Out(S579)
	S604= IR_ID.Out20_16=rT                                     IR-Out(S579)
	S605= IR_ID.Out15_11=rD                                     IR-Out(S579)
	S606= IR_ID.Out10_6=0                                       IR-Out(S579)
	S607= IR_ID.Out5_0=37                                       IR-Out(S579)
	S608= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S587)
	S609= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S587)
	S610= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S587)
	S611= PC.CIA=addr                                           PC-Out(S590)
	S612= PC.CIA31_28=addr[31:28]                               PC-Out(S590)
	S613= PC.Out=addr+4                                         PC-Out(S591)
	S614= CP0.ASID=pid                                          CP0-Read-ASID(S597)
	S615= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F466)
	S616= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F467)
	S617= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F468)
	S618= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F469)
	S619= A_MEM.Out=>A_WB.In                                    Premise(F470)
	S620= B_MEM.Out=>B_WB.In                                    Premise(F471)
	S621= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F472)
	S622= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F473)
	S623= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F474)
	S624= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F475)
	S625= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F476)
	S626= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F477)
	S627= FU.Bub_IF=>CU_IF.Bub                                  Premise(F478)
	S628= FU.Halt_IF=>CU_IF.Halt                                Premise(F479)
	S629= ICache.Hit=>CU_IF.ICacheHit                           Premise(F480)
	S630= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F481)
	S631= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F482)
	S632= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F483)
	S633= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F484)
	S634= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F485)
	S635= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F486)
	S636= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F487)
	S637= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F488)
	S638= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F489)
	S639= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F490)
	S640= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F491)
	S641= ICache.Hit=>FU.ICacheHit                              Premise(F492)
	S642= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F493)
	S643= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F494)
	S644= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F495)
	S645= IR_MEM.Out=>FU.IR_MEM                                 Premise(F496)
	S646= IR_WB.Out=>FU.IR_WB                                   Premise(F497)
	S647= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F498)
	S648= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F499)
	S649= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F500)
	S650= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F501)
	S651= ALUOut_MEM.Out=>FU.InMEM                              Premise(F502)
	S652= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F503)
	S653= ALUOut_WB.Out=>FU.InWB                                Premise(F504)
	S654= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F505)
	S655= ALUOut_WB.Out=>GPR.WData                              Premise(F506)
	S656= IR_WB.Out15_11=>GPR.WReg                              Premise(F507)
	S657= IMMU.Addr=>IAddrReg.In                                Premise(F508)
	S658= PC.Out=>ICache.IEA                                    Premise(F509)
	S659= ICache.IEA=addr+4                                     Path(S613,S658)
	S660= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S659)
	S661= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S660,S629)
	S662= FU.ICacheHit=ICacheHit(addr+4)                        Path(S660,S641)
	S663= PC.Out=>ICache.IEA                                    Premise(F510)
	S664= IMem.MEM8WordOut=>ICache.WData                        Premise(F511)
	S665= ICache.Out=>ICacheReg.In                              Premise(F512)
	S666= PC.Out=>IMMU.IEA                                      Premise(F513)
	S667= IMMU.IEA=addr+4                                       Path(S613,S666)
	S668= CP0.ASID=>IMMU.PID                                    Premise(F514)
	S669= IMMU.PID=pid                                          Path(S614,S668)
	S670= IMMU.Addr={pid,addr+4}                                IMMU-Search(S669,S667)
	S671= IAddrReg.In={pid,addr+4}                              Path(S670,S657)
	S672= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S669,S667)
	S673= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S672,S630)
	S674= IAddrReg.Out=>IMem.RAddr                              Premise(F515)
	S675= IMem.RAddr={pid,addr}                                 Path(S608,S674)
	S676= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S675,S593)
	S677= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S675,S593)
	S678= ICache.WData=IMemGet8Word({pid,addr})                 Path(S677,S664)
	S679= ICacheReg.Out=>IRMux.CacheData                        Premise(F516)
	S680= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F517)
	S681= IMem.Out=>IRMux.MemData                               Premise(F518)
	S682= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S676,S681)
	S683= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S682)
	S684= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F519)
	S685= IR_MEM.Out=>IR_DMMU1.In                               Premise(F520)
	S686= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F521)
	S687= ICache.Out=>IR_ID.In                                  Premise(F522)
	S688= IRMux.Out=>IR_ID.In                                   Premise(F523)
	S689= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S683,S688)
	S690= ICache.Out=>IR_IMMU.In                                Premise(F524)
	S691= IR_DMMU2.Out=>IR_WB.In                                Premise(F525)
	S692= IR_MEM.Out=>IR_WB.In                                  Premise(F526)
	S693= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F527)
	S694= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F528)
	S695= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F529)
	S696= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F530)
	S697= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F531)
	S698= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F532)
	S699= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F533)
	S700= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F534)
	S701= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F535)
	S702= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F536)
	S703= IR_EX.Out31_26=>CU_EX.Op                              Premise(F537)
	S704= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F538)
	S705= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F539)
	S706= CU_ID.IRFunc1=rT                                      Path(S604,S705)
	S707= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F540)
	S708= CU_ID.IRFunc2=rS                                      Path(S603,S707)
	S709= IR_ID.Out31_26=>CU_ID.Op                              Premise(F541)
	S710= CU_ID.Op=0                                            Path(S602,S709)
	S711= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F542)
	S712= CU_ID.IRFunc=37                                       Path(S607,S711)
	S713= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F543)
	S714= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F544)
	S715= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F545)
	S716= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F546)
	S717= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F547)
	S718= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F548)
	S719= IR_WB.Out31_26=>CU_WB.Op                              Premise(F549)
	S720= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F550)
	S721= CtrlA_EX=0                                            Premise(F551)
	S722= CtrlB_EX=0                                            Premise(F552)
	S723= CtrlALUOut_MEM=0                                      Premise(F553)
	S724= CtrlALUOut_DMMU1=1                                    Premise(F554)
	S725= CtrlALUOut_DMMU2=0                                    Premise(F555)
	S726= CtrlALUOut_WB=1                                       Premise(F556)
	S727= CtrlA_MEM=0                                           Premise(F557)
	S728= CtrlA_WB=1                                            Premise(F558)
	S729= CtrlB_MEM=0                                           Premise(F559)
	S730= CtrlB_WB=1                                            Premise(F560)
	S731= CtrlICache=0                                          Premise(F561)
	S732= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S573,S731)
	S733= CtrlIMMU=0                                            Premise(F562)
	S734= CtrlIR_DMMU1=1                                        Premise(F563)
	S735= CtrlIR_DMMU2=0                                        Premise(F564)
	S736= CtrlIR_EX=0                                           Premise(F565)
	S737= CtrlIR_ID=0                                           Premise(F566)
	S738= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S579,S737)
	S739= CtrlIR_IMMU=0                                         Premise(F567)
	S740= CtrlIR_MEM=0                                          Premise(F568)
	S741= CtrlIR_WB=1                                           Premise(F569)
	S742= CtrlGPR=0                                             Premise(F570)
	S743= GPR[rS]=a                                             GPR-Hold(S584,S742)
	S744= GPR[rT]=b                                             GPR-Hold(S585,S742)
	S745= CtrlIAddrReg=0                                        Premise(F571)
	S746= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S587,S745)
	S747= CtrlPC=0                                              Premise(F572)
	S748= CtrlPCInc=0                                           Premise(F573)
	S749= PC[CIA]=addr                                          PC-Hold(S590,S748)
	S750= PC[Out]=addr+4                                        PC-Hold(S591,S747,S748)
	S751= CtrlIMem=0                                            Premise(F574)
	S752= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S593,S751)
	S753= CtrlICacheReg=0                                       Premise(F575)
	S754= CtrlASIDIn=0                                          Premise(F576)
	S755= CtrlCP0=0                                             Premise(F577)
	S756= CP0[ASID]=pid                                         CP0-Hold(S597,S755)
	S757= CtrlEPCIn=0                                           Premise(F578)
	S758= CtrlExCodeIn=0                                        Premise(F579)
	S759= CtrlIRMux=0                                           Premise(F580)

WB	S760= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S738)
	S761= IR_ID.Out31_26=0                                      IR-Out(S738)
	S762= IR_ID.Out25_21=rS                                     IR-Out(S738)
	S763= IR_ID.Out20_16=rT                                     IR-Out(S738)
	S764= IR_ID.Out15_11=rD                                     IR-Out(S738)
	S765= IR_ID.Out10_6=0                                       IR-Out(S738)
	S766= IR_ID.Out5_0=37                                       IR-Out(S738)
	S767= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S746)
	S768= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S746)
	S769= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S746)
	S770= PC.CIA=addr                                           PC-Out(S749)
	S771= PC.CIA31_28=addr[31:28]                               PC-Out(S749)
	S772= PC.Out=addr+4                                         PC-Out(S750)
	S773= CP0.ASID=pid                                          CP0-Read-ASID(S756)
	S774= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F811)
	S775= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F812)
	S776= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F813)
	S777= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F814)
	S778= A_MEM.Out=>A_WB.In                                    Premise(F815)
	S779= B_MEM.Out=>B_WB.In                                    Premise(F816)
	S780= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F817)
	S781= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F818)
	S782= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F819)
	S783= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F820)
	S784= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F821)
	S785= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F822)
	S786= FU.Bub_IF=>CU_IF.Bub                                  Premise(F823)
	S787= FU.Halt_IF=>CU_IF.Halt                                Premise(F824)
	S788= ICache.Hit=>CU_IF.ICacheHit                           Premise(F825)
	S789= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F826)
	S790= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F827)
	S791= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F828)
	S792= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F829)
	S793= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F830)
	S794= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F831)
	S795= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F832)
	S796= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F833)
	S797= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F834)
	S798= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F835)
	S799= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F836)
	S800= ICache.Hit=>FU.ICacheHit                              Premise(F837)
	S801= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F838)
	S802= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F839)
	S803= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F840)
	S804= IR_MEM.Out=>FU.IR_MEM                                 Premise(F841)
	S805= IR_WB.Out=>FU.IR_WB                                   Premise(F842)
	S806= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F843)
	S807= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F844)
	S808= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F845)
	S809= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F846)
	S810= ALUOut_MEM.Out=>FU.InMEM                              Premise(F847)
	S811= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F848)
	S812= ALUOut_WB.Out=>FU.InWB                                Premise(F849)
	S813= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F850)
	S814= ALUOut_WB.Out=>GPR.WData                              Premise(F851)
	S815= IR_WB.Out15_11=>GPR.WReg                              Premise(F852)
	S816= IMMU.Addr=>IAddrReg.In                                Premise(F853)
	S817= PC.Out=>ICache.IEA                                    Premise(F854)
	S818= ICache.IEA=addr+4                                     Path(S772,S817)
	S819= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S818)
	S820= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S819,S788)
	S821= FU.ICacheHit=ICacheHit(addr+4)                        Path(S819,S800)
	S822= PC.Out=>ICache.IEA                                    Premise(F855)
	S823= IMem.MEM8WordOut=>ICache.WData                        Premise(F856)
	S824= ICache.Out=>ICacheReg.In                              Premise(F857)
	S825= PC.Out=>IMMU.IEA                                      Premise(F858)
	S826= IMMU.IEA=addr+4                                       Path(S772,S825)
	S827= CP0.ASID=>IMMU.PID                                    Premise(F859)
	S828= IMMU.PID=pid                                          Path(S773,S827)
	S829= IMMU.Addr={pid,addr+4}                                IMMU-Search(S828,S826)
	S830= IAddrReg.In={pid,addr+4}                              Path(S829,S816)
	S831= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S828,S826)
	S832= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S831,S789)
	S833= IAddrReg.Out=>IMem.RAddr                              Premise(F860)
	S834= IMem.RAddr={pid,addr}                                 Path(S767,S833)
	S835= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S834,S752)
	S836= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S834,S752)
	S837= ICache.WData=IMemGet8Word({pid,addr})                 Path(S836,S823)
	S838= ICacheReg.Out=>IRMux.CacheData                        Premise(F861)
	S839= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F862)
	S840= IMem.Out=>IRMux.MemData                               Premise(F863)
	S841= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S835,S840)
	S842= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S841)
	S843= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F864)
	S844= IR_MEM.Out=>IR_DMMU1.In                               Premise(F865)
	S845= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F866)
	S846= ICache.Out=>IR_ID.In                                  Premise(F867)
	S847= IRMux.Out=>IR_ID.In                                   Premise(F868)
	S848= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S842,S847)
	S849= ICache.Out=>IR_IMMU.In                                Premise(F869)
	S850= IR_DMMU2.Out=>IR_WB.In                                Premise(F870)
	S851= IR_MEM.Out=>IR_WB.In                                  Premise(F871)
	S852= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F872)
	S853= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F873)
	S854= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F874)
	S855= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F875)
	S856= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F876)
	S857= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F877)
	S858= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F878)
	S859= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F879)
	S860= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F880)
	S861= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F881)
	S862= IR_EX.Out31_26=>CU_EX.Op                              Premise(F882)
	S863= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F883)
	S864= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F884)
	S865= CU_ID.IRFunc1=rT                                      Path(S763,S864)
	S866= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F885)
	S867= CU_ID.IRFunc2=rS                                      Path(S762,S866)
	S868= IR_ID.Out31_26=>CU_ID.Op                              Premise(F886)
	S869= CU_ID.Op=0                                            Path(S761,S868)
	S870= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F887)
	S871= CU_ID.IRFunc=37                                       Path(S766,S870)
	S872= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F888)
	S873= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F889)
	S874= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F890)
	S875= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F891)
	S876= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F892)
	S877= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F893)
	S878= IR_WB.Out31_26=>CU_WB.Op                              Premise(F894)
	S879= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F895)
	S880= CtrlA_EX=0                                            Premise(F896)
	S881= CtrlB_EX=0                                            Premise(F897)
	S882= CtrlALUOut_MEM=0                                      Premise(F898)
	S883= CtrlALUOut_DMMU1=0                                    Premise(F899)
	S884= CtrlALUOut_DMMU2=0                                    Premise(F900)
	S885= CtrlALUOut_WB=0                                       Premise(F901)
	S886= CtrlA_MEM=0                                           Premise(F902)
	S887= CtrlA_WB=0                                            Premise(F903)
	S888= CtrlB_MEM=0                                           Premise(F904)
	S889= CtrlB_WB=0                                            Premise(F905)
	S890= CtrlICache=0                                          Premise(F906)
	S891= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S732,S890)
	S892= CtrlIMMU=0                                            Premise(F907)
	S893= CtrlIR_DMMU1=0                                        Premise(F908)
	S894= CtrlIR_DMMU2=0                                        Premise(F909)
	S895= CtrlIR_EX=0                                           Premise(F910)
	S896= CtrlIR_ID=0                                           Premise(F911)
	S897= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S738,S896)
	S898= CtrlIR_IMMU=0                                         Premise(F912)
	S899= CtrlIR_MEM=0                                          Premise(F913)
	S900= CtrlIR_WB=0                                           Premise(F914)
	S901= CtrlGPR=1                                             Premise(F915)
	S902= CtrlIAddrReg=0                                        Premise(F916)
	S903= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S746,S902)
	S904= CtrlPC=0                                              Premise(F917)
	S905= CtrlPCInc=0                                           Premise(F918)
	S906= PC[CIA]=addr                                          PC-Hold(S749,S905)
	S907= PC[Out]=addr+4                                        PC-Hold(S750,S904,S905)
	S908= CtrlIMem=0                                            Premise(F919)
	S909= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S752,S908)
	S910= CtrlICacheReg=0                                       Premise(F920)
	S911= CtrlASIDIn=0                                          Premise(F921)
	S912= CtrlCP0=0                                             Premise(F922)
	S913= CP0[ASID]=pid                                         CP0-Hold(S756,S912)
	S914= CtrlEPCIn=0                                           Premise(F923)
	S915= CtrlExCodeIn=0                                        Premise(F924)
	S916= CtrlIRMux=0                                           Premise(F925)

POST	S891= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S732,S890)
	S897= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S738,S896)
	S903= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S746,S902)
	S906= PC[CIA]=addr                                          PC-Hold(S749,S905)
	S907= PC[Out]=addr+4                                        PC-Hold(S750,S904,S905)
	S909= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S752,S908)
	S913= CP0[ASID]=pid                                         CP0-Hold(S756,S912)

