Timing Report Max Delay Analysis

SmartTime Version v12.1
Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)
Date: Wed Aug 28 23:59:34 2019


Design: creative
Family: IGLOO2
Die: M2GL025
Package: 256 VF
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               FCCC_C0_0/FCCC_C0_0/GL0
Period (ns):                9.179
Frequency (MHz):            108.944
Required Period (ns):       13.889
Required Frequency (MHz):   71.999
External Setup (ns):        -1.280
Max Clock-To-Out (ns):      12.394

Clock Domain:               osc_in
Period (ns):                1.640
Frequency (MHz):            609.756
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain FCCC_C0_0/FCCC_C0_0/GL0

SET Register to Register

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[4]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC[11]:D
  Delay (ns):              8.845
  Slack (ns):              4.710
  Arrival (ns):           13.297
  Required (ns):          18.007
  Setup (ns):              0.298
  Minimum Period (ns):     9.179

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[4]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC[17]:D
  Delay (ns):              8.812
  Slack (ns):              4.742
  Arrival (ns):           13.264
  Required (ns):          18.006
  Setup (ns):              0.298
  Minimum Period (ns):     9.147

Path 3
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[4]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC[22]:D
  Delay (ns):              8.712
  Slack (ns):              4.840
  Arrival (ns):           13.164
  Required (ns):          18.004
  Setup (ns):              0.298
  Minimum Period (ns):     9.049

Path 4
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[4]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC[23]:D
  Delay (ns):              8.710
  Slack (ns):              4.853
  Arrival (ns):           13.162
  Required (ns):          18.015
  Setup (ns):              0.298
  Minimum Period (ns):     9.036

Path 5
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[4]:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC[14]:D
  Delay (ns):              8.690
  Slack (ns):              4.865
  Arrival (ns):           13.142
  Required (ns):          18.007
  Setup (ns):              0.298
  Minimum Period (ns):     9.024


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[4]:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC[11]:D
  data required time                                 18.007
  data arrival time                          -       13.297
  slack                                               4.710
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.521          Clock generation
  2.521                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.826                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.035                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.449          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.484                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB32:An (f)
               +     0.372          cell: ADLIB:RGB
  3.856                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB32:YR (r)
               +     0.596          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB32_rgbr_net_1
  4.452                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[4]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.560                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.Y_fast[4]:Q (r)
               +     1.687          net: Rattlesnake_0/exe_data_to_store_fast[4]
  6.247                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_4:A (r)
               +     0.158          cell: ADLIB:ARI1_CC
  6.405                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_4:P (f)
               +     0.000          net: NET_CC_CONFIG1178
  6.405                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_1:P[0] (f)
               +     0.674          cell: ADLIB:CC_CONFIG
  7.079                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_1:CO (r)
               +     0.000          net: CI_TO_CO1164
  7.079                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_2:CI (r)
               +     0.219          cell: ADLIB:CC_CONFIG
  7.298                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_2:CO (r)
               +     0.000          net: CI_TO_CO1165
  7.298                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_3:CI (r)
               +     0.261          cell: ADLIB:CC_CONFIG
  7.559                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_0_CC_3:CC[4] (r)
               +     0.000          net: NET_CC_CONFIG1264
  7.559                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_31_FCINST1:CC (r)
               +     0.078          cell: ADLIB:FCEND_BUFF_CC
  7.637                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.alu_proc.un12_ALU_out_cry_31_FCINST1:CO (r)
               +     0.984          net: Rattlesnake_0/un12_ALU_out
  8.621                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active_1_0:D (r)
               +     0.186          cell: ADLIB:CFG4
  8.807                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active_1_0:Y (r)
               +     0.107          net: Rattlesnake_0/branch_active_1_0_Z
  8.914                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active:D (r)
               +     0.088          cell: ADLIB:CFG4
  9.002                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_execution_unit_i.branch_active:Y (r)
               +     0.119          net: Rattlesnake_0/exe_branch_active
  9.121                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.state_machine_comb.un1_jal_active_1:D (r)
               +     0.088          cell: ADLIB:CFG4
  9.209                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.state_machine_comb.un1_jal_active_1:Y (r)
               +     0.540          net: Rattlesnake_0/un1_jal_active_1_Z
  9.749                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_5_a0:B (r)
               +     0.088          cell: ADLIB:CFG3
  9.837                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_5_a0:Y (r)
               +     0.940          net: Rattlesnake_0/N_74_mux
  10.777                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.exception_PC22_2_1_RNIRONA3:B (r)
               +     0.088          cell: ADLIB:CFG4
  10.865                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.exception_PC22_2_1_RNIRONA3:Y (r)
               +     0.133          net: Rattlesnake_0/un1_N_6_mux_i
  10.998                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_1_s_RNIJD3R5:C (r)
               +     0.088          cell: ADLIB:CFG4
  11.086                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_1_s_RNIJD3R5:Y (r)
               +     0.435          net: Rattlesnake_0/un1_exception_PC22_2_i
  11.521                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_1_s_RNIE6R59_0:A (r)
               +     0.118          cell: ADLIB:CFG2
  11.639                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.un1_exception_alignment_1_s_RNIE6R59_0:Y (f)
               +     1.309          net: Rattlesnake_0/N_523
  12.948                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.exception_PC_10_iv_0[11]:D (f)
               +     0.261          cell: ADLIB:CFG4
  13.209                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.fetch_proc.exception_PC_10_iv_0[11]:Y (r)
               +     0.088          net: Rattlesnake_0/exception_PC_10[11]
  13.297                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC[11]:D (r)
                                    
  13.297                       data arrival time
  ________________________________________________________
  Data required time calculation
  13.889                       FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  13.889                       FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.521          Clock generation
  16.410                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  16.715                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  16.924                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.439          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  17.363                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB24:An (f)
               +     0.372          cell: ADLIB:RGB
  17.735                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB24:YR (r)
               +     0.570          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB24_rgbr_net_1
  18.305                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC[11]:CLK (r)
               -     0.298          Library setup time: ADLIB:SLE
  18.007                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.exception_PC[11]:D
                                    
  18.007                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: RXD
  To:   Rattlesnake_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D
  Delay (ns):              2.694
  Arrival (ns):            2.694
  Setup (ns):              0.298
  External Setup (ns):    -1.280


Expanded Path 1
  From: RXD
  To: Rattlesnake_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D
  data required time                                    N/C
  data arrival time                          -        2.694
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RXD (r)
               +     0.000          net: RXD
  0.000                        RXD_ibuf/U0/U_IOPAD:PAD (r)
               +     1.304          cell: ADLIB:IOPAD_IN
  1.304                        RXD_ibuf/U0/U_IOPAD:Y (r)
               +    -0.017          net: RXD_ibuf/U0/YIN1
  1.287                        RXD_ibuf/U0/U_IOINFF:A (r)
               +     0.077          cell: ADLIB:IOINFF_BYPASS
  1.364                        RXD_ibuf/U0/U_IOINFF:Y (r)
               +     1.330          net: RXD_c
  2.694                        Rattlesnake_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D (r)
                                    
  2.694                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.446          Clock generation
  N/C                          
               +     0.296          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.203          cell: ADLIB:GBM
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.409          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB4:An (f)
               +     0.361          cell: ADLIB:RGB
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB4:YL (r)
               +     0.557          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB4_rgbl_net_1
  N/C                          Rattlesnake_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:CLK (r)
               -     0.298          Library setup time: ADLIB:SLE
  N/C                          Rattlesnake_0/ocd_i.debug_UART_i.UART_i.rxd_sr[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_GREEN
  Delay (ns):              7.947
  Arrival (ns):           12.394
  Clock to Out (ns):      12.394

Path 2
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To:   LED_RED
  Delay (ns):              7.319
  Arrival (ns):           11.766
  Clock to Out (ns):      11.766

Path 3
  From: Rattlesnake_0/TXD_Z:CLK
  To:   TXD
  Delay (ns):              5.090
  Arrival (ns):            9.518
  Clock to Out (ns):       9.518


Expanded Path 1
  From: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK
  To: LED_GREEN
  data required time                                    N/C
  data arrival time                          -       12.394
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.521          Clock generation
  2.521                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.826                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.035                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.439          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.474                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB28:An (f)
               +     0.372          cell: ADLIB:RGB
  3.846                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB28:YR (r)
               +     0.601          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB28_rgbr_net_1
  4.447                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:CLK (r)
               +     0.102          cell: ADLIB:SLE
  4.549                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state[1]:Q (r)
               +     3.033          net: LED_RED_c
  7.582                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:A (r)
               +     0.157          cell: ADLIB:CFG1
  7.739                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.PulseRain_Rattlesnake_core_i.Rattlesnake_controller_i.current_state_RNIR03[1]:Y (f)
               +     1.072          net: LED_GREEN_c
  8.811                        LED_GREEN_obuf/U0/U_IOOUTFF:A (f)
               +     0.388          cell: ADLIB:IOOUTFF_BYPASS
  9.199                        LED_GREEN_obuf/U0/U_IOOUTFF:Y (f)
               +     0.367          net: LED_GREEN_obuf/U0/DOUT
  9.566                        LED_GREEN_obuf/U0/U_IOPAD:D (f)
               +     2.828          cell: ADLIB:IOPAD_TRI
  12.394                       LED_GREEN_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: LED_GREEN
  12.394                       LED_GREEN (f)
                                    
  12.394                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.521          Clock generation
  N/C                          
                                    
  N/C                          LED_GREEN (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.gen_peripheral[0].peripherals_i.exe_proetect_start_addr[0]:ALn
  Delay (ns):              3.544
  Slack (ns):              9.955
  Arrival (ns):            7.947
  Required (ns):          17.902
  Recovery (ns):           0.415
  Minimum Period (ns):     3.934
  Skew (ns):              -0.025

Path 2
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.gen_peripheral[0].peripherals_i.exe_proetect_start_addr[10]:ALn
  Delay (ns):              3.544
  Slack (ns):              9.955
  Arrival (ns):            7.947
  Required (ns):          17.902
  Recovery (ns):           0.415
  Minimum Period (ns):     3.934
  Skew (ns):              -0.025

Path 3
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.gen_peripheral[0].peripherals_i.exe_proetect_start_addr[2]:ALn
  Delay (ns):              3.544
  Slack (ns):              9.955
  Arrival (ns):            7.947
  Required (ns):          17.902
  Recovery (ns):           0.415
  Minimum Period (ns):     3.934
  Skew (ns):              -0.025

Path 4
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.gen_peripheral[0].peripherals_i.exe_proetect_start_addr[4]:ALn
  Delay (ns):              3.544
  Slack (ns):              9.955
  Arrival (ns):            7.947
  Required (ns):          17.902
  Recovery (ns):           0.415
  Minimum Period (ns):     3.934
  Skew (ns):              -0.025

Path 5
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To:   Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.gen_peripheral[0].peripherals_i.exe_proetect_start_addr[6]:ALn
  Delay (ns):              3.544
  Slack (ns):              9.955
  Arrival (ns):            7.947
  Required (ns):          17.902
  Recovery (ns):           0.415
  Minimum Period (ns):     3.934
  Skew (ns):              -0.025


Expanded Path 1
  From: Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK
  To: Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.gen_peripheral[0].peripherals_i.exe_proetect_start_addr[0]:ALn
  data required time                                 17.902
  data arrival time                          -        7.947
  slack                                               9.955
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.521          Clock generation
  2.521                        
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  2.826                        FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  3.035                        FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.423          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  3.458                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB7:An (f)
               +     0.372          cell: ADLIB:RGB
  3.830                        FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB7:YR (r)
               +     0.573          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1
  4.403                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:CLK (r)
               +     0.127          cell: ADLIB:SLE
  4.530                        Rattlesnake_0/ocd_i.debug_coprocessor_i.cpu_reset:Q (f)
               +     0.382          net: Rattlesnake_0/cpu_reset
  4.912                        Rattlesnake_0/un1_reset_n_i:A (f)
               +     0.117          cell: ADLIB:CFG2
  5.029                        Rattlesnake_0/un1_reset_n_i:Y (r)
               +     1.033          net: Rattlesnake_0/N_4650
  6.062                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:An (f)
               +     0.440          cell: ADLIB:GBM
  6.502                        Rattlesnake_0/un1_reset_n_i_RNIB6E5:YWn (f)
               +     0.442          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_YWn
  6.944                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB3:An (f)
               +     0.372          cell: ADLIB:RGB
  7.316                        Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB3:YR (r)
               +     0.631          net: Rattlesnake_0/un1_reset_n_i_RNIB6E5/U0_RGB1_RGB3_rgbr_net_1
  7.947                        Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.gen_peripheral[0].peripherals_i.exe_proetect_start_addr[0]:ALn (r)
                                    
  7.947                        data arrival time
  ________________________________________________________
  Data required time calculation
  13.889                       FCCC_C0_0/FCCC_C0_0/GL0
               +     0.000          Clock source
  13.889                       FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.521          Clock generation
  16.410                       
               +     0.305          net: FCCC_C0_0/FCCC_C0_0/GL0_net
  16.715                       FCCC_C0_0/FCCC_C0_0/GL0_INST:An (r)
               +     0.209          cell: ADLIB:GBM
  16.924                       FCCC_C0_0/FCCC_C0_0/GL0_INST:YWn (f)
               +     0.441          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_YWn
  17.365                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB10:An (f)
               +     0.372          cell: ADLIB:RGB
  17.737                       FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB10:YR (r)
               +     0.580          net: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1_RGB10_rgbr_net_1
  18.317                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.gen_peripheral[0].peripherals_i.exe_proetect_start_addr[0]:CLK (r)
               -     0.415          Library recovery time: ADLIB:SLE
  17.902                       Rattlesnake_0/PulseRain_Rattlesnake_MCU_i.gen_peripheral[0].peripherals_i.exe_proetect_start_addr[0]:ALn
                                    
  17.902                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain osc_in

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_C0_0/FCCC_C0_0/CLK0_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

