Command: vcs -full64 -R -f vcs.f -f sim.f -l sim.log
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Thu Mar 28 20:34:56 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'file.v'
Parsing included file '../tb/tb_top.sv'.
Back to file 'file.v'.
Parsing included file '../rtl/dut_include.v'.
Parsing included file '../rtl/alu.v'.
Back to file '../rtl/dut_include.v'.
Back to file 'file.v'.
Top Level Modules:
       tb_top
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module tb_top
make: Warning: File 'filelist.hsopt.llvm2_0.objs' has modification time 0.34 s in \
the future
make[1]: Warning: File 'filelist.hsopt.llvm2_0.objs' has modification time 0.32 s \
in the future
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
make[1]: Warning: File 'filelist.hsopt.llvm2_0.objs' has modification time 0.28 s \
in the future
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib \
-Wl,-rpath-link=./   objs/amcQw_d.o  _16257_archive_1.so  SIM_l.o       rmapats_mop.o \
rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim \
-lerrorinf -lsnpsmalloc -lvfs /usr/cadtool/cad/synopsys/verdi/cur/share/PLI/VCS/linux64/pli.a \
-lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive       _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
Command: /home/m112/m112061622/secureic/lab01/sim/./simv -a sim.log +FSDB
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Mar 28 20:34 2024
*Verdi* Loading libsscore_vcs202206.so
*Verdi* WARNING: No '-debug_access' in VCS compile options
FSDB Dumper for VCS, Release Verdi_T-2022.06, Linux x86_64/64bit, 05/29/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'wave.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
              op_in  a_in  result_out  ovflow_out  b_in
test00 pass   0000  00010111  00101110  0  00000000
test00 pass   0001  00010111  00001011  0  00000000
test00 pass   0010  00010111  00101110  0  00000000
test00 pass   0100  00010111  00101110  0  00000000
test00 pass   0101  00010111  10001011  0  00000000
test00 pass   0011  10010111  11001011  0  00000000
test00 pass   0110  00010111  00000010  0  10101010
test00 pass   0111  00010111  10111111  0  10101010
test00 pass   1000  00010111  10111101  0  10101010
test00 pass   1001  00010111  11111101  0  10101010
test00 pass   1010  00010111  01000000  0  10101010
test00 pass   1011  00010111  01000010  0  10101010
test00 pass   1100  11111111  00000000  0  10101010
test00 pass   1100  01111111  10000000  1  10101010
test00 pass   1101  00000000  11111111  0  10101010
test00 pass   1101  10000000  01111111  1  10101010
test00 pass   1110  11111001  00000000  0  00000111
test00 pass   1110  01111111  10000000  1  00000001
test00 pass   1111  11111001  11110010  0  00000111
******************
simulation timeout
******************
$finish called from file "../tb/tb_top.sv", line 29.
$finish at simulation time              1000000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1000000 ps
CPU Time:      0.390 seconds;       Data structure size:   0.0Mb
Thu Mar 28 20:35:00 2024
CPU time: .390 seconds to compile + .274 seconds to elab + .465 seconds to link + .441 seconds in simulation
