<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<part_info part_name="xcvu37p-fsvh2892-2L-e-es1">
  <pins>

<!--     <pin index="0"   name ="SGMII_RX_N" iostandard="DIFF_HSTL_I_18" loc="BH22"/>
    <pin index="1"   name ="SGMII_RX_P" iostandard="DIFF_HSTL_I_18" loc="BG22"/>
    <pin index="2"   name ="SGMII_TX_N" iostandard="DIFF_HSTL_I_18" loc="BJ21"/>
    <pin index="3"   name ="SGMII_TX_P" iostandard="DIFF_HSTL_I_18" loc="BH21"/> -->
	
    <pin index="0"   name ="SGMII_RX_N" iostandard="DIFF_HSTL_I_18" loc="BK21"/>
    <pin index="1"   name ="SGMII_RX_P" iostandard="DIFF_HSTL_I_18" loc="BJ22"/>
    <pin index="2"   name ="SGMII_TX_N" iostandard="DIFF_HSTL_I_18" loc="BH22"/>
    <pin index="3"   name ="SGMII_TX_P" iostandard="DIFF_HSTL_I_18" loc="BG22"/>	

    <pin index="4"  name ="IIC0_SCL_MAIN" iostandard="LVCMOS18" loc="BM27" drive="8" slew="SLOW"/>
    <pin index="5"  name ="IIC0_SDA_MAIN" iostandard="LVCMOS18" loc="BL28" drive="8" slew="SLOW"/>
    <pin index="6"  name ="IIC1_SCL_MAIN" iostandard="LVCMOS18" loc="BL25" drive="8" slew="SLOW"/>
    <pin index="7"  name ="IIC1_SDA_MAIN" iostandard="LVCMOS18" loc="BK26" drive="8" slew="SLOW"/>
	
	
    <pin index="8"  name ="GPIO_LED_0_LS" iostandard="LVCMOS18" loc="BH24" drive="8"/>
    <pin index="9"  name ="GPIO_LED_1_LS" iostandard="LVCMOS18" loc="BG24" drive="8"/>
    <pin index="10"  name ="GPIO_LED_2_LS" iostandard="LVCMOS18" loc="BG25" drive="8"/>
    <pin index="11"  name ="GPIO_LED_3_LS" iostandard="LVCMOS18" loc="BF25" drive="8"/>
    <pin index="12"  name ="GPIO_LED_4_LS" iostandard="LVCMOS18" loc="BF26" drive="8"/>
    <pin index="13"  name ="GPIO_LED_5_LS" iostandard="LVCMOS18" loc="BF27" drive="8"/>
    <pin index="14"  name ="GPIO_LED_6_LS" iostandard="LVCMOS18" loc="BG27" drive="8"/>
    <pin index="15"  name ="GPIO_LED_7_LS" iostandard="LVCMOS18" loc="BG28" drive="8"/>


    <pin index="16"  name ="USB_UART0_CTS" iostandard="LVCMOS18" loc="BP23"/>
    <!-- NOTE for pin index 94 & 95 iostandard is defined in component rs232_uart 
    iostandard is optional attribute for fpga pins & it will be always overwritten by component(non fpga) level pin attributes -->
    <pin index="17" name ="USB_UART0_TX" loc="BN26"/>
    <pin index="18" name ="USB_UART0_RX" loc="BP26"/>
    <pin index="19" name ="USB_UART0_RTS" iostandard="LVCMOS18" loc="BP22"/>
	<pin index="20" name ="USB_UART1_CTS" iostandard="LVCMOS18" loc="BL27"/>
    <pin index="21" name ="USB_UART1_TX" loc="BJ28"/>
    <pin index="22" name ="USB_UART1_RX" loc="BK28"/>
    <pin index="23" name ="USB_UART1_RTS" iostandard="LVCMOS18" loc="BL26"/>
	
	
    <pin index="28" name ="CPU_RESET" iostandard="LVCMOS12" loc="BM29"/>
    <pin index="29" name ="sysclk1_300_p" iostandard="DIFF_SSTL12" loc="G31" />
    <pin index="30" name ="sysclk1_300_n" iostandard="DIFF_SSTL12" loc="F31" />
	
    <pin index="31" name ="SGMIICLK_P" iostandard="LVDS" loc="BH27"/>
    <pin index="32" name ="SGMIICLK_N" iostandard="LVDS" loc="BJ27"/>
	
    <pin index="33" name ="mdc" iostandard="LVCMOS18" loc="BN27"/>
    <pin index="34" name ="mdio_i" iostandard="LVCMOS18" loc="BG23"/>
    <pin index="35" name ="phy_rst_out" iostandard="LVCMOS18" loc="BF21"/> 
	<pin index="36" name ="dummy_port_in" iostandard="LVCMOS18" loc="BL23"/> 

    <pin index="38"  name ="default_100mhz_clk_p" iostandard="DIFF_SSTL12" loc="BH51" />
    <pin index="39"  name ="default_100mhz_clk_n" iostandard="DIFF_SSTL12" loc="BJ51" />


    <pin index="42"  name ="ddr4_act_n"      loc="BG52" />
    <pin index="43"  name ="ddr4_adr0"       loc="BF50" />
    <pin index="44"  name ="ddr4_adr1"       loc="BD51" />
    <pin index="45"  name ="ddr4_adr2"       loc="BG48" />
    <pin index="46"  name ="ddr4_adr3"       loc="BE50" />
    <pin index="47"  name ="ddr4_adr4"       loc="BE49" />
    <pin index="48"  name ="ddr4_adr5"       loc="BE51" />
    <pin index="49"  name ="ddr4_adr6"       loc="BF53" />
    <pin index="50"  name ="ddr4_adr7"       loc="BG50" />
    <pin index="51"  name ="ddr4_adr8"       loc="BF51" />
    <pin index="52"  name ="ddr4_adr9"       loc="BG47" />
    <pin index="53"  name ="ddr4_adr10"      loc="BF47" />
    <pin index="54"  name ="ddr4_adr11"      loc="BG49" />
    <pin index="55"  name ="ddr4_adr12"      loc="BF48" />
    <pin index="56"  name ="ddr4_adr13"      loc="BF52" />
    <pin index="57"  name ="ddr4_adr14"      loc="BG53" />
    <pin index="58"  name ="ddr4_adr15"      loc="BH54" />
    <pin index="59"  name ="ddr4_adr16"      loc="BJ54" />
	
    <pin index="60"  name ="ddr4_ba0"        loc="BE54" />
    <pin index="61"  name ="ddr4_ba1"        loc="BE53" />
    <pin index="62"  name ="ddr4_bg"         loc="BG54" />
    <pin index="63"  name ="ddr4_ck_c"       loc="BK54" />
    <pin index="64"  name ="ddr4_ck_t"       loc="BK53" />
    <pin index="65"  name ="ddr4_cke"        loc="BH52" />
    <pin index="66"  name ="ddr4_cs_n0"      loc="BP49" />
    <pin index="67"  name ="ddr4_cs_n1"      loc="BK48" />

    <pin index="68"  name ="ddr4_dq0"        loc="BM45" />
    <pin index="69"  name ="ddr4_dq1"        loc="BP44" />
    <pin index="70"  name ="ddr4_dq2"        loc="BP47" />
    <pin index="71"  name ="ddr4_dq3"        loc="BN45"  />
    <pin index="72"  name ="ddr4_dq4"        loc="BM44" />
    <pin index="73"  name ="ddr4_dq5"        loc="BN44" />
    <pin index="74"  name ="ddr4_dq6"        loc="BN47"  />
    <pin index="75"  name ="ddr4_dq7"        loc="BP43"  />
    <pin index="76"  name ="ddr4_dq8"        loc="BL45" />
    <pin index="77"  name ="ddr4_dq9"        loc="BK44" />
    <pin index="78"  name ="ddr4_dq10"       loc="BL46" />
    <pin index="79"  name ="ddr4_dq11"       loc="BK43" />
    <pin index="80"  name ="ddr4_dq12"       loc="BL43" />
    <pin index="81"  name ="ddr4_dq13"       loc="BJ44" />
    <pin index="82"  name ="ddr4_dq14"       loc="BL42" />
    <pin index="83"  name ="ddr4_dq15"       loc="BJ43" />
    <pin index="84"  name ="ddr4_dq16"       loc="BK41" />
    <pin index="85"  name ="ddr4_dq17"       loc="BG44" />
    <pin index="86"  name ="ddr4_dq18"       loc="BG42" />
    <pin index="87"  name ="ddr4_dq19"       loc="BH44" />
    <pin index="88"  name ="ddr4_dq20"       loc="BH45" />
    <pin index="89"  name ="ddr4_dq21"       loc="BG45" />
    <pin index="90"  name ="ddr4_dq22"       loc="BG43" />
    <pin index="91"  name ="ddr4_dq23"       loc="BJ41" />
    <pin index="92"  name ="ddr4_dq24"       loc="BE43" />
    <pin index="93"  name ="ddr4_dq25"       loc="BF42" /> 
    <pin index="94"  name ="ddr4_dq26"       loc="BC42" />
    <pin index="95"  name ="ddr4_dq27"       loc="BF43" />
    <pin index="96"  name ="ddr4_dq28"       loc="BD42" />
    <pin index="97"  name ="ddr4_dq29"       loc="BF45" />
    <pin index="98"  name ="ddr4_dq30"       loc="BE44" />
    <pin index="99"  name ="ddr4_dq31"       loc="BF46" />
    <pin index="100"  name ="ddr4_dq32"       loc="BP32" />
    <pin index="101" name ="ddr4_dq33"       loc="BP29" />
    <pin index="102" name ="ddr4_dq34"       loc="BP31" />
    <pin index="103" name ="ddr4_dq35"       loc="BP28" />
    <pin index="104" name ="ddr4_dq36"       loc="BN32" />
    <pin index="105" name ="ddr4_dq37"       loc="BM30" />
    <pin index="106" name ="ddr4_dq38"       loc="BN31" />
    <pin index="107" name ="ddr4_dq39"       loc="BL30" />
    <pin index="108" name ="ddr4_dq40"       loc="BL32" />
    <pin index="109" name ="ddr4_dq41"       loc="BP34" />
    <pin index="110" name ="ddr4_dq42"       loc="BN34" />
    <pin index="111" name ="ddr4_dq43"       loc="BK33" />
    <pin index="112" name ="ddr4_dq44"       loc="BL31" />
    <pin index="113" name ="ddr4_dq45"       loc="BL33" />
    <pin index="114" name ="ddr4_dq46"       loc="BM33" />
    <pin index="115" name ="ddr4_dq47"       loc="BK31" />
    <pin index="116" name ="ddr4_dq48"       loc="BJ34" />
    <pin index="117" name ="ddr4_dq49"       loc="BG35" />
    <pin index="118" name ="ddr4_dq50"       loc="BH34" />
    <pin index="119" name ="ddr4_dq51"       loc="BH35" />
    <pin index="120" name ="ddr4_dq52"       loc="BJ33" />
    <pin index="121" name ="ddr4_dq53"       loc="BF35" />
    <pin index="122" name ="ddr4_dq54"       loc="BG34" />
    <pin index="123" name ="ddr4_dq55"       loc="BF36" />
    <pin index="124" name ="ddr4_dq56"       loc="BF31" />
    <pin index="125" name ="ddr4_dq57"       loc="BH30" />
    <pin index="126" name ="ddr4_dq58"       loc="BJ31" />
    <pin index="127" name ="ddr4_dq59"       loc="BG32" />
    <pin index="128" name ="ddr4_dq60"       loc="BH31" />
    <pin index="129" name ="ddr4_dq61"       loc="BF32" />
    <pin index="130" name ="ddr4_dq62"       loc="BH29" />
    <pin index="131" name ="ddr4_dq63"       loc="BF33" />
    <pin index="132" name ="ddr4_dq64"       loc="BN51" />
    <pin index="133" name ="ddr4_dq65"       loc="BM52" />
    <pin index="134" name ="ddr4_dq66"       loc="BN50" />
    <pin index="135" name ="ddr4_dq67"       loc="BL52" />
    <pin index="136" name ="ddr4_dq68"       loc="BM48" />
    <pin index="137" name ="ddr4_dq69"       loc="BL53" />
    <pin index="138" name ="ddr4_dq70"       loc="BN49" />
    <pin index="139" name ="ddr4_dq71"       loc="BL51" />
    <pin index="140" name ="ddr4_dqs_c0"     loc="BP46" />
    <pin index="141" name ="ddr4_dqs_c1"     loc="BK46" />
    <pin index="142" name ="ddr4_dqs_c2"     loc="BJ46" />
    <pin index="143" name ="ddr4_dqs_c3"     loc="BE46" />
    <pin index="144" name ="ddr4_dqs_c4"     loc="BN30" />
    <pin index="145" name ="ddr4_dqs_c5"     loc="BM35" />
    <pin index="146" name ="ddr4_dqs_c6"     loc="BK35" />
    <pin index="147" name ="ddr4_dqs_c7"     loc="BK30" />
    <pin index="148" name ="ddr4_dqs_c8"     loc="BM50" />
    <pin index="149" name ="ddr4_dqs_t0"     loc="BN46" />
    <pin index="150" name ="ddr4_dqs_t1"     loc="BK45" />
    <pin index="151" name ="ddr4_dqs_t2"     loc="BH46" />
    <pin index="152" name ="ddr4_dqs_t3"     loc="BE45" />
    <pin index="153" name ="ddr4_dqs_t4"     loc="BN29" />
    <pin index="154" name ="ddr4_dqs_t5"     loc="BL35" />
    <pin index="155" name ="ddr4_dqs_t6"     loc="BK34" />
    <pin index="156" name ="ddr4_dqs_t7"     loc="BJ29" />
    <pin index="157" name ="ddr4_dqs_t8"     loc="BM49" />
    <pin index="158" name ="ddr4_dm_dbi_n0"  loc="BN42" />
    <pin index="159" name ="ddr4_dm_dbi_n1"  loc="BL47" />
    <pin index="160" name ="ddr4_dm_dbi_n2"  loc="BH42" />
    <pin index="161" name ="ddr4_dm_dbi_n3"  loc="BD41" />
    <pin index="162" name ="ddr4_dm_dbi_n4"  loc="BM28" />
    <pin index="163" name ="ddr4_dm_dbi_n5"  loc="BM34" />
    <pin index="164" name ="ddr4_dm_dbi_n6"  loc="BH32" />
    <pin index="165" name ="ddr4_dm_dbi_n7"  loc="BG29" />
    <pin index="166" name ="ddr4_dm_dbi_n8"  loc="BP48" />
    <pin index="167" name ="ddr4_odt"        loc="BH49" />
    <pin index="168" name ="ddr4_reset_n"    iostandard="LVCMOS12"        loc="BH50" drive="8"/>	
	
    <pin index="189" name ="pcie_mgt_clkn" loc="AR14"/>
    <pin index="190" name ="pcie_mgt_clkp" loc="AR15"/>
	  
	
    <pin index="191" name ="pcie_perstn_rst" iostandard="LVCMOS12" loc="BF41"/>	


	
    <pin index="311" name ="pcie_rx0_n"    loc="AL1"/>
    <pin index="312" name ="pcie_rx1_n"    loc="AM3"/>
    <pin index="313" name ="pcie_rx2_n"    loc="AN5"/>
    <pin index="314" name ="pcie_rx3_n"    loc="AN1"/>
    <pin index="315" name ="pcie_rx4_n"    loc="AP3"/>
    <pin index="316" name ="pcie_rx5_n"    loc="AR1"/>
    <pin index="317" name ="pcie_rx6_n"    loc="AT3"/>
    <pin index="318" name ="pcie_rx7_n"    loc="AU1"/>
    <pin index="319" name ="pcie_rx0_p"    loc="AL2"/>
    <pin index="320" name ="pcie_rx1_p"    loc="AM4"/>
    <pin index="321" name ="pcie_rx2_p"    loc="AN6"/>
    <pin index="322" name ="pcie_rx3_p"    loc="AN2"/>
    <pin index="323" name ="pcie_rx4_p"    loc="AP4"/>
    <pin index="324" name ="pcie_rx5_p"    loc="AR2"/>
    <pin index="325" name ="pcie_rx6_p"    loc="AT4"/>
    <pin index="326" name ="pcie_rx7_p"    loc="AU2"/>
    <pin index="327" name ="pcie_tx0_n"    loc="AL10"/>
    <pin index="328" name ="pcie_tx1_n"    loc="AM8"/>
    <pin index="329" name ="pcie_tx2_n"    loc="AN10"/>
    <pin index="330" name ="pcie_tx3_n"    loc="AP8"/>
    <pin index="331" name ="pcie_tx4_n"    loc="AR10"/>
    <pin index="332" name ="pcie_tx5_n"    loc="AR6"/>
    <pin index="333" name ="pcie_tx6_n"    loc="AT8"/>
    <pin index="334" name ="pcie_tx7_n"    loc="AU10"/>
    <pin index="335" name ="pcie_tx0_p"    loc="AL11"/>
    <pin index="336" name ="pcie_tx1_p"    loc="AM9"/>
    <pin index="337" name ="pcie_tx2_p"    loc="AN11"/>
    <pin index="338" name ="pcie_tx3_p"    loc="AP9"/>
    <pin index="339" name ="pcie_tx4_p"    loc="AR11"/>
    <pin index="340" name ="pcie_tx5_p"    loc="AR7"/>
    <pin index="341" name ="pcie_tx6_p"    loc="AT9"/>
    <pin index="342" name ="pcie_tx7_p"    loc="AU11"/>
    <pin index="343" name ="pcie_rx8_n"     loc="AV3"/>
    <pin index="344" name ="pcie_rx9_n"     loc="AW5"/>
    <pin index="345" name ="pcie_rx10_n"    loc="AW1"/>
    <pin index="346" name ="pcie_rx11_n"    loc="AY3"/>
    <pin index="347" name ="pcie_rx12_n"    loc="BA5"/>
    <pin index="348" name ="pcie_rx13_n"    loc="BA1"/>
    <pin index="349" name ="pcie_rx14_n"    loc="BB3"/>
    <pin index="350" name ="pcie_rx15_n"    loc="BC1"/>
    <pin index="351" name ="pcie_rx8_p"     loc="AV4"/>
    <pin index="352" name ="pcie_rx9_p"     loc="AW6"/>
    <pin index="353" name ="pcie_rx10_p"    loc="AW2"/>
    <pin index="354" name ="pcie_rx11_p"    loc="AY4"/>
    <pin index="355" name ="pcie_rx12_p"    loc="BA6"/>
    <pin index="356" name ="pcie_rx13_p"    loc="BA2"/>
    <pin index="357" name ="pcie_rx14_p"    loc="BB4"/>
    <pin index="358" name ="pcie_rx15_p"    loc="BC2"/>
    <pin index="359" name ="pcie_tx8_n"     loc="AU6"/>
    <pin index="360" name ="pcie_tx9_n"     loc="AV8"/>
    <pin index="361" name ="pcie_tx10_n"    loc="AW10"/>
    <pin index="362" name ="pcie_tx11_n"    loc="AY8"/>
    <pin index="363" name ="pcie_tx12_n"    loc="BA10"/>
    <pin index="364" name ="pcie_tx13_n"    loc="BB8"/>
    <pin index="365" name ="pcie_tx14_n"    loc="BC10"/>
    <pin index="366" name ="pcie_tx15_n"    loc="BC6"/>
    <pin index="367" name ="pcie_tx8_p"     loc="AU7"/>
    <pin index="368" name ="pcie_tx9_p"     loc="AV9"/>
    <pin index="369" name ="pcie_tx10_p"    loc="AW11"/>
    <pin index="370" name ="pcie_tx11_p"    loc="AY9"/>
    <pin index="371" name ="pcie_tx12_p"    loc="BA11"/>
    <pin index="372" name ="pcie_tx13_p"    loc="BB9"/>
    <pin index="373" name ="pcie_tx14_p"    loc="BC11"/>
    <pin index="374" name ="pcie_tx15_p"    loc="BC7"/>	
	
	
    <pin index="375" name ="qsfp1_TX_N0" loc="G49"/>
    <pin index="376" name ="qsfp1_TX_P0" loc="G48"/>
    <pin index="377" name ="qsfp1_RX_N0" loc="G54"/>
    <pin index="378" name ="qsfp1_RX_P0" loc="G53"/>
    <pin index="379" name ="qsfp1_TX_N1" loc="E49"/>
    <pin index="380" name ="qsfp1_TX_P1" loc="E48"/>
    <pin index="381" name ="qsfp1_RX_N1" loc="F52"/>
    <pin index="382" name ="qsfp1_RX_P1" loc="F51"/>
    <pin index="383" name ="qsfp1_TX_N2" loc="C49"/>
    <pin index="384" name ="qsfp1_TX_P2" loc="C48"/>
    <pin index="385" name ="qsfp1_RX_N2" loc="E54"/>
    <pin index="386" name ="qsfp1_RX_P2" loc="E53"/>
    <pin index="387" name ="qsfp1_TX_N3" loc="A50"/>
    <pin index="388" name ="qsfp1_TX_P3" loc="A49"/>
    <pin index="389" name ="qsfp1_RX_N3" loc="D52"/>
    <pin index="390" name ="qsfp1_RX_P3" loc="D51"/>
    <pin index="391" name ="qsfp1_si570_clock_n" loc="P43"/>
    <pin index="392" name ="qsfp1_si570_clock_p" loc="P42"/>

	
	<pin index="395" name ="qsfp2_TX_N0" loc="L49"/>
    <pin index="396" name ="qsfp2_TX_P0" loc="L48"/>
    <pin index="397" name ="qsfp2_RX_N0" loc="L54"/>
    <pin index="398" name ="qsfp2_RX_P0" loc="L53"/>
    <pin index="399" name ="qsfp2_TX_N1" loc="L45"/>
    <pin index="400" name ="qsfp2_TX_P1" loc="L44"/>
    <pin index="401" name ="qsfp2_RX_N1" loc="K52"/>
    <pin index="402" name ="qsfp2_RX_P1" loc="K51"/>
    <pin index="403" name ="qsfp2_TX_N2" loc="K47"/>
    <pin index="404" name ="qsfp2_TX_P2" loc="K46"/>
    <pin index="405" name ="qsfp2_RX_N2" loc="J54"/>
    <pin index="406" name ="qsfp2_RX_P2" loc="J53"/>
    <pin index="407" name ="qsfp2_TX_N3" loc="J49"/>
    <pin index="408" name ="qsfp2_TX_P3" loc="J48"/>
    <pin index="409" name ="qsfp2_RX_N3" loc="H52"/>
    <pin index="410" name ="qsfp2_RX_P3" loc="H51"/>
    <pin index="411" name ="qsfp2_si570_clock_n" loc="T43"/>
    <pin index="412" name ="qsfp2_si570_clock_p" loc="T42"/>    
	<pin index="413" name ="qsfp2_si5328_clock_n" loc="R41"/>
    <pin index="414" name ="qsfp2_si5328_clock_p" loc="R40"/>
	
	<pin index="415" name ="qsfp3_TX_N0" loc="V47"/>
    <pin index="416" name ="qsfp3_TX_P0" loc="V46"/>
    <pin index="417" name ="qsfp3_RX_N0" loc="U54"/>
    <pin index="418" name ="qsfp3_RX_P0" loc="U53"/>
    <pin index="419" name ="qsfp3_TX_N1" loc="U45"/>
    <pin index="420" name ="qsfp3_TX_P1" loc="U44"/>
    <pin index="421" name ="qsfp3_RX_N1" loc="U50"/>
    <pin index="422" name ="qsfp3_RX_P1" loc="U49"/>
    <pin index="423" name ="qsfp3_TX_N2" loc="T47"/>
    <pin index="424" name ="qsfp3_TX_P2" loc="T46"/>
    <pin index="425" name ="qsfp3_RX_N2" loc="T52"/>
    <pin index="426" name ="qsfp3_RX_P2" loc="T51"/>
    <pin index="427" name ="qsfp3_TX_N3" loc="R45"/>
    <pin index="428" name ="qsfp3_TX_P3" loc="R44"/>
    <pin index="429" name ="qsfp3_RX_N3" loc="R54"/>
    <pin index="430" name ="qsfp3_RX_P3" loc="R53"/>
    <pin index="431" name ="qsfp3_si570_clock_n" loc="Y43"/>
    <pin index="432" name ="qsfp3_si570_clock_p" loc="Y42"/>    
	<pin index="433" name ="qsfp3_si5328_clock_n" loc="W41"/>
    <pin index="434" name ="qsfp3_si5328_clock_p" loc="W40"/>
	
	<pin index="435" name ="qsfp4_TX_N0" loc="AA45"/>
    <pin index="436" name ="qsfp4_TX_P0" loc="AA44"/>
    <pin index="437" name ="qsfp4_RX_N0" loc="AA54"/>
    <pin index="438" name ="qsfp4_RX_P0" loc="AA53"/>
    <pin index="439" name ="qsfp4_TX_N1" loc="Y47"/>
    <pin index="440" name ="qsfp4_TX_P1" loc="Y46"/>
    <pin index="441" name ="qsfp4_RX_N1" loc="Y52"/>
    <pin index="442" name ="qsfp4_RX_P1" loc="Y51"/>
    <pin index="443" name ="qsfp4_TX_N2" loc="W49"/>
    <pin index="444" name ="qsfp4_TX_P2" loc="W48"/>
    <pin index="445" name ="qsfp4_RX_N2" loc="W54"/>
    <pin index="446" name ="qsfp4_RX_P2" loc="W53"/>
    <pin index="447" name ="qsfp4_TX_N3" loc="W45"/>
    <pin index="448" name ="qsfp4_TX_P3" loc="W44"/>
    <pin index="449" name ="qsfp4_RX_N3" loc="V52"/>
    <pin index="450" name ="qsfp4_RX_P3" loc="V51"/>
    <pin index="451" name ="qsfp4_si570_clock_n" loc="AB43"/>
    <pin index="452" name ="qsfp4_si570_clock_p" loc="AB42"/>
	
    <!-- ################################END OF FILE ###############################################BL23-->
  </pins>       
</part_info>    
                

