// Seed: 2671364916
module module_0 (
    input tri0 id_0,
    id_16,
    output supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    input wor id_4,
    id_17,
    output uwire id_5,
    input wor id_6,
    output uwire id_7,
    output tri1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input tri1 id_11,
    output wor id_12,
    output supply1 id_13,
    input wor id_14
);
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    output tri0 id_3,
    input tri id_4,
    output supply1 id_5,
    id_7
);
  always id_3 = id_1;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_4,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.type_10 = 0;
endmodule
