
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2019-09-16" />
<meta name="CreateTime" content="1568626970" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed." />
<meta name="DocTitle" content="Verilog-AMS Real Valued Modeling Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2" />
<meta name="Keyword" content="wreal" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-09-16" />
<meta name="ModifiedTime" content="1568626970" />
<meta name="NextFile" content="Chapter1.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Xcelium" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog-AMS Real Valued Modeling Guide -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="product_feature" content="" />
<meta name="product_subfeature" content="" />
<meta name="Version" content="19.09" />
<meta name="SpaceKey" content="wreal1909" />
<meta name="webflare-version" content="1.4" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="wrealTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="wreal.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Chapter1.html" title="Introduction">Introduction</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog-AMS Real Valued Modeling Guide<br />Product Version 19.09, September 2019</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;">
 <h1><hr />Contents<hr /></h1>
<h2> <a href="Chapter1.html#pgfId-1032955">1</a></h2>
<h2> <a id="pgfId-20004"></a><a href="Chapter1.html#pgfId-1035250">Introduction</a></h2>
<h2> <a href="Chap1a.html#pgfId-1032955">2</a></h2>
<h2> <a id="pgfId-20008"></a><a href="Chap1a.html#pgfId-1036163">Verification Problem</a></h2>
<p> <a id="pgfId-20010"></a><a href="Chap1a.html#pgfId-1035494">Real Value Modeling</a></p>
<dd> <a id="pgfId-20012"></a><a href="Chap1a.html#pgfId-1035516">Simulation Performance, Accuracy, and Modeling Effort</a></dd>
<dd> <a id="pgfId-20014"></a><a href="Chap1a.html#pgfId-1035569">Limitations of the RVM Approach</a></dd>
<dd> <a id="pgfId-20016"></a><a href="Chap1a.html#pgfId-1035575">Model Verification</a></dd>
<p> <a id="pgfId-20018"></a><a href="Chap1a.html#pgfId-1035579">A RVM-based Workflow</a></p>
<h2> <a href="Chap2.html#pgfId-1032955">3</a></h2>
<h2> <a id="pgfId-20022"></a><a href="Chap2.html#pgfId-1036736">Verilog-AMS Wreal Features</a></h2>
<p> <a id="pgfId-20024"></a><a href="Chap2.html#pgfId-1035478">Why wreal?</a></p>
<p> <a id="pgfId-20026"></a><a href="Chap2.html#pgfId-1035495">Verilog-AMS Wreal Language</a></p>
<p> <a id="pgfId-20028"></a><a href="Chap2.html#pgfId-1035589">Advanced Wreal Modeling Features</a></p>
<dd> <a id="pgfId-20030"></a><a href="Chap2.html#pgfId-1035600">Wreal Arrays</a></dd>
<dd> <a id="pgfId-20032"></a><a href="Chap2.html#pgfId-1035632">Wreal X and Z State</a></dd>
<dd> <a id="pgfId-20034"></a><a href="Chap2.html#pgfId-1035681">Multiple Driven Wreals</a></dd>
<dd> <a id="pgfId-20036"></a><a href="Chap2.html#pgfId-1035891">Wreal Coercion</a></dd>
<dd> <a id="pgfId-20038"></a><a href="Chap2.html#pgfId-1035963">Wreal Table Models</a></dd>
<p> <a id="pgfId-20040"></a><a href="Chap2.html#pgfId-1036044">Connecting Wreals to Other Domains and Languages</a></p>
<dd> <a id="pgfId-20042"></a><a href="Chap2.html#pgfId-1036047">Wreal connecting to VHDL real and SystemVerilog real</a></dd>
<dd> <a id="pgfId-20044"></a><a href="Chap2.html#pgfId-1037336">Connection to the Electrical Domain</a></dd>
<dd> <a id="pgfId-20046"></a><a href="Chap2.html#pgfId-1036350">Connection to the Digital Domain</a></dd>
<dd> <a id="pgfId-20048"></a><a href="Chap2.html#pgfId-1036405">Working with Disciplines</a></dd>
<dd> <a id="pgfId-20050"></a><a href="Chap2.html#pgfId-1036512">Discipline Naming</a></dd>
<dd> <a id="pgfId-20052"></a><a href="Chap2.html#pgfId-1036539">Local Resolution Functions</a></dd>
<h2> <a href="Chap3new.html#pgfId-1032955">4</a></h2>
<h2> <a id="pgfId-20056"></a><a href="Chap3new.html#pgfId-1035250">Modeling with Wreal</a></h2>
<p> <a id="pgfId-20058"></a><a href="Chap3new.html#pgfId-1035474">Sample Model Library</a></p>
<p> <a id="pgfId-20060"></a><a href="Chap3new.html#pgfId-1035478">First Example: Voltage Controlled Oscillator</a></p>
<p> <a id="pgfId-20062"></a><a href="Chap3new.html#pgfId-1035523">Analog Functions Translated to Wreal</a></p>
<dd> <a id="pgfId-20064"></a><a href="Chap3new.html#pgfId-1035526">Wreal Value Sources</a></dd>
<dd> <a id="pgfId-20066"></a><a href="Chap3new.html#pgfId-1035563">Integration and Differentiation</a></dd>
<dd> <a id="pgfId-20068"></a><a href="Chap3new.html#pgfId-1035628">Value Sampling</a></dd>
<dd> <a id="pgfId-20070"></a><a href="Chap3new.html#pgfId-1035753">Slew Limiting</a></dd>
<p> <a id="pgfId-20072"></a><a href="Chap3new.html#pgfId-1035853">Modeling Examples</a></p>
<dd> <a id="pgfId-20074"></a><a href="Chap3new.html#pgfId-1035857">Low Pass Filter</a></dd>
<dd> <a id="pgfId-20076"></a><a href="Chap3new.html#pgfId-1035998">Event-based and Fixed Sampling Time</a></dd>
<dd> <a id="pgfId-20078"></a><a href="Chap3new.html#pgfId-1036005">ADC/DAC Example</a></dd>
<p> <a id="pgfId-20080"></a><a href="Chap3new.html#pgfId-1036094">Case Study</a></p>
<h2> <a href="Chap4.html#pgfId-1035481">5</a></h2>
<h2> <a id="pgfId-20084"></a><a href="Chap4.html#pgfId-1035250">Conclusion</a></h2>
<h2> <a href="appA.html#pgfId-1035527">6</a></h2>
<h2> <a id="pgfId-20088"></a><a href="appA.html#pgfId-1035529">Appendix A: Advanced Digital Verification Methodology</a></h2>
<p> <a id="pgfId-20090"></a><a href="appA.html#pgfId-1035483">Verification Plan and Metric-driven Verification</a></p>
<p> <a id="pgfId-20092"></a><a href="appA.html#pgfId-1035496">Metric-driven Verification and Advanced Testbench</a></p>
<h2> <a href="appB.html#pgfId-1035517">7</a></h2>
<h2> <a id="pgfId-20096"></a><a href="appB.html#pgfId-1035519">Appendix B: Analog Simulation Today</a></h2>
<p> <a id="pgfId-20098"></a><a href="appB.html#pgfId-1035604">Mixed-signal Simulators</a></p>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="Chapter1.html" id="nex" title="Introduction">Introduction</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>