Timing Analyzer report for MIPS_32bit
Sun Nov 01 04:02:55 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CounterUp_modulo_50M:inst7|cnt[20]'
 13. Slow 1200mV 85C Model Setup: 'Clock'
 14. Slow 1200mV 85C Model Setup: 'CounterUp_modulo_50M:inst7|cnt[12]'
 15. Slow 1200mV 85C Model Hold: 'CounterUp_modulo_50M:inst7|cnt[12]'
 16. Slow 1200mV 85C Model Hold: 'Clock'
 17. Slow 1200mV 85C Model Hold: 'CounterUp_modulo_50M:inst7|cnt[20]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CounterUp_modulo_50M:inst7|cnt[20]'
 26. Slow 1200mV 0C Model Setup: 'Clock'
 27. Slow 1200mV 0C Model Setup: 'CounterUp_modulo_50M:inst7|cnt[12]'
 28. Slow 1200mV 0C Model Hold: 'CounterUp_modulo_50M:inst7|cnt[12]'
 29. Slow 1200mV 0C Model Hold: 'Clock'
 30. Slow 1200mV 0C Model Hold: 'CounterUp_modulo_50M:inst7|cnt[20]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'CounterUp_modulo_50M:inst7|cnt[20]'
 38. Fast 1200mV 0C Model Setup: 'Clock'
 39. Fast 1200mV 0C Model Setup: 'CounterUp_modulo_50M:inst7|cnt[12]'
 40. Fast 1200mV 0C Model Hold: 'CounterUp_modulo_50M:inst7|cnt[12]'
 41. Fast 1200mV 0C Model Hold: 'Clock'
 42. Fast 1200mV 0C Model Hold: 'CounterUp_modulo_50M:inst7|cnt[20]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; MIPS_32bit                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.6%      ;
;     Processor 3            ;   6.9%      ;
;     Processor 4            ;   6.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                              ;
; CounterUp_modulo_50M:inst7|cnt[12] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CounterUp_modulo_50M:inst7|cnt[12] } ;
; CounterUp_modulo_50M:inst7|cnt[20] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CounterUp_modulo_50M:inst7|cnt[20] } ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+-----------+-----------------+------------------------------------+------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                         ; Note                                           ;
+-----------+-----------------+------------------------------------+------------------------------------------------+
; 16.32 MHz ; 16.32 MHz       ; CounterUp_modulo_50M:inst7|cnt[20] ;                                                ;
; 217.2 MHz ; 217.2 MHz       ; Clock                              ;                                                ;
; 998.0 MHz ; 402.09 MHz      ; CounterUp_modulo_50M:inst7|cnt[12] ; limit due to minimum period restriction (tmin) ;
+-----------+-----------------+------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; CounterUp_modulo_50M:inst7|cnt[20] ; -34.509 ; -59148.123    ;
; Clock                              ; -3.604  ; -66.620       ;
; CounterUp_modulo_50M:inst7|cnt[12] ; -0.002  ; -0.002        ;
+------------------------------------+---------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                         ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; CounterUp_modulo_50M:inst7|cnt[12] ; 0.453 ; 0.000         ;
; Clock                              ; 0.743 ; 0.000         ;
; CounterUp_modulo_50M:inst7|cnt[20] ; 1.262 ; 0.000         ;
+------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CounterUp_modulo_50M:inst7|cnt[20] ; -3.201 ; -3096.161     ;
; Clock                              ; -3.000 ; -41.662       ;
; CounterUp_modulo_50M:inst7|cnt[12] ; -1.487 ; -2.974        ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CounterUp_modulo_50M:inst7|cnt[20]'                                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                            ; To Node                          ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -34.509 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.505     ; 35.005     ;
; -34.509 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][6]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.505     ; 35.005     ;
; -34.509 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][10] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.505     ; 35.005     ;
; -34.509 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][12] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.505     ; 35.005     ;
; -34.509 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][13] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.505     ; 35.005     ;
; -34.509 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][14] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.505     ; 35.005     ;
; -34.509 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][4]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.505     ; 35.005     ;
; -34.509 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.505     ; 35.005     ;
; -34.306 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][30] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.487     ; 34.820     ;
; -34.306 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][0]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.487     ; 34.820     ;
; -34.197 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][22] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.482     ; 34.716     ;
; -34.082 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][11] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.592     ;
; -34.082 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][15] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.592     ;
; -34.082 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][16] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.592     ;
; -34.082 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][18] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.592     ;
; -34.082 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][26] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.592     ;
; -34.082 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][1]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.592     ;
; -34.082 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][2]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.592     ;
; -34.082 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][7]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.592     ;
; -33.916 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][10] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.492     ; 34.425     ;
; -33.916 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.492     ; 34.425     ;
; -33.883 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][9]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.393     ;
; -33.883 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][17] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.393     ;
; -33.883 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.393     ;
; -33.883 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][23] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.393     ;
; -33.883 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][25] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.393     ;
; -33.883 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][27] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.393     ;
; -33.883 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][29] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.393     ;
; -33.883 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][31] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.393     ;
; -33.837 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.347     ;
; -33.837 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][9]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.347     ;
; -33.837 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][11] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.347     ;
; -33.837 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.347     ;
; -33.837 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.347     ;
; -33.837 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][27] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.347     ;
; -33.837 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][31] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.347     ;
; -33.837 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.347     ;
; -33.820 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][27] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.495     ; 34.326     ;
; -33.818 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][14] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.328     ;
; -33.818 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][16] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.328     ;
; -33.782 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.292     ;
; -33.782 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][9]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.292     ;
; -33.782 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][11] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.292     ;
; -33.782 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.292     ;
; -33.782 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.292     ;
; -33.782 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][31] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.292     ;
; -33.782 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.292     ;
; -33.763 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][8]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.486     ; 34.278     ;
; -33.763 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][13] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.486     ; 34.278     ;
; -33.763 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][15] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.486     ; 34.278     ;
; -33.763 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][17] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.486     ; 34.278     ;
; -33.763 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][29] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.486     ; 34.278     ;
; -33.763 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][1]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.486     ; 34.278     ;
; -33.763 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][7]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.486     ; 34.278     ;
; -33.736 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][20] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.495     ; 34.242     ;
; -33.736 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.495     ; 34.242     ;
; -33.736 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][24] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.495     ; 34.242     ;
; -33.736 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][30] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.495     ; 34.242     ;
; -33.734 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][8]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.494     ; 34.241     ;
; -33.734 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][20] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.494     ; 34.241     ;
; -33.734 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.494     ; 34.241     ;
; -33.734 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][22] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.494     ; 34.241     ;
; -33.734 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][24] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.494     ; 34.241     ;
; -33.734 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][28] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.494     ; 34.241     ;
; -33.716 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|read_data[14]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.491     ; 34.226     ;
; -33.709 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][14]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.510     ; 34.200     ;
; -33.709 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][16]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.510     ; 34.200     ;
; -33.709 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][18]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.510     ; 34.200     ;
; -33.709 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][23]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.510     ; 34.200     ;
; -33.709 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][25]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.510     ; 34.200     ;
; -33.709 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][28]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.510     ; 34.200     ;
; -33.709 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][30]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.510     ; 34.200     ;
; -33.709 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][0]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.510     ; 34.200     ;
; -33.709 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][2]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.510     ; 34.200     ;
; -33.704 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][9]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.508     ; 34.197     ;
; -33.704 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][13] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.508     ; 34.197     ;
; -33.704 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][15] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.508     ; 34.197     ;
; -33.704 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][17] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.508     ; 34.197     ;
; -33.704 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.508     ; 34.197     ;
; -33.704 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][20] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.508     ; 34.197     ;
; -33.704 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.508     ; 34.197     ;
; -33.704 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][7]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.508     ; 34.197     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][10] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][11] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][29] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][31] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][1]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][4]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][5]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][10]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][11]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][29]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][31]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][1]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][4]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][3]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.509     ; 34.193     ;
; -33.700 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][9]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.508     ; 34.193     ;
; -33.700 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][13]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.508     ; 34.193     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock'                                                                                                                   ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.604 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.524      ;
; -3.602 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.522      ;
; -3.600 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.520      ;
; -3.600 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.520      ;
; -3.599 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.519      ;
; -3.598 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.518      ;
; -3.579 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.485      ;
; -3.531 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.437      ;
; -3.530 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.436      ;
; -3.527 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.433      ;
; -3.494 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.400      ;
; -3.493 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.399      ;
; -3.492 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.398      ;
; -3.492 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.398      ;
; -3.492 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.398      ;
; -3.490 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.396      ;
; -3.489 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.395      ;
; -3.488 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.394      ;
; -3.468 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.388      ;
; -3.446 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.352      ;
; -3.445 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.351      ;
; -3.442 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.348      ;
; -3.437 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.357      ;
; -3.436 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.356      ;
; -3.435 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.355      ;
; -3.427 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.333      ;
; -3.419 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.325      ;
; -3.416 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.336      ;
; -3.412 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock        ; Clock       ; 1.000        ; -0.079     ; 4.334      ;
; -3.411 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock        ; Clock       ; 1.000        ; -0.079     ; 4.333      ;
; -3.408 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.314      ;
; -3.407 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.313      ;
; -3.407 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.313      ;
; -3.407 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.313      ;
; -3.405 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.311      ;
; -3.404 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.310      ;
; -3.403 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.309      ;
; -3.391 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.311      ;
; -3.391 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.311      ;
; -3.383 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.303      ;
; -3.379 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.285      ;
; -3.378 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.284      ;
; -3.375 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.281      ;
; -3.371 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.277      ;
; -3.370 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.276      ;
; -3.367 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.273      ;
; -3.363 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.283      ;
; -3.361 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.281      ;
; -3.361 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.281      ;
; -3.359 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.279      ;
; -3.359 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.279      ;
; -3.359 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.279      ;
; -3.358 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.278      ;
; -3.357 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.277      ;
; -3.357 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.277      ;
; -3.357 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.277      ;
; -3.356 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.276      ;
; -3.355 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.275      ;
; -3.341 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.247      ;
; -3.341 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.247      ;
; -3.340 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.246      ;
; -3.340 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.246      ;
; -3.340 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.246      ;
; -3.338 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.244      ;
; -3.338 ; CounterUp_modulo_50M:inst7|cnt[7]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.258      ;
; -3.337 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.243      ;
; -3.336 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.242      ;
; -3.333 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.239      ;
; -3.332 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.238      ;
; -3.332 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.238      ;
; -3.332 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.238      ;
; -3.331 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.251      ;
; -3.330 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.236      ;
; -3.329 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.235      ;
; -3.328 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.234      ;
; -3.316 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.236      ;
; -3.311 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.217      ;
; -3.308 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.228      ;
; -3.293 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.199      ;
; -3.292 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.198      ;
; -3.289 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.195      ;
; -3.287 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.193      ;
; -3.265 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.171      ;
; -3.264 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.184      ;
; -3.256 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.176      ;
; -3.255 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.161      ;
; -3.254 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.160      ;
; -3.254 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.160      ;
; -3.254 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.160      ;
; -3.252 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.158      ;
; -3.252 ; CounterUp_modulo_50M:inst7|cnt[7]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.172      ;
; -3.251 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.157      ;
; -3.250 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.156      ;
; -3.239 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.145      ;
; -3.238 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.144      ;
; -3.235 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.141      ;
; -3.230 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.150      ;
; -3.218 ; CounterUp_modulo_50M:inst7|cnt[10] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.124      ;
; -3.211 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.095     ; 4.117      ;
; -3.210 ; CounterUp_modulo_50M:inst7|cnt[7]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock        ; Clock       ; 1.000        ; -0.081     ; 4.130      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CounterUp_modulo_50M:inst7|cnt[12]'                                                                                                                     ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.002 ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 1.000        ; -0.081     ; 0.922      ;
; 0.062  ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 1.000        ; -0.081     ; 0.858      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CounterUp_modulo_50M:inst7|cnt[12]'                                                                                                                     ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.453 ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 0.000        ; 0.081      ; 0.758      ;
; 0.510 ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 0.000        ; 0.081      ; 0.803      ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock'                                                                                                                                         ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.743 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; CounterUp_modulo_50M:inst7|cnt[10] ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; CounterUp_modulo_50M:inst7|cnt[9]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.038      ;
; 0.761 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[3]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[1]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[2]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; CounterUp_modulo_50M:inst7|cnt[18] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; CounterUp_modulo_50M:inst7|cnt[16] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; CounterUp_modulo_50M:inst7|cnt[24] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.058      ;
; 1.098 ; CounterUp_modulo_50M:inst7|cnt[9]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.391      ;
; 1.105 ; CounterUp_modulo_50M:inst7|cnt[10] ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.398      ;
; 1.106 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.399      ;
; 1.115 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[2]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.410      ;
; 1.124 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[3]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[1]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.417      ;
; 1.126 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.419      ;
; 1.133 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[2]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; CounterUp_modulo_50M:inst7|cnt[16] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.428      ;
; 1.160 ; CounterUp_modulo_50M:inst7|cnt[25] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.453      ;
; 1.165 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.458      ;
; 1.204 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[24] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 2.595      ; 4.302      ;
; 1.229 ; CounterUp_modulo_50M:inst7|cnt[9]  ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.522      ;
; 1.246 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.539      ;
; 1.247 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[3]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.540      ;
; 1.256 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.550      ;
; 1.264 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[3]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.558      ;
; 1.273 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.568      ;
; 1.303 ; CounterUp_modulo_50M:inst7|cnt[15] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.596      ;
; 1.316 ; CounterUp_modulo_50M:inst7|cnt[17] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.609      ;
; 1.331 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 2.595      ; 4.429      ;
; 1.332 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.603      ; 4.438      ;
; 1.335 ; CounterUp_modulo_50M:inst7|cnt[14] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.628      ;
; 1.360 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.603      ; 4.466      ;
; 1.379 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.079      ; 1.670      ;
; 1.382 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.675      ;
; 1.387 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.680      ;
; 1.388 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.681      ;
; 1.396 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.689      ;
; 1.396 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.689      ;
; 1.396 ; CounterUp_modulo_50M:inst7|cnt[10] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.079      ; 1.687      ;
; 1.397 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.690      ;
; 1.399 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.692      ;
; 1.404 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.697      ;
; 1.405 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[16] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.595      ; 4.503      ;
; 1.406 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.699      ;
; 1.413 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.706      ;
; 1.413 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.706      ;
; 1.413 ; CounterUp_modulo_50M:inst7|cnt[18] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.706      ;
; 1.415 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.708      ;
; 1.425 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.595      ; 4.523      ;
; 1.426 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.595      ; 4.524      ;
; 1.427 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[19] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.595      ; 4.525      ;
; 1.428 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[14] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.595      ; 4.526      ;
; 1.429 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[13] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.595      ; 4.527      ;
; 1.429 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[15] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.595      ; 4.527      ;
; 1.429 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[17] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.595      ; 4.527      ;
; 1.443 ; CounterUp_modulo_50M:inst7|cnt[15] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.736      ;
; 1.452 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.595      ; 4.550      ;
; 1.456 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[7]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.595      ; 4.554      ;
; 1.456 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.595      ; 4.554      ;
; 1.475 ; CounterUp_modulo_50M:inst7|cnt[14] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.768      ;
; 1.503 ; CounterUp_modulo_50M:inst7|cnt[24] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.796      ;
; 1.504 ; CounterUp_modulo_50M:inst7|cnt[13] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.797      ;
; 1.506 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.799      ;
; 1.512 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[25] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.595      ; 4.610      ;
; 1.519 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.079      ; 1.810      ;
; 1.520 ; CounterUp_modulo_50M:inst7|cnt[9]  ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.079      ; 1.811      ;
; 1.527 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.820      ;
; 1.528 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.821      ;
; 1.534 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 2.595      ; 4.632      ;
; 1.536 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.829      ;
; 1.536 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.829      ;
; 1.536 ; CounterUp_modulo_50M:inst7|cnt[10] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.079      ; 1.827      ;
; 1.537 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.079      ; 1.828      ;
; 1.541 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.834      ;
; 1.543 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 2.603      ; 4.649      ;
; 1.544 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.837      ;
; 1.545 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[18] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.595      ; 4.643      ;
; 1.546 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.081      ; 1.839      ;
; 1.547 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 2.603      ; 4.653      ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CounterUp_modulo_50M:inst7|cnt[20]'                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                              ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.262 ; MIPS_32bit:inst32|PC[2]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.456      ; 1.492      ;
; 1.281 ; MIPS_32bit:inst32|PC[0]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.434      ; 1.489      ;
; 1.383 ; data_memory:inst2|memory[6][5]                       ; data_memory:inst2|read_data[5]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.081      ; 1.676      ;
; 1.487 ; MIPS_32bit:inst32|PC[4]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.456      ; 1.717      ;
; 1.542 ; data_memory:inst2|memory[13][22]                     ; data_memory:inst2|read_data[22]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.078      ; 1.832      ;
; 1.600 ; data_memory:inst2|read_data[3]                       ; MIPS_32bit:inst32|register_file:RF|registers[15][3]                                                                                  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.081      ; 1.893      ;
; 1.609 ; MIPS_32bit:inst32|PC[6]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.449      ; 1.832      ;
; 1.683 ; MIPS_32bit:inst32|register_file:RF|registers[3][4]   ; data_memory:inst2|memory[15][4]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.393     ; 1.502      ;
; 1.741 ; data_memory:inst2|memory[3][26]                      ; data_memory:inst2|read_data[26]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.079      ; 2.032      ;
; 1.755 ; data_memory:inst2|memory[14][25]                     ; data_memory:inst2|read_data[25]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.081      ; 2.048      ;
; 1.780 ; data_memory:inst2|memory[22][24]                     ; data_memory:inst2|read_data[24]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.083      ; 2.075      ;
; 1.798 ; MIPS_32bit:inst32|PC[5]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.445      ; 2.017      ;
; 1.810 ; data_memory:inst2|memory[2][26]                      ; data_memory:inst2|read_data[26]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.079      ; 2.101      ;
; 1.840 ; data_memory:inst2|memory[22][8]                      ; data_memory:inst2|read_data[8]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.094      ; 2.146      ;
; 1.860 ; MIPS_32bit:inst32|register_file:RF|registers[3][13]  ; data_memory:inst2|memory[15][13]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.393     ; 1.679      ;
; 1.869 ; MIPS_32bit:inst32|PC[3]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.445      ; 2.088      ;
; 1.871 ; data_memory:inst2|memory[10][18]                     ; data_memory:inst2|read_data[18]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.094      ; 2.177      ;
; 1.882 ; MIPS_32bit:inst32|PC[1]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.445      ; 2.101      ;
; 1.889 ; data_memory:inst2|memory[14][21]                     ; data_memory:inst2|read_data[21]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.094      ; 2.195      ;
; 1.892 ; MIPS_32bit:inst32|register_file:RF|registers[10][23] ; data_memory:inst2|memory[15][23]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.391     ; 1.713      ;
; 1.896 ; MIPS_32bit:inst32|register_file:RF|registers[11][21] ; data_memory:inst2|memory[15][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.084      ; 2.192      ;
; 1.897 ; MIPS_32bit:inst32|register_file:RF|registers[11][21] ; data_memory:inst2|memory[13][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.084      ; 2.193      ;
; 1.907 ; data_memory:inst2|memory[11][23]                     ; data_memory:inst2|read_data[23]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.081      ; 2.200      ;
; 1.908 ; MIPS_32bit:inst32|PC[7]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.466      ; 2.148      ;
; 1.909 ; data_memory:inst2|memory[31][27]                     ; data_memory:inst2|read_data[27]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.080      ; 2.201      ;
; 1.911 ; MIPS_32bit:inst32|register_file:RF|registers[13][9]  ; data_memory:inst2|memory[15][9]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.081      ; 2.204      ;
; 1.996 ; data_memory:inst2|memory[13][16]                     ; data_memory:inst2|read_data[16]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.064      ; 2.272      ;
; 2.003 ; data_memory:inst2|memory[31][28]                     ; data_memory:inst2|read_data[28]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.077      ; 2.292      ;
; 2.010 ; data_memory:inst2|memory[10][20]                     ; data_memory:inst2|read_data[20]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.094      ; 2.316      ;
; 2.012 ; data_memory:inst2|memory[31][8]                      ; data_memory:inst2|read_data[8]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.076      ; 2.300      ;
; 2.021 ; data_memory:inst2|memory[21][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.077      ; 2.310      ;
; 2.026 ; data_memory:inst2|memory[10][16]                     ; data_memory:inst2|read_data[16]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.079      ; 2.317      ;
; 2.037 ; data_memory:inst2|memory[10][12]                     ; data_memory:inst2|read_data[12]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.083      ; 2.332      ;
; 2.052 ; data_memory:inst2|memory[31][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.072      ; 2.336      ;
; 2.053 ; data_memory:inst2|memory[14][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.094      ; 2.359      ;
; 2.057 ; data_memory:inst2|memory[21][23]                     ; data_memory:inst2|read_data[23]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.062      ; 2.331      ;
; 2.075 ; data_memory:inst2|memory[13][2]                      ; data_memory:inst2|read_data[2]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.085      ; 2.372      ;
; 2.081 ; MIPS_32bit:inst32|register_file:RF|registers[12][9]  ; data_memory:inst2|memory[15][9]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.081      ; 2.374      ;
; 2.082 ; data_memory:inst2|memory[3][25]                      ; data_memory:inst2|read_data[25]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.083      ; 2.377      ;
; 2.084 ; data_memory:inst2|memory[11][31]                     ; data_memory:inst2|read_data[31]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.081      ; 2.377      ;
; 2.087 ; data_memory:inst2|memory[6][3]                       ; data_memory:inst2|read_data[3]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.091      ; 2.390      ;
; 2.091 ; data_memory:inst2|memory[12][22]                     ; data_memory:inst2|read_data[22]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.077      ; 2.380      ;
; 2.091 ; data_memory:inst2|memory[3][16]                      ; data_memory:inst2|read_data[16]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.075      ; 2.378      ;
; 2.102 ; MIPS_32bit:inst32|register_file:RF|registers[10][21] ; data_memory:inst2|memory[15][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.387     ; 1.927      ;
; 2.103 ; MIPS_32bit:inst32|register_file:RF|registers[10][21] ; data_memory:inst2|memory[13][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.387     ; 1.928      ;
; 2.122 ; data_memory:inst2|memory[28][23]                     ; data_memory:inst2|read_data[23]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.075      ; 2.409      ;
; 2.126 ; MIPS_32bit:inst32|register_file:RF|registers[11][21] ; data_memory:inst2|memory[14][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.083      ; 2.421      ;
; 2.127 ; MIPS_32bit:inst32|register_file:RF|registers[11][21] ; data_memory:inst2|memory[12][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.083      ; 2.422      ;
; 2.132 ; data_memory:inst2|memory[3][2]                       ; data_memory:inst2|read_data[2]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.082      ; 2.426      ;
; 2.143 ; data_memory:inst2|memory[13][12]                     ; data_memory:inst2|read_data[12]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.083      ; 2.438      ;
; 2.145 ; data_memory:inst2|memory[30][24]                     ; data_memory:inst2|read_data[24]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.083      ; 2.440      ;
; 2.147 ; MIPS_32bit:inst32|register_file:RF|registers[13][19] ; MIPS_32bit:inst32|PC[19]                                                                                                             ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.067      ; 1.946      ;
; 2.149 ; data_memory:inst2|memory[21][19]                     ; data_memory:inst2|read_data[19]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.076      ; 2.437      ;
; 2.154 ; data_memory:inst2|memory[13][20]                     ; data_memory:inst2|read_data[20]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.092      ; 2.458      ;
; 2.159 ; data_memory:inst2|memory[15][21]                     ; data_memory:inst2|read_data[21]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.093      ; 2.464      ;
; 2.163 ; data_memory:inst2|read_data[26]                      ; MIPS_32bit:inst32|register_file:RF|registers[15][26]                                                                                 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.076      ; 2.451      ;
; 2.173 ; data_memory:inst2|memory[14][22]                     ; data_memory:inst2|read_data[22]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.077      ; 2.462      ;
; 2.182 ; data_memory:inst2|memory[30][17]                     ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.079      ; 2.473      ;
; 2.182 ; data_memory:inst2|memory[6][19]                      ; data_memory:inst2|read_data[19]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.094      ; 2.488      ;
; 2.184 ; data_memory:inst2|memory[31][6]                      ; data_memory:inst2|read_data[6]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.073      ; 2.469      ;
; 2.189 ; data_memory:inst2|memory[21][31]                     ; data_memory:inst2|read_data[31]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.063      ; 2.464      ;
; 2.191 ; data_memory:inst2|memory[30][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.080      ; 2.483      ;
; 2.194 ; data_memory:inst2|memory[10][10]                     ; data_memory:inst2|read_data[10]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.095      ; 2.501      ;
; 2.194 ; data_memory:inst2|memory[21][15]                     ; data_memory:inst2|read_data[15]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.064      ; 2.470      ;
; 2.199 ; data_memory:inst2|read_data[4]                       ; MIPS_32bit:inst32|register_file:RF|registers[10][4]                                                                                  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.563      ; 2.974      ;
; 2.201 ; data_memory:inst2|memory[13][18]                     ; data_memory:inst2|read_data[18]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.077      ; 2.490      ;
; 2.204 ; data_memory:inst2|memory[21][17]                     ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.076      ; 2.492      ;
; 2.205 ; MIPS_32bit:inst32|register_file:RF|registers[13][13] ; data_memory:inst2|memory[15][13]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.065      ; 2.482      ;
; 2.207 ; data_memory:inst2|memory[31][20]                     ; data_memory:inst2|read_data[20]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.075      ; 2.494      ;
; 2.213 ; data_memory:inst2|memory[31][12]                     ; data_memory:inst2|read_data[12]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.059      ; 2.484      ;
; 2.215 ; data_memory:inst2|read_data[4]                       ; MIPS_32bit:inst32|register_file:RF|registers[9][4]                                                                                   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.603      ; 3.030      ;
; 2.217 ; MIPS_32bit:inst32|register_file:RF|registers[14][12] ; MIPS_32bit:inst32|PC[12]                                                                                                             ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.585      ; 2.534      ;
; 2.225 ; data_memory:inst2|memory[30][15]                     ; data_memory:inst2|read_data[15]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.067      ; 2.504      ;
; 2.226 ; data_memory:inst2|memory[28][17]                     ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.077      ; 2.515      ;
; 2.229 ; data_memory:inst2|memory[11][25]                     ; data_memory:inst2|read_data[25]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.100      ; 2.541      ;
; 2.231 ; data_memory:inst2|memory[28][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.090      ; 2.533      ;
; 2.234 ; data_memory:inst2|memory[6][21]                      ; data_memory:inst2|read_data[21]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.095      ; 2.541      ;
; 2.236 ; data_memory:inst2|read_data[3]                       ; MIPS_32bit:inst32|register_file:RF|registers[9][3]                                                                                   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.560      ; 3.008      ;
; 2.237 ; data_memory:inst2|memory[13][26]                     ; data_memory:inst2|read_data[26]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.094      ; 2.543      ;
; 2.241 ; MIPS_32bit:inst32|register_file:RF|registers[10][17] ; data_memory:inst2|memory[15][17]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.429     ; 2.024      ;
; 2.242 ; data_memory:inst2|memory[14][19]                     ; data_memory:inst2|read_data[19]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.093      ; 2.547      ;
; 2.261 ; MIPS_32bit:inst32|register_file:RF|registers[3][16]  ; data_memory:inst2|memory[15][16]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.393     ; 2.080      ;
; 2.261 ; data_memory:inst2|memory[22][6]                      ; data_memory:inst2|read_data[6]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.087      ; 2.560      ;
; 2.263 ; data_memory:inst2|read_data[12]                      ; MIPS_32bit:inst32|register_file:RF|registers[15][12]                                                                                 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.090      ; 2.565      ;
; 2.267 ; data_memory:inst2|memory[13][4]                      ; data_memory:inst2|read_data[4]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.099      ; 2.578      ;
; 2.267 ; MIPS_32bit:inst32|register_file:RF|registers[11][23] ; MIPS_32bit:inst32|PC[23]                                                                                                             ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.550      ; 2.549      ;
; 2.269 ; data_memory:inst2|memory[29][31]                     ; data_memory:inst2|read_data[31]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.063      ; 2.544      ;
; 2.272 ; MIPS_32bit:inst32|register_file:RF|registers[2][9]   ; MIPS_32bit:inst32|PC[9]                                                                                                              ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.534      ; 2.538      ;
; 2.276 ; data_memory:inst2|memory[29][15]                     ; data_memory:inst2|read_data[15]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.064      ; 2.552      ;
; 2.276 ; MIPS_32bit:inst32|register_file:RF|registers[13][15] ; MIPS_32bit:inst32|PC[15]                                                                                                             ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.116      ; 2.124      ;
; 2.276 ; MIPS_32bit:inst32|register_file:RF|registers[11][19] ; MIPS_32bit:inst32|PC[19]                                                                                                             ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.550      ; 2.558      ;
; 2.284 ; MIPS_32bit:inst32|register_file:RF|registers[15][8]  ; data_memory:inst2|memory[14][8]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.526      ; 3.022      ;
; 2.288 ; data_memory:inst2|memory[27][20]                     ; data_memory:inst2|read_data[20]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.075      ; 2.575      ;
; 2.296 ; data_memory:inst2|memory[3][17]                      ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.082      ; 2.590      ;
; 2.298 ; data_memory:inst2|read_data[3]                       ; MIPS_32bit:inst32|register_file:RF|registers[3][3]                                                                                   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.557      ; 3.067      ;
; 2.302 ; MIPS_32bit:inst32|register_file:RF|registers[15][12] ; MIPS_32bit:inst32|PC[12]                                                                                                             ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.583      ; 2.617      ;
; 2.304 ; data_memory:inst2|memory[14][17]                     ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.093      ; 2.609      ;
; 2.306 ; data_memory:inst2|memory[1][25]                      ; data_memory:inst2|read_data[25]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.084      ; 2.602      ;
; 2.308 ; MIPS_32bit:inst32|register_file:RF|registers[13][23] ; MIPS_32bit:inst32|PC[23]                                                                                                             ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.067      ; 2.107      ;
; 2.311 ; data_memory:inst2|memory[31][26]                     ; data_memory:inst2|read_data[26]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.076      ; 2.599      ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                   ;
+-------------+-----------------+------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                         ; Note                                           ;
+-------------+-----------------+------------------------------------+------------------------------------------------+
; 17.31 MHz   ; 17.31 MHz       ; CounterUp_modulo_50M:inst7|cnt[20] ;                                                ;
; 225.38 MHz  ; 225.38 MHz      ; Clock                              ;                                                ;
; 1102.54 MHz ; 402.09 MHz      ; CounterUp_modulo_50M:inst7|cnt[12] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; CounterUp_modulo_50M:inst7|cnt[20] ; -32.463 ; -55603.382    ;
; Clock                              ; -3.437  ; -60.454       ;
; CounterUp_modulo_50M:inst7|cnt[12] ; 0.093   ; 0.000         ;
+------------------------------------+---------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                          ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; CounterUp_modulo_50M:inst7|cnt[12] ; 0.403 ; 0.000         ;
; Clock                              ; 0.692 ; 0.000         ;
; CounterUp_modulo_50M:inst7|cnt[20] ; 1.157 ; 0.000         ;
+------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary            ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CounterUp_modulo_50M:inst7|cnt[20] ; -3.201 ; -3096.161     ;
; Clock                              ; -3.000 ; -41.662       ;
; CounterUp_modulo_50M:inst7|cnt[12] ; -1.487 ; -2.974        ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CounterUp_modulo_50M:inst7|cnt[20]'                                                                                                                                                                                                                                     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                            ; To Node                          ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -32.463 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.444     ; 33.021     ;
; -32.463 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][6]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.444     ; 33.021     ;
; -32.463 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][10] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.444     ; 33.021     ;
; -32.463 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][12] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.444     ; 33.021     ;
; -32.463 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][13] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.444     ; 33.021     ;
; -32.463 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][14] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.444     ; 33.021     ;
; -32.463 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][4]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.444     ; 33.021     ;
; -32.463 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.444     ; 33.021     ;
; -32.277 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][30] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.850     ;
; -32.277 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][0]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.850     ;
; -32.179 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][22] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.426     ; 32.755     ;
; -32.053 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][11] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.626     ;
; -32.053 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][15] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.626     ;
; -32.053 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][16] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.626     ;
; -32.053 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][18] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.626     ;
; -32.053 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][26] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.626     ;
; -32.053 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][1]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.626     ;
; -32.053 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][2]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.626     ;
; -32.053 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][7]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.626     ;
; -31.902 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][10] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.431     ; 32.473     ;
; -31.902 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.431     ; 32.473     ;
; -31.869 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][9]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.437     ;
; -31.869 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][17] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.437     ;
; -31.869 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.437     ;
; -31.869 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][23] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.437     ;
; -31.869 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][25] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.437     ;
; -31.869 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][27] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.437     ;
; -31.869 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][29] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.437     ;
; -31.869 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][31] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.437     ;
; -31.824 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.396     ;
; -31.824 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][9]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.396     ;
; -31.824 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][11] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.396     ;
; -31.824 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.396     ;
; -31.824 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.396     ;
; -31.824 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][27] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.396     ;
; -31.824 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][31] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.396     ;
; -31.824 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.396     ;
; -31.804 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][27] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.435     ; 32.371     ;
; -31.795 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][14] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.368     ;
; -31.795 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][16] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.368     ;
; -31.758 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.330     ;
; -31.758 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][9]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.330     ;
; -31.758 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][11] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.330     ;
; -31.758 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.330     ;
; -31.758 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.330     ;
; -31.758 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][31] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.330     ;
; -31.758 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.430     ; 32.330     ;
; -31.743 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][8]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.316     ;
; -31.743 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][13] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.316     ;
; -31.743 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][15] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.316     ;
; -31.743 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][17] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.316     ;
; -31.743 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][29] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.316     ;
; -31.743 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][1]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.316     ;
; -31.743 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][7]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.429     ; 32.316     ;
; -31.726 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][8]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.294     ;
; -31.726 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][20] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.294     ;
; -31.726 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.294     ;
; -31.726 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][22] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.294     ;
; -31.726 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][24] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.294     ;
; -31.726 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][28] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.434     ; 32.294     ;
; -31.722 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][20] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.436     ; 32.288     ;
; -31.722 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.436     ; 32.288     ;
; -31.722 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][24] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.436     ; 32.288     ;
; -31.722 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][30] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.436     ; 32.288     ;
; -31.707 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][9]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.261     ;
; -31.707 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][13] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.261     ;
; -31.707 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][15] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.261     ;
; -31.707 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][17] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.261     ;
; -31.707 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.261     ;
; -31.707 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][20] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.261     ;
; -31.707 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.261     ;
; -31.707 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][7]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.261     ;
; -31.705 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][14]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.450     ; 32.257     ;
; -31.705 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][16]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.450     ; 32.257     ;
; -31.705 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][18]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.450     ; 32.257     ;
; -31.705 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][23]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.450     ; 32.257     ;
; -31.705 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][25]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.450     ; 32.257     ;
; -31.705 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][28]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.450     ; 32.257     ;
; -31.705 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][30]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.450     ; 32.257     ;
; -31.705 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][0]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.450     ; 32.257     ;
; -31.705 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][2]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.450     ; 32.257     ;
; -31.702 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[7][16]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.446     ; 32.258     ;
; -31.702 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[7][18]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.446     ; 32.258     ;
; -31.702 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[7][4]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.446     ; 32.258     ;
; -31.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.255     ;
; -31.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][10] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.255     ;
; -31.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][11] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.255     ;
; -31.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][29] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.255     ;
; -31.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][31] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.255     ;
; -31.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][1]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.255     ;
; -31.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][4]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.255     ;
; -31.701 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.255     ;
; -31.698 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][9]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.252     ;
; -31.698 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][13]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.252     ;
; -31.698 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][15]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.252     ;
; -31.698 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][17]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.252     ;
; -31.698 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][19]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.252     ;
; -31.698 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][20]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.252     ;
; -31.698 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][21]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.252     ;
; -31.698 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][7]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.448     ; 32.252     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock'                                                                                                                    ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.437 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.073     ; 4.366      ;
; -3.436 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.073     ; 4.365      ;
; -3.433 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.073     ; 4.362      ;
; -3.433 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.073     ; 4.362      ;
; -3.432 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.073     ; 4.361      ;
; -3.431 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.073     ; 4.360      ;
; -3.256 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.073     ; 4.185      ;
; -3.253 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.073     ; 4.182      ;
; -3.250 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.182      ;
; -3.250 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.073     ; 4.179      ;
; -3.249 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.181      ;
; -3.241 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.158      ;
; -3.225 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.073     ; 4.154      ;
; -3.225 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock        ; Clock       ; 1.000        ; -0.073     ; 4.154      ;
; -3.208 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.125      ;
; -3.183 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.100      ;
; -3.183 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.100      ;
; -3.178 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.095      ;
; -3.169 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.086      ;
; -3.167 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.097      ;
; -3.166 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.096      ;
; -3.164 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.094      ;
; -3.163 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.080      ;
; -3.163 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.093      ;
; -3.163 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.093      ;
; -3.163 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.093      ;
; -3.162 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.092      ;
; -3.161 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.091      ;
; -3.160 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.077      ;
; -3.160 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.077      ;
; -3.160 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.077      ;
; -3.160 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.090      ;
; -3.160 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.090      ;
; -3.159 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.076      ;
; -3.159 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.089      ;
; -3.158 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.075      ;
; -3.158 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.088      ;
; -3.156 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.073      ;
; -3.156 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.073      ;
; -3.150 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.067      ;
; -3.150 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.067      ;
; -3.145 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.062      ;
; -3.134 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.064      ;
; -3.127 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.044      ;
; -3.127 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.044      ;
; -3.127 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.044      ;
; -3.126 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.043      ;
; -3.125 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.042      ;
; -3.123 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.040      ;
; -3.123 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.040      ;
; -3.111 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.028      ;
; -3.111 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.028      ;
; -3.106 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.023      ;
; -3.105 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.022      ;
; -3.105 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.022      ;
; -3.101 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.031      ;
; -3.100 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.017      ;
; -3.088 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.005      ;
; -3.088 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.005      ;
; -3.088 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.005      ;
; -3.087 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.004      ;
; -3.086 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.003      ;
; -3.084 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.001      ;
; -3.084 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 4.001      ;
; -3.083 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 4.013      ;
; -3.082 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.999      ;
; -3.082 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.999      ;
; -3.082 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.999      ;
; -3.081 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.998      ;
; -3.080 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.997      ;
; -3.078 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.995      ;
; -3.078 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.995      ;
; -3.062 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.992      ;
; -3.056 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.986      ;
; -3.050 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.980      ;
; -3.045 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.962      ;
; -3.033 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.950      ;
; -3.011 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.941      ;
; -3.005 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.935      ;
; -2.994 ; CounterUp_modulo_50M:inst7|cnt[10] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.911      ;
; -2.987 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.904      ;
; -2.987 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.904      ;
; -2.986 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.916      ;
; -2.983 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.913      ;
; -2.983 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.913      ;
; -2.982 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.899      ;
; -2.980 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.910      ;
; -2.980 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.913      ;
; -2.980 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.910      ;
; -2.979 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.912      ;
; -2.977 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.910      ;
; -2.977 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.907      ;
; -2.976 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock        ; Clock       ; 1.000        ; -0.069     ; 3.909      ;
; -2.975 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.892      ;
; -2.975 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.892      ;
; -2.970 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.887      ;
; -2.964 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.881      ;
; -2.964 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.881      ;
; -2.964 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.881      ;
; -2.963 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock        ; Clock       ; 1.000        ; -0.085     ; 3.880      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CounterUp_modulo_50M:inst7|cnt[12]'                                                                                                                     ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.093 ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 1.000        ; -0.071     ; 0.838      ;
; 0.161 ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 1.000        ; -0.071     ; 0.770      ;
; 0.161 ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 1.000        ; -0.071     ; 0.770      ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CounterUp_modulo_50M:inst7|cnt[12]'                                                                                                                      ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.403 ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 0.000        ; 0.071      ; 0.684      ;
; 0.472 ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 0.000        ; 0.071      ; 0.738      ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock'                                                                                                                                          ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.692 ; CounterUp_modulo_50M:inst7|cnt[10] ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; CounterUp_modulo_50M:inst7|cnt[9]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 0.961      ;
; 0.705 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[3]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; CounterUp_modulo_50M:inst7|cnt[16] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[2]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; CounterUp_modulo_50M:inst7|cnt[24] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; CounterUp_modulo_50M:inst7|cnt[18] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[1]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 0.975      ;
; 0.711 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 0.978      ;
; 1.011 ; CounterUp_modulo_50M:inst7|cnt[10] ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.278      ;
; 1.013 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.280      ;
; 1.016 ; CounterUp_modulo_50M:inst7|cnt[9]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.283      ;
; 1.026 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[3]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[1]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.296      ;
; 1.032 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[2]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.300      ;
; 1.040 ; CounterUp_modulo_50M:inst7|cnt[16] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.308      ;
; 1.044 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[2]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.312      ;
; 1.069 ; CounterUp_modulo_50M:inst7|cnt[25] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.337      ;
; 1.075 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.342      ;
; 1.113 ; CounterUp_modulo_50M:inst7|cnt[9]  ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.380      ;
; 1.121 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.388      ;
; 1.126 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[3]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.393      ;
; 1.135 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.402      ;
; 1.148 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.415      ;
; 1.149 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.416      ;
; 1.149 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[3]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.416      ;
; 1.151 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.418      ;
; 1.154 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.421      ;
; 1.154 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.421      ;
; 1.163 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.430      ;
; 1.166 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.433      ;
; 1.167 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.434      ;
; 1.167 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.434      ;
; 1.220 ; CounterUp_modulo_50M:inst7|cnt[15] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.488      ;
; 1.228 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[24] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 2.384      ; 4.077      ;
; 1.232 ; CounterUp_modulo_50M:inst7|cnt[17] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.500      ;
; 1.243 ; CounterUp_modulo_50M:inst7|cnt[14] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.511      ;
; 1.248 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.515      ;
; 1.249 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.516      ;
; 1.263 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.070      ; 1.528      ;
; 1.271 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.538      ;
; 1.271 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.538      ;
; 1.272 ; CounterUp_modulo_50M:inst7|cnt[10] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.070      ; 1.537      ;
; 1.273 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.540      ;
; 1.273 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.540      ;
; 1.276 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.543      ;
; 1.276 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.543      ;
; 1.285 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.552      ;
; 1.285 ; CounterUp_modulo_50M:inst7|cnt[18] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.553      ;
; 1.288 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.555      ;
; 1.289 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.556      ;
; 1.297 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.565      ;
; 1.304 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.572      ;
; 1.342 ; CounterUp_modulo_50M:inst7|cnt[15] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.610      ;
; 1.365 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.632      ;
; 1.365 ; CounterUp_modulo_50M:inst7|cnt[14] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.633      ;
; 1.366 ; CounterUp_modulo_50M:inst7|cnt[24] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.634      ;
; 1.369 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.636      ;
; 1.370 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 2.384      ; 4.219      ;
; 1.371 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.638      ;
; 1.378 ; CounterUp_modulo_50M:inst7|cnt[13] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.646      ;
; 1.384 ; CounterUp_modulo_50M:inst7|cnt[9]  ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.070      ; 1.649      ;
; 1.385 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.070      ; 1.650      ;
; 1.386 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.654      ;
; 1.391 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; -0.500       ; 2.391      ; 3.747      ;
; 1.392 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.659      ;
; 1.392 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.659      ;
; 1.393 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.660      ;
; 1.394 ; CounterUp_modulo_50M:inst7|cnt[10] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.070      ; 1.659      ;
; 1.395 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.662      ;
; 1.396 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.070      ; 1.661      ;
; 1.398 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.665      ;
; 1.406 ; CounterUp_modulo_50M:inst7|cnt[16] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.073      ; 1.674      ;
; 1.407 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[24] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; -0.500       ; 2.384      ; 3.756      ;
; 1.407 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.674      ;
; 1.410 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.072      ; 1.677      ;
; 1.412 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; -0.500       ; 2.391      ; 3.768      ;
; 1.418 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.391      ; 4.274      ;
; 1.437 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.391      ; 4.293      ;
; 1.438 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[16] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 2.384      ; 4.287      ;
; 1.456 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; -0.500       ; 2.384      ; 3.805      ;
; 1.459 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[19] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; -0.500       ; 2.383      ; 3.807      ;
; 1.459 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; -0.500       ; 2.384      ; 3.808      ;
; 1.460 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; -0.500       ; 2.384      ; 3.809      ;
; 1.461 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[13] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; -0.500       ; 2.383      ; 3.809      ;
; 1.461 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[14] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; -0.500       ; 2.383      ; 3.809      ;
; 1.462 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[15] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; -0.500       ; 2.383      ; 3.810      ;
; 1.462 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[17] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; -0.500       ; 2.383      ; 3.810      ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CounterUp_modulo_50M:inst7|cnt[20]'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                              ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.157 ; MIPS_32bit:inst32|PC[2]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.446      ; 1.353      ;
; 1.171 ; MIPS_32bit:inst32|PC[0]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.427      ; 1.348      ;
; 1.225 ; data_memory:inst2|memory[6][5]                       ; data_memory:inst2|read_data[5]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.074      ; 1.494      ;
; 1.356 ; MIPS_32bit:inst32|PC[4]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.446      ; 1.552      ;
; 1.379 ; data_memory:inst2|memory[13][22]                     ; data_memory:inst2|read_data[22]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.072      ; 1.646      ;
; 1.470 ; MIPS_32bit:inst32|PC[6]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.440      ; 1.660      ;
; 1.502 ; data_memory:inst2|read_data[3]                       ; MIPS_32bit:inst32|register_file:RF|registers[15][3]                                                                                  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.072      ; 1.769      ;
; 1.530 ; MIPS_32bit:inst32|register_file:RF|registers[3][4]   ; data_memory:inst2|memory[15][4]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.376     ; 1.349      ;
; 1.548 ; data_memory:inst2|memory[3][26]                      ; data_memory:inst2|read_data[26]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.073      ; 1.816      ;
; 1.558 ; data_memory:inst2|memory[14][25]                     ; data_memory:inst2|read_data[25]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.073      ; 1.826      ;
; 1.587 ; data_memory:inst2|memory[22][24]                     ; data_memory:inst2|read_data[24]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.074      ; 1.856      ;
; 1.625 ; data_memory:inst2|memory[2][26]                      ; data_memory:inst2|read_data[26]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.073      ; 1.893      ;
; 1.631 ; MIPS_32bit:inst32|PC[5]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.437      ; 1.818      ;
; 1.644 ; data_memory:inst2|memory[22][8]                      ; data_memory:inst2|read_data[8]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.085      ; 1.924      ;
; 1.674 ; data_memory:inst2|memory[10][18]                     ; data_memory:inst2|read_data[18]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.086      ; 1.955      ;
; 1.676 ; data_memory:inst2|memory[14][21]                     ; data_memory:inst2|read_data[21]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.084      ; 1.955      ;
; 1.689 ; MIPS_32bit:inst32|register_file:RF|registers[11][21] ; data_memory:inst2|memory[15][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.075      ; 1.959      ;
; 1.690 ; MIPS_32bit:inst32|register_file:RF|registers[11][21] ; data_memory:inst2|memory[13][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.075      ; 1.960      ;
; 1.694 ; MIPS_32bit:inst32|register_file:RF|registers[3][13]  ; data_memory:inst2|memory[15][13]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.376     ; 1.513      ;
; 1.696 ; MIPS_32bit:inst32|PC[3]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.437      ; 1.883      ;
; 1.703 ; data_memory:inst2|memory[31][27]                     ; data_memory:inst2|read_data[27]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.071      ; 1.969      ;
; 1.705 ; data_memory:inst2|memory[11][23]                     ; data_memory:inst2|read_data[23]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.072      ; 1.972      ;
; 1.711 ; MIPS_32bit:inst32|PC[1]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.437      ; 1.898      ;
; 1.716 ; MIPS_32bit:inst32|register_file:RF|registers[10][23] ; data_memory:inst2|memory[15][23]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.369     ; 1.542      ;
; 1.726 ; MIPS_32bit:inst32|register_file:RF|registers[13][9]  ; data_memory:inst2|memory[15][9]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.075      ; 1.996      ;
; 1.736 ; MIPS_32bit:inst32|PC[7]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.454      ; 1.940      ;
; 1.774 ; data_memory:inst2|memory[13][16]                     ; data_memory:inst2|read_data[16]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.059      ; 2.028      ;
; 1.785 ; data_memory:inst2|memory[31][28]                     ; data_memory:inst2|read_data[28]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.072      ; 2.052      ;
; 1.786 ; data_memory:inst2|memory[31][8]                      ; data_memory:inst2|read_data[8]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.072      ; 2.053      ;
; 1.797 ; data_memory:inst2|memory[21][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.071      ; 2.063      ;
; 1.802 ; data_memory:inst2|memory[10][20]                     ; data_memory:inst2|read_data[20]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.086      ; 2.083      ;
; 1.810 ; data_memory:inst2|memory[10][16]                     ; data_memory:inst2|read_data[16]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.071      ; 2.076      ;
; 1.823 ; data_memory:inst2|memory[10][12]                     ; data_memory:inst2|read_data[12]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.075      ; 2.093      ;
; 1.830 ; data_memory:inst2|memory[13][2]                      ; data_memory:inst2|read_data[2]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.077      ; 2.102      ;
; 1.830 ; data_memory:inst2|memory[31][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.066      ; 2.091      ;
; 1.841 ; data_memory:inst2|memory[21][23]                     ; data_memory:inst2|read_data[23]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.056      ; 2.092      ;
; 1.844 ; data_memory:inst2|memory[14][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.084      ; 2.123      ;
; 1.849 ; data_memory:inst2|memory[3][25]                      ; data_memory:inst2|read_data[25]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.074      ; 2.118      ;
; 1.866 ; data_memory:inst2|memory[12][22]                     ; data_memory:inst2|read_data[22]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.071      ; 2.132      ;
; 1.867 ; data_memory:inst2|memory[6][3]                       ; data_memory:inst2|read_data[3]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.080      ; 2.142      ;
; 1.867 ; data_memory:inst2|memory[3][16]                      ; data_memory:inst2|read_data[16]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.069      ; 2.131      ;
; 1.868 ; data_memory:inst2|memory[11][31]                     ; data_memory:inst2|read_data[31]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.072      ; 2.135      ;
; 1.892 ; MIPS_32bit:inst32|register_file:RF|registers[10][21] ; data_memory:inst2|memory[15][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.365     ; 1.722      ;
; 1.893 ; MIPS_32bit:inst32|register_file:RF|registers[10][21] ; data_memory:inst2|memory[13][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.365     ; 1.723      ;
; 1.894 ; data_memory:inst2|memory[3][2]                       ; data_memory:inst2|read_data[2]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.074      ; 2.163      ;
; 1.896 ; data_memory:inst2|memory[28][23]                     ; data_memory:inst2|read_data[23]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.065      ; 2.156      ;
; 1.903 ; MIPS_32bit:inst32|register_file:RF|registers[12][9]  ; data_memory:inst2|memory[15][9]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.075      ; 2.173      ;
; 1.908 ; data_memory:inst2|memory[21][19]                     ; data_memory:inst2|read_data[19]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.071      ; 2.174      ;
; 1.911 ; data_memory:inst2|memory[13][12]                     ; data_memory:inst2|read_data[12]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.075      ; 2.181      ;
; 1.914 ; MIPS_32bit:inst32|register_file:RF|registers[11][21] ; data_memory:inst2|memory[14][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.075      ; 2.184      ;
; 1.916 ; MIPS_32bit:inst32|register_file:RF|registers[11][21] ; data_memory:inst2|memory[12][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.075      ; 2.186      ;
; 1.918 ; data_memory:inst2|memory[15][21]                     ; data_memory:inst2|read_data[21]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.083      ; 2.196      ;
; 1.919 ; data_memory:inst2|memory[30][24]                     ; data_memory:inst2|read_data[24]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.074      ; 2.188      ;
; 1.921 ; data_memory:inst2|memory[13][20]                     ; data_memory:inst2|read_data[20]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.083      ; 2.199      ;
; 1.943 ; data_memory:inst2|memory[30][17]                     ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.071      ; 2.209      ;
; 1.944 ; data_memory:inst2|memory[21][31]                     ; data_memory:inst2|read_data[31]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.058      ; 2.197      ;
; 1.945 ; data_memory:inst2|memory[14][22]                     ; data_memory:inst2|read_data[22]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.071      ; 2.211      ;
; 1.947 ; data_memory:inst2|memory[31][6]                      ; data_memory:inst2|read_data[6]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.066      ; 2.208      ;
; 1.948 ; data_memory:inst2|read_data[26]                      ; MIPS_32bit:inst32|register_file:RF|registers[15][26]                                                                                 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.068      ; 2.211      ;
; 1.951 ; data_memory:inst2|read_data[4]                       ; MIPS_32bit:inst32|register_file:RF|registers[10][4]                                                                                  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.528      ; 2.674      ;
; 1.960 ; data_memory:inst2|memory[31][20]                     ; data_memory:inst2|read_data[20]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.071      ; 2.226      ;
; 1.960 ; data_memory:inst2|memory[6][19]                      ; data_memory:inst2|read_data[19]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.085      ; 2.240      ;
; 1.962 ; data_memory:inst2|memory[13][18]                     ; data_memory:inst2|read_data[18]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.072      ; 2.229      ;
; 1.963 ; data_memory:inst2|memory[21][17]                     ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.070      ; 2.228      ;
; 1.964 ; data_memory:inst2|memory[30][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.072      ; 2.231      ;
; 1.967 ; data_memory:inst2|memory[10][10]                     ; data_memory:inst2|read_data[10]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.086      ; 2.248      ;
; 1.967 ; data_memory:inst2|memory[21][15]                     ; data_memory:inst2|read_data[15]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.055      ; 2.217      ;
; 1.968 ; data_memory:inst2|memory[31][12]                     ; data_memory:inst2|read_data[12]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.053      ; 2.216      ;
; 1.971 ; data_memory:inst2|read_data[4]                       ; MIPS_32bit:inst32|register_file:RF|registers[9][4]                                                                                   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.571      ; 2.737      ;
; 1.979 ; MIPS_32bit:inst32|register_file:RF|registers[13][13] ; data_memory:inst2|memory[15][13]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.058      ; 2.232      ;
; 1.981 ; data_memory:inst2|memory[28][17]                     ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.066      ; 2.242      ;
; 1.982 ; data_memory:inst2|memory[11][25]                     ; data_memory:inst2|read_data[25]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.088      ; 2.265      ;
; 1.988 ; data_memory:inst2|memory[13][26]                     ; data_memory:inst2|read_data[26]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.084      ; 2.267      ;
; 1.990 ; data_memory:inst2|memory[30][15]                     ; data_memory:inst2|read_data[15]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.061      ; 2.246      ;
; 1.995 ; data_memory:inst2|memory[6][21]                      ; data_memory:inst2|read_data[21]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.085      ; 2.275      ;
; 1.998 ; data_memory:inst2|read_data[3]                       ; MIPS_32bit:inst32|register_file:RF|registers[9][3]                                                                                   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.520      ; 2.713      ;
; 2.004 ; data_memory:inst2|memory[14][19]                     ; data_memory:inst2|read_data[19]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.084      ; 2.283      ;
; 2.005 ; data_memory:inst2|memory[28][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.080      ; 2.280      ;
; 2.010 ; MIPS_32bit:inst32|register_file:RF|registers[15][8]  ; data_memory:inst2|memory[14][8]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.489      ; 2.694      ;
; 2.017 ; data_memory:inst2|memory[22][6]                      ; data_memory:inst2|read_data[6]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.078      ; 2.290      ;
; 2.019 ; data_memory:inst2|read_data[12]                      ; MIPS_32bit:inst32|register_file:RF|registers[15][12]                                                                                 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.081      ; 2.295      ;
; 2.020 ; data_memory:inst2|memory[13][4]                      ; data_memory:inst2|read_data[4]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.087      ; 2.302      ;
; 2.021 ; data_memory:inst2|memory[29][31]                     ; data_memory:inst2|read_data[31]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.058      ; 2.274      ;
; 2.037 ; data_memory:inst2|memory[27][20]                     ; data_memory:inst2|read_data[20]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.071      ; 2.303      ;
; 2.045 ; data_memory:inst2|memory[3][17]                      ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.073      ; 2.313      ;
; 2.045 ; data_memory:inst2|memory[29][15]                     ; data_memory:inst2|read_data[15]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.055      ; 2.295      ;
; 2.047 ; data_memory:inst2|memory[1][25]                      ; data_memory:inst2|read_data[25]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.075      ; 2.317      ;
; 2.048 ; data_memory:inst2|memory[31][26]                     ; data_memory:inst2|read_data[26]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.071      ; 2.314      ;
; 2.048 ; data_memory:inst2|memory[10][2]                      ; data_memory:inst2|read_data[2]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.083      ; 2.326      ;
; 2.054 ; data_memory:inst2|read_data[3]                       ; MIPS_32bit:inst32|register_file:RF|registers[3][3]                                                                                   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.514      ; 2.763      ;
; 2.054 ; MIPS_32bit:inst32|register_file:RF|registers[3][16]  ; data_memory:inst2|memory[15][16]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.376     ; 1.873      ;
; 2.056 ; MIPS_32bit:inst32|register_file:RF|registers[15][18] ; data_memory:inst2|memory[15][18]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.061      ; 2.312      ;
; 2.059 ; data_memory:inst2|memory[14][17]                     ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.083      ; 2.337      ;
; 2.061 ; MIPS_32bit:inst32|register_file:RF|registers[13][19] ; MIPS_32bit:inst32|PC[19]                                                                                                             ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; -0.012     ; 1.764      ;
; 2.063 ; data_memory:inst2|read_data[29]                      ; MIPS_32bit:inst32|register_file:RF|registers[15][29]                                                                                 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.067      ; 2.325      ;
; 2.074 ; data_memory:inst2|memory[30][8]                      ; data_memory:inst2|read_data[8]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.085      ; 2.354      ;
; 2.082 ; MIPS_32bit:inst32|register_file:RF|registers[14][13] ; data_memory:inst2|memory[15][13]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.058      ; 2.335      ;
; 2.083 ; data_memory:inst2|memory[24][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.080      ; 2.358      ;
; 2.085 ; data_memory:inst2|memory[7][24]                      ; data_memory:inst2|read_data[24]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.071      ; 2.351      ;
; 2.088 ; MIPS_32bit:inst32|register_file:RF|registers[15][9]  ; data_memory:inst2|memory[15][9]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.072      ; 2.355      ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; CounterUp_modulo_50M:inst7|cnt[20] ; -14.357 ; -24278.517    ;
; Clock                              ; -1.099  ; -15.547       ;
; CounterUp_modulo_50M:inst7|cnt[12] ; 0.564   ; 0.000         ;
+------------------------------------+---------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                          ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; CounterUp_modulo_50M:inst7|cnt[12] ; 0.187 ; 0.000         ;
; Clock                              ; 0.296 ; 0.000         ;
; CounterUp_modulo_50M:inst7|cnt[20] ; 0.563 ; 0.000         ;
+------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary            ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; Clock                              ; -3.000 ; -30.698       ;
; CounterUp_modulo_50M:inst7|cnt[20] ; -1.000 ; -2081.000     ;
; CounterUp_modulo_50M:inst7|cnt[12] ; -1.000 ; -2.000        ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CounterUp_modulo_50M:inst7|cnt[20]'                                                                                                                                                                                                                                     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                            ; To Node                          ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -14.357 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.235     ; 15.109     ;
; -14.357 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][6]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.235     ; 15.109     ;
; -14.357 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][10] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.235     ; 15.109     ;
; -14.357 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][12] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.235     ; 15.109     ;
; -14.357 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][13] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.235     ; 15.109     ;
; -14.357 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][14] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.235     ; 15.109     ;
; -14.357 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][4]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.235     ; 15.109     ;
; -14.357 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.235     ; 15.109     ;
; -14.292 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][30] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 15.054     ;
; -14.292 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][0]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 15.054     ;
; -14.150 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][11] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.912     ;
; -14.150 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][15] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.912     ;
; -14.150 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][16] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.912     ;
; -14.150 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][18] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.912     ;
; -14.150 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][26] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.912     ;
; -14.150 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][1]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.912     ;
; -14.150 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][2]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.912     ;
; -14.150 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][7]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.912     ;
; -14.139 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][14] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.902     ;
; -14.139 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][16] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.902     ;
; -14.138 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][27] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.230     ; 14.895     ;
; -14.127 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.889     ;
; -14.127 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][9]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.889     ;
; -14.127 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][11] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.889     ;
; -14.127 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.889     ;
; -14.127 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.889     ;
; -14.127 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][31] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.889     ;
; -14.127 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.889     ;
; -14.111 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][8]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.874     ;
; -14.111 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][13] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.874     ;
; -14.111 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][15] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.874     ;
; -14.111 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][17] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.874     ;
; -14.111 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][29] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.874     ;
; -14.111 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][1]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.874     ;
; -14.111 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[31][7]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.874     ;
; -14.090 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][9]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.229     ; 14.848     ;
; -14.090 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][17] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.229     ; 14.848     ;
; -14.090 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.229     ; 14.848     ;
; -14.090 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][23] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.229     ; 14.848     ;
; -14.090 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][25] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.229     ; 14.848     ;
; -14.090 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][27] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.229     ; 14.848     ;
; -14.090 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][29] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.229     ; 14.848     ;
; -14.090 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][31] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.229     ; 14.848     ;
; -14.089 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.851     ;
; -14.089 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][9]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.851     ;
; -14.089 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][11] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.851     ;
; -14.089 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.851     ;
; -14.089 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.851     ;
; -14.089 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][27] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.851     ;
; -14.089 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][31] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.851     ;
; -14.089 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.225     ; 14.851     ;
; -14.081 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][22] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.223     ; 14.845     ;
; -13.991 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][10] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.223     ; 14.755     ;
; -13.991 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.223     ; 14.755     ;
; -13.975 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][8]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.228     ; 14.734     ;
; -13.975 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][20] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.228     ; 14.734     ;
; -13.975 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.228     ; 14.734     ;
; -13.975 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][22] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.228     ; 14.734     ;
; -13.975 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][24] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.228     ; 14.734     ;
; -13.975 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[29][28] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.228     ; 14.734     ;
; -13.957 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[15][1]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.231     ; 14.713     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][9]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.693     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][13]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.693     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][14]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.240     ; 14.690     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][15]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.693     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][16]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.240     ; 14.690     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][17]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.693     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][18]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.240     ; 14.690     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][19]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.693     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][20]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.693     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][21]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.693     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][23]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.240     ; 14.690     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][25]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.240     ; 14.690     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][28]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.240     ; 14.690     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][30]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.240     ; 14.690     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][0]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.240     ; 14.690     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][2]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.240     ; 14.690     ;
; -13.943 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][7]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.693     ;
; -13.942 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][9]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.692     ;
; -13.942 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][13] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.692     ;
; -13.942 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][15] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.692     ;
; -13.942 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][17] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.692     ;
; -13.942 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][19] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.692     ;
; -13.942 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][20] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.692     ;
; -13.942 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][21] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.692     ;
; -13.942 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[11][7]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.237     ; 14.692     ;
; -13.937 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][12] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.700     ;
; -13.937 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][18] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.700     ;
; -13.937 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][20] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.700     ;
; -13.937 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][30] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.700     ;
; -13.937 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][0]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.700     ;
; -13.937 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[23][2]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.224     ; 14.700     ;
; -13.934 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][5]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.238     ; 14.683     ;
; -13.934 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][10]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.238     ; 14.683     ;
; -13.934 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][11]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.238     ; 14.683     ;
; -13.934 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][29]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.238     ; 14.683     ;
; -13.934 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][31]  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.238     ; 14.683     ;
; -13.934 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][1]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.238     ; 14.683     ;
; -13.934 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][4]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.238     ; 14.683     ;
; -13.934 ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; data_memory:inst2|memory[9][3]   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 1.000        ; -0.238     ; 14.683     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock'                                                                                                                                          ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.099 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.500        ; 1.133      ; 2.814      ;
; -1.029 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.500        ; 1.133      ; 2.744      ;
; -1.023 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.500        ; 1.133      ; 2.738      ;
; -0.999 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[25] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.500        ; 1.133      ; 2.714      ;
; -0.997 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.940      ;
; -0.996 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.939      ;
; -0.992 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.935      ;
; -0.971 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.921      ;
; -0.969 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[19] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.500        ; 1.133      ; 2.684      ;
; -0.968 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.918      ;
; -0.966 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.916      ;
; -0.966 ; CounterUp_modulo_50M:inst7|cnt[7]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.917      ;
; -0.965 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.915      ;
; -0.965 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.915      ;
; -0.963 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.913      ;
; -0.952 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.902      ;
; -0.949 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.899      ;
; -0.946 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.896      ;
; -0.945 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.888      ;
; -0.945 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.500        ; 1.133      ; 2.660      ;
; -0.942 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.885      ;
; -0.942 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.885      ;
; -0.942 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.885      ;
; -0.942 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.885      ;
; -0.941 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.884      ;
; -0.941 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.884      ;
; -0.939 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.882      ;
; -0.939 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.882      ;
; -0.938 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.881      ;
; -0.934 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.877      ;
; -0.926 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[15] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.500        ; 1.133      ; 2.641      ;
; -0.921 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[14] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.500        ; 1.133      ; 2.636      ;
; -0.920 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.863      ;
; -0.919 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.862      ;
; -0.919 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.862      ;
; -0.918 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.861      ;
; -0.917 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.867      ;
; -0.917 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.868      ;
; -0.915 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.858      ;
; -0.914 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.857      ;
; -0.914 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.857      ;
; -0.914 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.865      ;
; -0.914 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.865      ;
; -0.912 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.863      ;
; -0.911 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.862      ;
; -0.911 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.862      ;
; -0.911 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.862      ;
; -0.909 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.860      ;
; -0.909 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.860      ;
; -0.908 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.859      ;
; -0.908 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.859      ;
; -0.906 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.857      ;
; -0.900 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.843      ;
; -0.899 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.849      ;
; -0.899 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[17] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.500        ; 1.133      ; 2.614      ;
; -0.898 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.849      ;
; -0.896 ; CounterUp_modulo_50M:inst7|cnt[7]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.847      ;
; -0.895 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.846      ;
; -0.895 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.846      ;
; -0.893 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.836      ;
; -0.892 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.835      ;
; -0.892 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.843      ;
; -0.892 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.843      ;
; -0.890 ; CounterUp_modulo_50M:inst7|cnt[7]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.841      ;
; -0.889 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.840      ;
; -0.888 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.831      ;
; -0.887 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.830      ;
; -0.885 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock                              ; Clock       ; 1.000        ; -0.038     ; 1.834      ;
; -0.884 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.827      ;
; -0.884 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.827      ;
; -0.884 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.827      ;
; -0.884 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.827      ;
; -0.884 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock                              ; Clock       ; 1.000        ; -0.038     ; 1.833      ;
; -0.883 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.826      ;
; -0.883 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.826      ;
; -0.881 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.824      ;
; -0.868 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.811      ;
; -0.867 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.810      ;
; -0.866 ; CounterUp_modulo_50M:inst7|cnt[7]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 1.000        ; -0.036     ; 1.817      ;
; -0.866 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.816      ;
; -0.866 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.816      ;
; -0.865 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.808      ;
; -0.865 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.808      ;
; -0.865 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.808      ;
; -0.865 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.808      ;
; -0.864 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.807      ;
; -0.864 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.807      ;
; -0.864 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.807      ;
; -0.864 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.807      ;
; -0.864 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[17] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.807      ;
; -0.864 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[15] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.807      ;
; -0.863 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[14] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.806      ;
; -0.863 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[13] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.806      ;
; -0.862 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.805      ;
; -0.861 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[19] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.804      ;
; -0.859 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock                              ; Clock       ; 1.000        ; -0.037     ; 1.809      ;
; -0.845 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[7]  ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.788      ;
; -0.844 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.787      ;
; -0.844 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.787      ;
; -0.841 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 1.000        ; -0.044     ; 1.784      ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CounterUp_modulo_50M:inst7|cnt[12]'                                                                                                                     ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.564 ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 1.000        ; -0.036     ; 0.387      ;
; 0.592 ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 1.000        ; -0.036     ; 0.359      ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CounterUp_modulo_50M:inst7|cnt[12]'                                                                                                                      ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.187 ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 0.000        ; 0.036      ; 0.314      ;
; 0.207 ; CounterUp_2bit:inst9|cnt[0] ; CounterUp_2bit:inst9|cnt[1] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 0.000        ; 0.036      ; 0.327      ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock'                                                                                                                                          ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.296 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; CounterUp_modulo_50M:inst7|cnt[10] ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; CounterUp_modulo_50M:inst7|cnt[9]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.419      ;
; 0.303 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[3]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[2]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[1]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CounterUp_modulo_50M:inst7|cnt[24] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CounterUp_modulo_50M:inst7|cnt[18] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; CounterUp_modulo_50M:inst7|cnt[16] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.427      ;
; 0.325 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.181      ; 1.725      ;
; 0.340 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.181      ; 1.740      ;
; 0.358 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[19] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.177      ; 1.754      ;
; 0.359 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[14] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.177      ; 1.755      ;
; 0.360 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[13] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.177      ; 1.756      ;
; 0.360 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[15] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.177      ; 1.756      ;
; 0.361 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[17] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.177      ; 1.757      ;
; 0.368 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.178      ; 1.765      ;
; 0.369 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.178      ; 1.766      ;
; 0.387 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.178      ; 1.784      ;
; 0.387 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.178      ; 1.784      ;
; 0.387 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[25] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.178      ; 1.784      ;
; 0.393 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[24] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.178      ; 1.790      ;
; 0.397 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.181      ; 1.797      ;
; 0.399 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.181      ; 1.799      ;
; 0.404 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.177      ; 1.800      ;
; 0.408 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[7]  ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.177      ; 1.804      ;
; 0.408 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.177      ; 1.804      ;
; 0.426 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[25] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.178      ; 1.823      ;
; 0.438 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.177      ; 1.834      ;
; 0.441 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.177      ; 1.837      ;
; 0.446 ; CounterUp_modulo_50M:inst7|cnt[9]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.567      ;
; 0.448 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[17] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.177      ; 1.844      ;
; 0.450 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[13] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.177      ; 1.846      ;
; 0.450 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[14] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.177      ; 1.846      ;
; 0.452 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[19] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.177      ; 1.849      ;
; 0.453 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[2]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; CounterUp_modulo_50M:inst7|cnt[10] ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; CounterUp_modulo_50M:inst7|cnt[25] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.577      ;
; 0.458 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[15] ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.177      ; 1.854      ;
; 0.459 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.580      ;
; 0.462 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[3]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[7]  ; CounterUp_modulo_50M:inst7|cnt[20] ; Clock       ; 0.000        ; 1.177      ; 1.859      ;
; 0.463 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[1]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[16] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.178      ; 1.860      ;
; 0.465 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[2]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; CounterUp_modulo_50M:inst7|cnt[16] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.588      ;
; 0.477 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[0]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.598      ;
; 0.509 ; CounterUp_modulo_50M:inst7|cnt[9]  ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.630      ;
; 0.515 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; CounterUp_modulo_50M:inst7|cnt[15] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[3]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; CounterUp_modulo_50M:inst7|cnt[17] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.641      ;
; 0.522 ; CounterUp_modulo_50M:inst7|cnt[8]  ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.643      ;
; 0.528 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[3]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[18] ; CounterUp_modulo_50M:inst7|cnt[12] ; Clock       ; 0.000        ; 1.178      ; 1.926      ;
; 0.530 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[4]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; CounterUp_modulo_50M:inst7|cnt[14] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.654      ;
; 0.548 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.669      ;
; 0.559 ; CounterUp_modulo_50M:inst7|cnt[23] ; CounterUp_modulo_50M:inst7|cnt[23] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.680      ;
; 0.576 ; CounterUp_modulo_50M:inst7|cnt[11] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.038      ; 0.698      ;
; 0.582 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.703      ;
; 0.582 ; CounterUp_modulo_50M:inst7|cnt[15] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.703      ;
; 0.583 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.704      ;
; 0.584 ; CounterUp_modulo_50M:inst7|cnt[3]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.705      ;
; 0.585 ; CounterUp_modulo_50M:inst7|cnt[5]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.706      ;
; 0.586 ; CounterUp_modulo_50M:inst7|cnt[1]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.707      ;
; 0.589 ; CounterUp_modulo_50M:inst7|cnt[10] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.038      ; 0.711      ;
; 0.595 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[9]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.716      ;
; 0.595 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[5]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; CounterUp_modulo_50M:inst7|cnt[6]  ; CounterUp_modulo_50M:inst7|cnt[11] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; CounterUp_modulo_50M:inst7|cnt[2]  ; CounterUp_modulo_50M:inst7|cnt[8]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.718      ;
; 0.598 ; CounterUp_modulo_50M:inst7|cnt[4]  ; CounterUp_modulo_50M:inst7|cnt[10] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; CounterUp_modulo_50M:inst7|cnt[0]  ; CounterUp_modulo_50M:inst7|cnt[6]  ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; CounterUp_modulo_50M:inst7|cnt[18] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; CounterUp_modulo_50M:inst7|cnt[14] ; CounterUp_modulo_50M:inst7|cnt[18] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.720      ;
; 0.600 ; CounterUp_modulo_50M:inst7|cnt[13] ; CounterUp_modulo_50M:inst7|cnt[16] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.721      ;
; 0.602 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[24] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.723      ;
; 0.608 ; CounterUp_modulo_50M:inst7|cnt[21] ; CounterUp_modulo_50M:inst7|cnt[21] ; Clock                              ; Clock       ; 0.000        ; 0.036      ; 0.728      ;
; 0.614 ; CounterUp_modulo_50M:inst7|cnt[24] ; CounterUp_modulo_50M:inst7|cnt[25] ; Clock                              ; Clock       ; 0.000        ; 0.037      ; 0.735      ;
; 0.618 ; CounterUp_modulo_50M:inst7|cnt[22] ; CounterUp_modulo_50M:inst7|cnt[22] ; Clock                              ; Clock       ; 0.000        ; 0.036      ; 0.738      ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CounterUp_modulo_50M:inst7|cnt[20]'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                              ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.563 ; data_memory:inst2|memory[6][5]                       ; data_memory:inst2|read_data[5]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.037      ; 0.684      ;
; 0.618 ; data_memory:inst2|memory[13][22]                     ; data_memory:inst2|read_data[22]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.035      ; 0.737      ;
; 0.627 ; data_memory:inst2|read_data[3]                       ; MIPS_32bit:inst32|register_file:RF|registers[15][3]                                                                                  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.036      ; 0.747      ;
; 0.682 ; MIPS_32bit:inst32|register_file:RF|registers[3][4]   ; data_memory:inst2|memory[15][4]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.156     ; 0.610      ;
; 0.704 ; data_memory:inst2|memory[14][25]                     ; data_memory:inst2|read_data[25]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.036      ; 0.824      ;
; 0.710 ; data_memory:inst2|memory[3][26]                      ; data_memory:inst2|read_data[26]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.037      ; 0.831      ;
; 0.717 ; data_memory:inst2|memory[2][26]                      ; data_memory:inst2|read_data[26]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.037      ; 0.838      ;
; 0.722 ; data_memory:inst2|memory[22][24]                     ; data_memory:inst2|read_data[24]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.040      ; 0.846      ;
; 0.745 ; MIPS_32bit:inst32|register_file:RF|registers[3][13]  ; data_memory:inst2|memory[15][13]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.156     ; 0.673      ;
; 0.751 ; MIPS_32bit:inst32|register_file:RF|registers[13][9]  ; data_memory:inst2|memory[15][9]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.039      ; 0.874      ;
; 0.752 ; data_memory:inst2|memory[22][8]                      ; data_memory:inst2|read_data[8]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.044      ; 0.880      ;
; 0.758 ; MIPS_32bit:inst32|register_file:RF|registers[10][23] ; data_memory:inst2|memory[15][23]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.156     ; 0.686      ;
; 0.763 ; MIPS_32bit:inst32|register_file:RF|registers[11][21] ; data_memory:inst2|memory[15][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.039      ; 0.886      ;
; 0.763 ; MIPS_32bit:inst32|register_file:RF|registers[11][21] ; data_memory:inst2|memory[13][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.039      ; 0.886      ;
; 0.764 ; data_memory:inst2|memory[11][23]                     ; data_memory:inst2|read_data[23]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.037      ; 0.885      ;
; 0.765 ; data_memory:inst2|memory[10][18]                     ; data_memory:inst2|read_data[18]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.045      ; 0.894      ;
; 0.766 ; data_memory:inst2|memory[31][27]                     ; data_memory:inst2|read_data[27]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.035      ; 0.885      ;
; 0.797 ; data_memory:inst2|memory[14][21]                     ; data_memory:inst2|read_data[21]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.042      ; 0.923      ;
; 0.813 ; data_memory:inst2|memory[10][20]                     ; data_memory:inst2|read_data[20]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.045      ; 0.942      ;
; 0.819 ; data_memory:inst2|memory[31][28]                     ; data_memory:inst2|read_data[28]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.036      ; 0.939      ;
; 0.822 ; data_memory:inst2|memory[31][8]                      ; data_memory:inst2|read_data[8]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.036      ; 0.942      ;
; 0.823 ; data_memory:inst2|memory[21][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.035      ; 0.942      ;
; 0.825 ; data_memory:inst2|memory[11][31]                     ; data_memory:inst2|read_data[31]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.037      ; 0.946      ;
; 0.830 ; data_memory:inst2|memory[30][24]                     ; data_memory:inst2|read_data[24]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.040      ; 0.954      ;
; 0.831 ; data_memory:inst2|memory[10][12]                     ; data_memory:inst2|read_data[12]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.040      ; 0.955      ;
; 0.831 ; data_memory:inst2|memory[13][16]                     ; data_memory:inst2|read_data[16]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.028      ; 0.943      ;
; 0.835 ; MIPS_32bit:inst32|register_file:RF|registers[11][21] ; data_memory:inst2|memory[14][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.039      ; 0.958      ;
; 0.837 ; data_memory:inst2|memory[3][25]                      ; data_memory:inst2|read_data[25]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.038      ; 0.959      ;
; 0.837 ; MIPS_32bit:inst32|register_file:RF|registers[11][21] ; data_memory:inst2|memory[12][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.039      ; 0.960      ;
; 0.838 ; data_memory:inst2|memory[14][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.042      ; 0.964      ;
; 0.840 ; MIPS_32bit:inst32|register_file:RF|registers[12][9]  ; data_memory:inst2|memory[15][9]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.039      ; 0.963      ;
; 0.840 ; data_memory:inst2|memory[10][16]                     ; data_memory:inst2|read_data[16]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.035      ; 0.959      ;
; 0.841 ; data_memory:inst2|memory[12][22]                     ; data_memory:inst2|read_data[22]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.035      ; 0.960      ;
; 0.844 ; data_memory:inst2|memory[13][2]                      ; data_memory:inst2|read_data[2]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.042      ; 0.970      ;
; 0.850 ; data_memory:inst2|memory[14][22]                     ; data_memory:inst2|read_data[22]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.035      ; 0.969      ;
; 0.860 ; data_memory:inst2|memory[3][2]                       ; data_memory:inst2|read_data[2]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.037      ; 0.981      ;
; 0.860 ; MIPS_32bit:inst32|PC[0]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.124      ; 0.608      ;
; 0.860 ; MIPS_32bit:inst32|PC[2]                              ; MIPS_32bit:inst32|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ram_block1a0~porta_address_reg0 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; -0.500       ; 0.138      ; 0.622      ;
; 0.862 ; data_memory:inst2|memory[21][23]                     ; data_memory:inst2|read_data[23]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.026      ; 0.972      ;
; 0.869 ; MIPS_32bit:inst32|register_file:RF|registers[10][21] ; data_memory:inst2|memory[15][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.151     ; 0.802      ;
; 0.869 ; MIPS_32bit:inst32|register_file:RF|registers[10][21] ; data_memory:inst2|memory[13][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.151     ; 0.802      ;
; 0.871 ; data_memory:inst2|memory[13][12]                     ; data_memory:inst2|read_data[12]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.040      ; 0.995      ;
; 0.872 ; data_memory:inst2|memory[31][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.030      ; 0.986      ;
; 0.873 ; data_memory:inst2|memory[6][3]                       ; data_memory:inst2|read_data[3]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.043      ; 1.000      ;
; 0.875 ; data_memory:inst2|memory[3][16]                      ; data_memory:inst2|read_data[16]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.033      ; 0.992      ;
; 0.876 ; data_memory:inst2|memory[30][15]                     ; data_memory:inst2|read_data[15]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.029      ; 0.989      ;
; 0.876 ; data_memory:inst2|read_data[26]                      ; MIPS_32bit:inst32|register_file:RF|registers[15][26]                                                                                 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.034      ; 0.994      ;
; 0.877 ; data_memory:inst2|memory[13][18]                     ; data_memory:inst2|read_data[18]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.035      ; 0.996      ;
; 0.879 ; data_memory:inst2|memory[30][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.035      ; 0.998      ;
; 0.880 ; data_memory:inst2|memory[28][23]                     ; data_memory:inst2|read_data[23]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.030      ; 0.994      ;
; 0.881 ; data_memory:inst2|memory[21][19]                     ; data_memory:inst2|read_data[19]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.035      ; 1.000      ;
; 0.884 ; data_memory:inst2|memory[15][21]                     ; data_memory:inst2|read_data[21]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.041      ; 1.009      ;
; 0.887 ; MIPS_32bit:inst32|register_file:RF|registers[10][17] ; data_memory:inst2|memory[15][17]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.166     ; 0.805      ;
; 0.890 ; data_memory:inst2|memory[30][17]                     ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.034      ; 1.008      ;
; 0.896 ; MIPS_32bit:inst32|register_file:RF|registers[13][13] ; data_memory:inst2|memory[15][13]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.026      ; 1.006      ;
; 0.896 ; data_memory:inst2|memory[13][20]                     ; data_memory:inst2|read_data[20]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.041      ; 1.021      ;
; 0.897 ; data_memory:inst2|memory[10][10]                     ; data_memory:inst2|read_data[10]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.045      ; 1.026      ;
; 0.897 ; data_memory:inst2|memory[6][19]                      ; data_memory:inst2|read_data[19]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.044      ; 1.025      ;
; 0.903 ; data_memory:inst2|memory[21][31]                     ; data_memory:inst2|read_data[31]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.028      ; 1.015      ;
; 0.903 ; data_memory:inst2|memory[21][17]                     ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.034      ; 1.021      ;
; 0.905 ; MIPS_32bit:inst32|register_file:RF|registers[3][16]  ; data_memory:inst2|memory[15][16]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.156     ; 0.833      ;
; 0.905 ; data_memory:inst2|memory[1][25]                      ; data_memory:inst2|read_data[25]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.040      ; 1.029      ;
; 0.910 ; data_memory:inst2|memory[29][31]                     ; data_memory:inst2|read_data[31]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.028      ; 1.022      ;
; 0.913 ; MIPS_32bit:inst32|register_file:RF|registers[15][8]  ; data_memory:inst2|memory[14][8]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.221      ; 1.218      ;
; 0.914 ; data_memory:inst2|read_data[4]                       ; MIPS_32bit:inst32|register_file:RF|registers[10][4]                                                                                  ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.240      ; 1.238      ;
; 0.914 ; data_memory:inst2|read_data[4]                       ; MIPS_32bit:inst32|register_file:RF|registers[9][4]                                                                                   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.254      ; 1.252      ;
; 0.919 ; data_memory:inst2|memory[28][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.039      ; 1.042      ;
; 0.920 ; data_memory:inst2|read_data[3]                       ; MIPS_32bit:inst32|register_file:RF|registers[9][3]                                                                                   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.237      ; 1.241      ;
; 0.920 ; data_memory:inst2|memory[31][20]                     ; data_memory:inst2|read_data[20]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.034      ; 1.038      ;
; 0.921 ; data_memory:inst2|memory[31][6]                      ; data_memory:inst2|read_data[6]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.030      ; 1.035      ;
; 0.922 ; data_memory:inst2|memory[21][15]                     ; data_memory:inst2|read_data[15]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.025      ; 1.031      ;
; 0.924 ; MIPS_32bit:inst32|register_file:RF|registers[15][6]  ; data_memory:inst2|memory[15][6]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.036      ; 1.044      ;
; 0.925 ; data_memory:inst2|memory[13][4]                      ; data_memory:inst2|read_data[4]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.046      ; 1.055      ;
; 0.926 ; data_memory:inst2|memory[11][25]                     ; data_memory:inst2|read_data[25]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.047      ; 1.057      ;
; 0.926 ; MIPS_32bit:inst32|register_file:RF|registers[15][6]  ; data_memory:inst2|memory[13][6]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.036      ; 1.046      ;
; 0.927 ; data_memory:inst2|memory[24][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.039      ; 1.050      ;
; 0.927 ; data_memory:inst2|memory[27][20]                     ; data_memory:inst2|read_data[20]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.034      ; 1.045      ;
; 0.930 ; data_memory:inst2|memory[29][15]                     ; data_memory:inst2|read_data[15]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.025      ; 1.039      ;
; 0.932 ; data_memory:inst2|memory[7][24]                      ; data_memory:inst2|read_data[24]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.037      ; 1.053      ;
; 0.932 ; data_memory:inst2|memory[29][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.035      ; 1.051      ;
; 0.932 ; data_memory:inst2|memory[28][17]                     ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.031      ; 1.047      ;
; 0.933 ; data_memory:inst2|memory[27][28]                     ; data_memory:inst2|read_data[28]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.036      ; 1.053      ;
; 0.934 ; data_memory:inst2|memory[6][21]                      ; data_memory:inst2|read_data[21]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.044      ; 1.062      ;
; 0.936 ; data_memory:inst2|read_data[12]                      ; MIPS_32bit:inst32|register_file:RF|registers[15][12]                                                                                 ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.042      ; 1.062      ;
; 0.936 ; data_memory:inst2|memory[3][18]                      ; data_memory:inst2|read_data[18]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.037      ; 1.057      ;
; 0.937 ; data_memory:inst2|memory[30][8]                      ; data_memory:inst2|read_data[8]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.044      ; 1.065      ;
; 0.937 ; data_memory:inst2|memory[22][6]                      ; data_memory:inst2|read_data[6]                                                                                                       ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.043      ; 1.064      ;
; 0.937 ; data_memory:inst2|memory[13][26]                     ; data_memory:inst2|read_data[26]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.042      ; 1.063      ;
; 0.938 ; data_memory:inst2|memory[3][17]                      ; data_memory:inst2|read_data[17]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.037      ; 1.059      ;
; 0.940 ; MIPS_32bit:inst32|register_file:RF|registers[15][9]  ; data_memory:inst2|memory[15][9]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.036      ; 1.060      ;
; 0.940 ; data_memory:inst2|memory[14][19]                     ; data_memory:inst2|read_data[19]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.042      ; 1.066      ;
; 0.941 ; MIPS_32bit:inst32|register_file:RF|registers[10][21] ; data_memory:inst2|memory[14][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.151     ; 0.874      ;
; 0.943 ; data_memory:inst2|memory[31][12]                     ; data_memory:inst2|read_data[12]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.023      ; 1.050      ;
; 0.943 ; MIPS_32bit:inst32|register_file:RF|registers[10][21] ; data_memory:inst2|memory[12][21]                                                                                                     ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; -0.151     ; 0.876      ;
; 0.944 ; data_memory:inst2|read_data[3]                       ; MIPS_32bit:inst32|register_file:RF|registers[3][3]                                                                                   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.232      ; 1.260      ;
; 0.944 ; MIPS_32bit:inst32|register_file:RF|registers[30][4]  ; data_memory:inst2|memory[15][4]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.035      ; 1.063      ;
; 0.945 ; data_memory:inst2|read_data[9]                       ; MIPS_32bit:inst32|register_file:RF|registers[2][9]                                                                                   ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.031      ; 1.060      ;
; 0.945 ; data_memory:inst2|memory[3][19]                      ; data_memory:inst2|read_data[19]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.038      ; 1.067      ;
; 0.950 ; data_memory:inst2|memory[31][26]                     ; data_memory:inst2|read_data[26]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.034      ; 1.068      ;
; 0.951 ; data_memory:inst2|memory[11][29]                     ; data_memory:inst2|read_data[29]                                                                                                      ; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 0.000        ; 0.044      ; 1.079      ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+-------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                               ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                    ; -34.509    ; 0.187 ; N/A      ; N/A     ; -3.201              ;
;  Clock                              ; -3.604     ; 0.296 ; N/A      ; N/A     ; -3.000              ;
;  CounterUp_modulo_50M:inst7|cnt[12] ; -0.002     ; 0.187 ; N/A      ; N/A     ; -1.487              ;
;  CounterUp_modulo_50M:inst7|cnt[20] ; -34.509    ; 0.563 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                     ; -59214.745 ; 0.0   ; 0.0      ; 0.0     ; -3140.797           ;
;  Clock                              ; -66.620    ; 0.000 ; N/A      ; N/A     ; -41.662             ;
;  CounterUp_modulo_50M:inst7|cnt[12] ; -0.002     ; 0.000 ; N/A      ; N/A     ; -2.974              ;
;  CounterUp_modulo_50M:inst7|cnt[20] ; -59148.123 ; 0.000 ; N/A      ; N/A     ; -3096.161           ;
+-------------------------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; A             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D4            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; D3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; D4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; D3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; D4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; D4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                      ;
+------------------------------------+------------------------------------+-----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+-----------+----------+----------+----------+
; Clock                              ; Clock                              ; 643       ; 0        ; 0        ; 0        ;
; CounterUp_modulo_50M:inst7|cnt[12] ; Clock                              ; 27        ; 27       ; 0        ; 0        ;
; CounterUp_modulo_50M:inst7|cnt[20] ; Clock                              ; 19        ; 19       ; 0        ; 0        ;
; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 3         ; 0        ; 0        ; 0        ;
; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 105045171 ; 16376    ; 5668855  ; 6512     ;
+------------------------------------+------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                       ;
+------------------------------------+------------------------------------+-----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+-----------+----------+----------+----------+
; Clock                              ; Clock                              ; 643       ; 0        ; 0        ; 0        ;
; CounterUp_modulo_50M:inst7|cnt[12] ; Clock                              ; 27        ; 27       ; 0        ; 0        ;
; CounterUp_modulo_50M:inst7|cnt[20] ; Clock                              ; 19        ; 19       ; 0        ; 0        ;
; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; 3         ; 0        ; 0        ; 0        ;
; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; 105045171 ; 16376    ; 5668855  ; 6512     ;
+------------------------------------+------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2080  ; 2080 ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 134   ; 134  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                         ;
+------------------------------------+------------------------------------+------+-------------+
; Target                             ; Clock                              ; Type ; Status      ;
+------------------------------------+------------------------------------+------+-------------+
; Clock                              ; Clock                              ; Base ; Constrained ;
; CounterUp_modulo_50M:inst7|cnt[12] ; CounterUp_modulo_50M:inst7|cnt[12] ; Base ; Constrained ;
; CounterUp_modulo_50M:inst7|cnt[20] ; CounterUp_modulo_50M:inst7|cnt[20] ; Base ; Constrained ;
+------------------------------------+------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 01 04:02:49 2020
Info: Command: quartus_sta MIPS_32bit -c MIPS_32bit
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIPS_32bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CounterUp_modulo_50M:inst7|cnt[20] CounterUp_modulo_50M:inst7|cnt[20]
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name CounterUp_modulo_50M:inst7|cnt[12] CounterUp_modulo_50M:inst7|cnt[12]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -34.509
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -34.509          -59148.123 CounterUp_modulo_50M:inst7|cnt[20] 
    Info (332119):    -3.604             -66.620 Clock 
    Info (332119):    -0.002              -0.002 CounterUp_modulo_50M:inst7|cnt[12] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 CounterUp_modulo_50M:inst7|cnt[12] 
    Info (332119):     0.743               0.000 Clock 
    Info (332119):     1.262               0.000 CounterUp_modulo_50M:inst7|cnt[20] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -3096.161 CounterUp_modulo_50M:inst7|cnt[20] 
    Info (332119):    -3.000             -41.662 Clock 
    Info (332119):    -1.487              -2.974 CounterUp_modulo_50M:inst7|cnt[12] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -32.463
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -32.463          -55603.382 CounterUp_modulo_50M:inst7|cnt[20] 
    Info (332119):    -3.437             -60.454 Clock 
    Info (332119):     0.093               0.000 CounterUp_modulo_50M:inst7|cnt[12] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 CounterUp_modulo_50M:inst7|cnt[12] 
    Info (332119):     0.692               0.000 Clock 
    Info (332119):     1.157               0.000 CounterUp_modulo_50M:inst7|cnt[20] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -3096.161 CounterUp_modulo_50M:inst7|cnt[20] 
    Info (332119):    -3.000             -41.662 Clock 
    Info (332119):    -1.487              -2.974 CounterUp_modulo_50M:inst7|cnt[12] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.357          -24278.517 CounterUp_modulo_50M:inst7|cnt[20] 
    Info (332119):    -1.099             -15.547 Clock 
    Info (332119):     0.564               0.000 CounterUp_modulo_50M:inst7|cnt[12] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 CounterUp_modulo_50M:inst7|cnt[12] 
    Info (332119):     0.296               0.000 Clock 
    Info (332119):     0.563               0.000 CounterUp_modulo_50M:inst7|cnt[20] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.698 Clock 
    Info (332119):    -1.000           -2081.000 CounterUp_modulo_50M:inst7|cnt[20] 
    Info (332119):    -1.000              -2.000 CounterUp_modulo_50M:inst7|cnt[12] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Sun Nov 01 04:02:55 2020
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


