/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [5:0] _02_;
  wire [8:0] _03_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [18:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire [19:0] celloutsig_0_31z;
  wire [13:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [17:0] celloutsig_0_49z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [21:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_70z;
  wire [2:0] celloutsig_0_71z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_15z ? celloutsig_0_12z : celloutsig_0_21z[1];
  assign celloutsig_0_51z = _00_ ? celloutsig_0_36z : celloutsig_0_26z[3];
  assign celloutsig_0_5z = in_data[54] ? celloutsig_0_1z[3] : celloutsig_0_3z[4];
  assign celloutsig_0_6z = in_data[13] ? celloutsig_0_2z : celloutsig_0_4z[5];
  assign celloutsig_1_2z = in_data[144] ? celloutsig_1_1z[4] : in_data[159];
  assign celloutsig_0_9z = celloutsig_0_0z ? celloutsig_0_2z : celloutsig_0_1z[4];
  assign celloutsig_0_14z = celloutsig_0_5z ? celloutsig_0_12z : celloutsig_0_7z[7];
  assign celloutsig_0_19z = celloutsig_0_18z[1] ? in_data[64] : celloutsig_0_14z;
  assign celloutsig_0_70z = celloutsig_0_58z[18:10] + { celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_51z, celloutsig_0_3z };
  assign celloutsig_1_3z = celloutsig_1_1z[14:4] + in_data[119:109];
  assign celloutsig_1_19z = in_data[115:109] + { in_data[131:127], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_1z = { in_data[81:76], celloutsig_0_0z, celloutsig_0_0z } + in_data[55:48];
  assign celloutsig_0_16z = { celloutsig_0_3z[3:1], celloutsig_0_2z } + { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_21z = celloutsig_0_3z[4:0] + in_data[26:22];
  reg [5:0] _18_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 6'h00;
    else _18_ <= celloutsig_0_1z[5:0];
  assign { _02_[5], _00_, _02_[3:0] } = _18_;
  reg [8:0] _19_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _19_ <= 9'h000;
    else _19_ <= celloutsig_1_3z[8:0];
  assign { _03_[8:7], _01_[2], _03_[5:0] } = _19_;
  assign celloutsig_0_3z = { celloutsig_0_1z[6:2], celloutsig_0_2z } & { in_data[55:51], celloutsig_0_0z };
  assign celloutsig_0_49z = celloutsig_0_31z[19:2] & { celloutsig_0_10z[5:0], celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_1z } & { in_data[85:77], celloutsig_0_2z };
  assign celloutsig_0_58z = { celloutsig_0_49z[11:3], celloutsig_0_7z, celloutsig_0_16z } & { celloutsig_0_31z[18:1], celloutsig_0_51z, celloutsig_0_51z, celloutsig_0_11z, celloutsig_0_43z };
  assign celloutsig_1_7z = celloutsig_1_6z[3:1] & celloutsig_1_0z[2:0];
  assign celloutsig_1_10z = in_data[108:101] & { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_16z & { celloutsig_1_7z, celloutsig_1_17z };
  assign celloutsig_0_13z = celloutsig_0_7z[8:5] & { celloutsig_0_10z[4:2], celloutsig_0_8z };
  assign celloutsig_0_18z = celloutsig_0_3z[2:0] & celloutsig_0_16z[2:0];
  assign celloutsig_1_5z = in_data[143:123] !== { in_data[110:101], celloutsig_1_3z };
  assign celloutsig_1_17z = celloutsig_1_3z[8:1] !== { celloutsig_1_6z[2:0], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_30z = { celloutsig_0_25z[3:2], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_10z } | { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_0_32z = { celloutsig_0_26z[11], celloutsig_0_30z } | celloutsig_0_26z[14:1];
  assign celloutsig_0_71z = { celloutsig_0_34z, celloutsig_0_37z, celloutsig_0_20z } | { celloutsig_0_10z[5], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[102:98] | in_data[157:153];
  assign celloutsig_1_1z = { in_data[183:166], celloutsig_1_0z } | { in_data[157:155], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = _03_[3:0] | { celloutsig_1_3z[8], celloutsig_1_7z };
  assign celloutsig_0_10z = { in_data[32:27], celloutsig_0_5z } | { celloutsig_0_4z[7:2], celloutsig_0_8z };
  assign celloutsig_0_25z = { celloutsig_0_7z[4:0], celloutsig_0_6z } | celloutsig_0_3z;
  assign celloutsig_0_36z = ^ celloutsig_0_4z[3:1];
  assign celloutsig_0_37z = ^ { celloutsig_0_32z[6:4], celloutsig_0_0z };
  assign celloutsig_0_43z = ^ { celloutsig_0_4z[1:0], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_36z };
  assign celloutsig_1_8z = ^ in_data[124:120];
  assign celloutsig_1_13z = ^ celloutsig_1_1z[2:0];
  assign celloutsig_0_12z = ^ { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_24z = ^ { celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_1_6z = celloutsig_1_0z[4:1] >> { _03_[7], _01_[2], _03_[5:4] };
  assign celloutsig_0_31z = { celloutsig_0_26z[3], celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_8z } >>> { celloutsig_0_1z[2:1], celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_18z };
  assign celloutsig_0_7z = celloutsig_0_4z[8:0] >>> { in_data[30:23], celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_3z[2:1], celloutsig_0_2z } >>> celloutsig_0_4z[3:1];
  assign celloutsig_0_26z = { celloutsig_0_4z[7:2], celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_20z } >>> in_data[54:36];
  assign celloutsig_0_0z = ~((in_data[95] & in_data[38]) | (in_data[6] & in_data[25]));
  assign celloutsig_1_12z = ~((_03_[1] & celloutsig_1_10z[1]) | (celloutsig_1_5z & in_data[177]));
  assign celloutsig_0_8z = ~((celloutsig_0_0z & celloutsig_0_4z[1]) | (celloutsig_0_5z & celloutsig_0_3z[1]));
  assign celloutsig_0_11z = ~((celloutsig_0_10z[2] & celloutsig_0_7z[1]) | (celloutsig_0_1z[1] & celloutsig_0_1z[6]));
  assign celloutsig_0_15z = ~((celloutsig_0_2z & celloutsig_0_14z) | (celloutsig_0_5z & celloutsig_0_6z));
  assign celloutsig_0_20z = ~((celloutsig_0_10z[3] & celloutsig_0_16z[2]) | (celloutsig_0_14z & celloutsig_0_0z));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[6] & in_data[84]) | (celloutsig_0_1z[1] & celloutsig_0_1z[2]));
  assign _01_[1:0] = { celloutsig_1_13z, celloutsig_1_13z };
  assign _02_[4] = _00_;
  assign _03_[6] = _01_[2];
  assign { out_data[131:128], out_data[102:96], out_data[40:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
