```verilog
module top_module (
    input wire a,
    input wire b,
    output wire out
);

// Instantiate mod_a
mod_a u_mod_a (
    .in1(a),    // Connect top_module's 'a' to mod_a's 'in1'
    .in2(b),    // Connect top_module's 'b' to mod_a's 'in2'
    .out(out)   // Connect mod_a's 'out' to top_module's 'out'
);

endmodule
```