Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  3 21:24:31 2018
| Host         : KHLim running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 385 register/latch pins with no clock driven by root clock pin: slow_clks/clk_div_01/SLOW_CLK_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: slow_clks/clk_div_02/SLOW_CLK_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: slow_clks/clk_div_03/SLOW_CLK_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slow_clks/clk_div_04/SLOW_CLK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: slow_clks/clk_div_05/SLOW_CLK_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: slow_clks/clk_div_06/SLOW_CLK_reg/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: slow_clks/clk_div_07/SLOW_CLK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: voice_capturer/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2896 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.298     -940.626                    545                 1359        0.128        0.000                      0                 1359        3.000        0.000                       0                   443  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.239        0.000                      0                  334        0.128        0.000                      0                  334        3.000        0.000                       0                   173  
  clk_out1_clk_wiz_0       -8.298     -940.626                    545                 1025        0.215        0.000                      0                 1025        4.130        0.000                       0                   267  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 slow_clks/clk_div_03/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_03/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.515ns (37.643%)  route 2.510ns (62.357%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.562     5.083    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  slow_clks/clk_div_03/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  slow_clks/clk_div_03/counter_reg[11]/Q
                         net (fo=4, routed)           1.261     6.801    slow_clks/clk_div_03/counter_reg[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.925 r  slow_clks/clk_div_03/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.925    slow_clks/clk_div_03/counter0_carry__0_i_7_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  slow_clks/clk_div_03/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.475    slow_clks/clk_div_03/counter0_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  slow_clks/clk_div_03/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.589    slow_clks/clk_div_03/counter0_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  slow_clks/clk_div_03/counter0_carry__2/CO[0]
                         net (fo=26, routed)          1.248     9.108    slow_clks/clk_div_03/clear
    SLICE_X31Y42         FDRE                                         r  slow_clks/clk_div_03/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.444    14.785    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  slow_clks/clk_div_03/counter_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y42         FDRE (Setup_fdre_C_R)       -0.678    14.347    slow_clks/clk_div_03/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 slow_clks/clk_div_03/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_03/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.515ns (37.643%)  route 2.510ns (62.357%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.562     5.083    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  slow_clks/clk_div_03/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  slow_clks/clk_div_03/counter_reg[11]/Q
                         net (fo=4, routed)           1.261     6.801    slow_clks/clk_div_03/counter_reg[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.925 r  slow_clks/clk_div_03/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.925    slow_clks/clk_div_03/counter0_carry__0_i_7_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  slow_clks/clk_div_03/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.475    slow_clks/clk_div_03/counter0_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  slow_clks/clk_div_03/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.589    slow_clks/clk_div_03/counter0_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  slow_clks/clk_div_03/counter0_carry__2/CO[0]
                         net (fo=26, routed)          1.248     9.108    slow_clks/clk_div_03/clear
    SLICE_X31Y42         FDRE                                         r  slow_clks/clk_div_03/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.444    14.785    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y42         FDRE                                         r  slow_clks/clk_div_03/counter_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y42         FDRE (Setup_fdre_C_R)       -0.678    14.347    slow_clks/clk_div_03/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 slow_clks/clk_div_03/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_03/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.515ns (38.984%)  route 2.371ns (61.016%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.562     5.083    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  slow_clks/clk_div_03/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  slow_clks/clk_div_03/counter_reg[11]/Q
                         net (fo=4, routed)           1.261     6.801    slow_clks/clk_div_03/counter_reg[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.925 r  slow_clks/clk_div_03/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.925    slow_clks/clk_div_03/counter0_carry__0_i_7_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  slow_clks/clk_div_03/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.475    slow_clks/clk_div_03/counter0_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  slow_clks/clk_div_03/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.589    slow_clks/clk_div_03/counter0_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  slow_clks/clk_div_03/counter0_carry__2/CO[0]
                         net (fo=26, routed)          1.110     8.969    slow_clks/clk_div_03/clear
    SLICE_X31Y41         FDRE                                         r  slow_clks/clk_div_03/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.444    14.785    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  slow_clks/clk_div_03/counter_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y41         FDRE (Setup_fdre_C_R)       -0.678    14.347    slow_clks/clk_div_03/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 slow_clks/clk_div_03/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_03/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.515ns (38.984%)  route 2.371ns (61.016%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.562     5.083    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  slow_clks/clk_div_03/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  slow_clks/clk_div_03/counter_reg[11]/Q
                         net (fo=4, routed)           1.261     6.801    slow_clks/clk_div_03/counter_reg[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.925 r  slow_clks/clk_div_03/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.925    slow_clks/clk_div_03/counter0_carry__0_i_7_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  slow_clks/clk_div_03/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.475    slow_clks/clk_div_03/counter0_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  slow_clks/clk_div_03/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.589    slow_clks/clk_div_03/counter0_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  slow_clks/clk_div_03/counter0_carry__2/CO[0]
                         net (fo=26, routed)          1.110     8.969    slow_clks/clk_div_03/clear
    SLICE_X31Y41         FDRE                                         r  slow_clks/clk_div_03/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.444    14.785    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  slow_clks/clk_div_03/counter_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y41         FDRE (Setup_fdre_C_R)       -0.678    14.347    slow_clks/clk_div_03/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 slow_clks/clk_div_03/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_03/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.515ns (38.984%)  route 2.371ns (61.016%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.562     5.083    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  slow_clks/clk_div_03/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  slow_clks/clk_div_03/counter_reg[11]/Q
                         net (fo=4, routed)           1.261     6.801    slow_clks/clk_div_03/counter_reg[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.925 r  slow_clks/clk_div_03/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.925    slow_clks/clk_div_03/counter0_carry__0_i_7_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  slow_clks/clk_div_03/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.475    slow_clks/clk_div_03/counter0_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  slow_clks/clk_div_03/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.589    slow_clks/clk_div_03/counter0_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  slow_clks/clk_div_03/counter0_carry__2/CO[0]
                         net (fo=26, routed)          1.110     8.969    slow_clks/clk_div_03/clear
    SLICE_X31Y41         FDRE                                         r  slow_clks/clk_div_03/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.444    14.785    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  slow_clks/clk_div_03/counter_reg[22]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y41         FDRE (Setup_fdre_C_R)       -0.678    14.347    slow_clks/clk_div_03/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 slow_clks/clk_div_03/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_03/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.515ns (38.984%)  route 2.371ns (61.016%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.562     5.083    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  slow_clks/clk_div_03/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  slow_clks/clk_div_03/counter_reg[11]/Q
                         net (fo=4, routed)           1.261     6.801    slow_clks/clk_div_03/counter_reg[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.925 r  slow_clks/clk_div_03/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.925    slow_clks/clk_div_03/counter0_carry__0_i_7_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  slow_clks/clk_div_03/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.475    slow_clks/clk_div_03/counter0_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  slow_clks/clk_div_03/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.589    slow_clks/clk_div_03/counter0_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  slow_clks/clk_div_03/counter0_carry__2/CO[0]
                         net (fo=26, routed)          1.110     8.969    slow_clks/clk_div_03/clear
    SLICE_X31Y41         FDRE                                         r  slow_clks/clk_div_03/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.444    14.785    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  slow_clks/clk_div_03/counter_reg[23]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X31Y41         FDRE (Setup_fdre_C_R)       -0.678    14.347    slow_clks/clk_div_03/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 slow_clks/clk_div_03/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_03/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 1.515ns (40.013%)  route 2.271ns (59.987%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.562     5.083    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  slow_clks/clk_div_03/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  slow_clks/clk_div_03/counter_reg[11]/Q
                         net (fo=4, routed)           1.261     6.801    slow_clks/clk_div_03/counter_reg[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.925 r  slow_clks/clk_div_03/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.925    slow_clks/clk_div_03/counter0_carry__0_i_7_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  slow_clks/clk_div_03/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.475    slow_clks/clk_div_03/counter0_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  slow_clks/clk_div_03/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.589    slow_clks/clk_div_03/counter0_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  slow_clks/clk_div_03/counter0_carry__2/CO[0]
                         net (fo=26, routed)          1.010     8.870    slow_clks/clk_div_03/clear
    SLICE_X31Y36         FDRE                                         r  slow_clks/clk_div_03/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.440    14.781    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  slow_clks/clk_div_03/counter_reg[0]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X31Y36         FDRE (Setup_fdre_C_R)       -0.678    14.343    slow_clks/clk_div_03/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 slow_clks/clk_div_03/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_03/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 1.515ns (40.013%)  route 2.271ns (59.987%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.562     5.083    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  slow_clks/clk_div_03/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  slow_clks/clk_div_03/counter_reg[11]/Q
                         net (fo=4, routed)           1.261     6.801    slow_clks/clk_div_03/counter_reg[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.925 r  slow_clks/clk_div_03/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.925    slow_clks/clk_div_03/counter0_carry__0_i_7_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  slow_clks/clk_div_03/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.475    slow_clks/clk_div_03/counter0_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  slow_clks/clk_div_03/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.589    slow_clks/clk_div_03/counter0_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  slow_clks/clk_div_03/counter0_carry__2/CO[0]
                         net (fo=26, routed)          1.010     8.870    slow_clks/clk_div_03/clear
    SLICE_X31Y36         FDRE                                         r  slow_clks/clk_div_03/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.440    14.781    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  slow_clks/clk_div_03/counter_reg[1]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X31Y36         FDRE (Setup_fdre_C_R)       -0.678    14.343    slow_clks/clk_div_03/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 slow_clks/clk_div_03/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_03/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 1.515ns (40.013%)  route 2.271ns (59.987%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.562     5.083    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  slow_clks/clk_div_03/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  slow_clks/clk_div_03/counter_reg[11]/Q
                         net (fo=4, routed)           1.261     6.801    slow_clks/clk_div_03/counter_reg[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.925 r  slow_clks/clk_div_03/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.925    slow_clks/clk_div_03/counter0_carry__0_i_7_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  slow_clks/clk_div_03/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.475    slow_clks/clk_div_03/counter0_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  slow_clks/clk_div_03/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.589    slow_clks/clk_div_03/counter0_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  slow_clks/clk_div_03/counter0_carry__2/CO[0]
                         net (fo=26, routed)          1.010     8.870    slow_clks/clk_div_03/clear
    SLICE_X31Y36         FDRE                                         r  slow_clks/clk_div_03/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.440    14.781    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  slow_clks/clk_div_03/counter_reg[2]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X31Y36         FDRE (Setup_fdre_C_R)       -0.678    14.343    slow_clks/clk_div_03/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 slow_clks/clk_div_03/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_03/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 1.515ns (40.013%)  route 2.271ns (59.987%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.562     5.083    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  slow_clks/clk_div_03/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  slow_clks/clk_div_03/counter_reg[11]/Q
                         net (fo=4, routed)           1.261     6.801    slow_clks/clk_div_03/counter_reg[11]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.124     6.925 r  slow_clks/clk_div_03/counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.925    slow_clks/clk_div_03/counter0_carry__0_i_7_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  slow_clks/clk_div_03/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.475    slow_clks/clk_div_03/counter0_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  slow_clks/clk_div_03/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.589    slow_clks/clk_div_03/counter0_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.860 r  slow_clks/clk_div_03/counter0_carry__2/CO[0]
                         net (fo=26, routed)          1.010     8.870    slow_clks/clk_div_03/clear
    SLICE_X31Y36         FDRE                                         r  slow_clks/clk_div_03/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.440    14.781    slow_clks/clk_div_03/CLK_100M_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  slow_clks/clk_div_03/counter_reg[3]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X31Y36         FDRE (Setup_fdre_C_R)       -0.678    14.343    slow_clks/clk_div_03/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 slow_clks/clk_div_02/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_02/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.355ns (70.945%)  route 0.145ns (29.055%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  slow_clks/clk_div_02/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  slow_clks/clk_div_02/counter_reg[6]/Q
                         net (fo=4, routed)           0.145     1.733    slow_clks/clk_div_02/counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  slow_clks/clk_div_02/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    slow_clks/clk_div_02/counter_reg[4]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.948 r  slow_clks/clk_div_02/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.948    slow_clks/clk_div_02/counter_reg[8]_i_1__0_n_7
    SLICE_X32Y50         FDRE                                         r  slow_clks/clk_div_02/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  slow_clks/clk_div_02/counter_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    slow_clks/clk_div_02/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 slow_clks/clk_div_02/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_02/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.366ns (71.570%)  route 0.145ns (28.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  slow_clks/clk_div_02/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  slow_clks/clk_div_02/counter_reg[6]/Q
                         net (fo=4, routed)           0.145     1.733    slow_clks/clk_div_02/counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  slow_clks/clk_div_02/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    slow_clks/clk_div_02/counter_reg[4]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.959 r  slow_clks/clk_div_02/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.959    slow_clks/clk_div_02/counter_reg[8]_i_1__0_n_5
    SLICE_X32Y50         FDRE                                         r  slow_clks/clk_div_02/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  slow_clks/clk_div_02/counter_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    slow_clks/clk_div_02/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 slow_clks/clk_div_02/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_02/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.895%)  route 0.145ns (27.105%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  slow_clks/clk_div_02/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  slow_clks/clk_div_02/counter_reg[6]/Q
                         net (fo=4, routed)           0.145     1.733    slow_clks/clk_div_02/counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  slow_clks/clk_div_02/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    slow_clks/clk_div_02/counter_reg[4]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.984 r  slow_clks/clk_div_02/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.984    slow_clks/clk_div_02/counter_reg[8]_i_1__0_n_4
    SLICE_X32Y50         FDRE                                         r  slow_clks/clk_div_02/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  slow_clks/clk_div_02/counter_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    slow_clks/clk_div_02/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 slow_clks/clk_div_02/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_02/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.391ns (72.895%)  route 0.145ns (27.105%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  slow_clks/clk_div_02/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  slow_clks/clk_div_02/counter_reg[6]/Q
                         net (fo=4, routed)           0.145     1.733    slow_clks/clk_div_02/counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  slow_clks/clk_div_02/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    slow_clks/clk_div_02/counter_reg[4]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.984 r  slow_clks/clk_div_02/counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.984    slow_clks/clk_div_02/counter_reg[8]_i_1__0_n_6
    SLICE_X32Y50         FDRE                                         r  slow_clks/clk_div_02/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  slow_clks/clk_div_02/counter_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    slow_clks/clk_div_02/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 slow_clks/clk_div_02/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_02/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.394ns (73.046%)  route 0.145ns (26.954%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  slow_clks/clk_div_02/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  slow_clks/clk_div_02/counter_reg[6]/Q
                         net (fo=4, routed)           0.145     1.733    slow_clks/clk_div_02/counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  slow_clks/clk_div_02/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    slow_clks/clk_div_02/counter_reg[4]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  slow_clks/clk_div_02/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.933    slow_clks/clk_div_02/counter_reg[8]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  slow_clks/clk_div_02/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    slow_clks/clk_div_02/counter_reg[12]_i_1_n_7
    SLICE_X32Y51         FDRE                                         r  slow_clks/clk_div_02/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  slow_clks/clk_div_02/counter_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    slow_clks/clk_div_02/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 slow_clks/clk_div_02/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_02/SLOW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.414%)  route 0.144ns (43.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  slow_clks/clk_div_02/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  slow_clks/clk_div_02/counter_reg[4]/Q
                         net (fo=4, routed)           0.144     1.732    slow_clks/clk_div_02/counter_reg[4]
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.777 r  slow_clks/clk_div_02/SLOW_CLK_i_1__0/O
                         net (fo=1, routed)           0.000     1.777    slow_clks/clk_div_02/SLOW_CLK_i_1__0_n_0
    SLICE_X34Y49         FDRE                                         r  slow_clks/clk_div_02/SLOW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.832     1.959    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  slow_clks/clk_div_02/SLOW_CLK_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.120     1.601    slow_clks/clk_div_02/SLOW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 slow_clks/clk_div_02/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_02/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.405ns (73.584%)  route 0.145ns (26.416%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  slow_clks/clk_div_02/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  slow_clks/clk_div_02/counter_reg[6]/Q
                         net (fo=4, routed)           0.145     1.733    slow_clks/clk_div_02/counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  slow_clks/clk_div_02/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    slow_clks/clk_div_02/counter_reg[4]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  slow_clks/clk_div_02/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.933    slow_clks/clk_div_02/counter_reg[8]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  slow_clks/clk_div_02/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    slow_clks/clk_div_02/counter_reg[12]_i_1_n_5
    SLICE_X32Y51         FDRE                                         r  slow_clks/clk_div_02/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  slow_clks/clk_div_02/counter_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    slow_clks/clk_div_02/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 slow_clks/clk_div_02/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_02/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.430ns (74.732%)  route 0.145ns (25.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  slow_clks/clk_div_02/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  slow_clks/clk_div_02/counter_reg[6]/Q
                         net (fo=4, routed)           0.145     1.733    slow_clks/clk_div_02/counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  slow_clks/clk_div_02/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    slow_clks/clk_div_02/counter_reg[4]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  slow_clks/clk_div_02/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.933    slow_clks/clk_div_02/counter_reg[8]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  slow_clks/clk_div_02/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    slow_clks/clk_div_02/counter_reg[12]_i_1_n_6
    SLICE_X32Y51         FDRE                                         r  slow_clks/clk_div_02/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  slow_clks/clk_div_02/counter_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    slow_clks/clk_div_02/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 slow_clks/clk_div_02/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_02/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.430ns (74.732%)  route 0.145ns (25.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  slow_clks/clk_div_02/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  slow_clks/clk_div_02/counter_reg[6]/Q
                         net (fo=4, routed)           0.145     1.733    slow_clks/clk_div_02/counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  slow_clks/clk_div_02/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    slow_clks/clk_div_02/counter_reg[4]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  slow_clks/clk_div_02/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.933    slow_clks/clk_div_02/counter_reg[8]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  slow_clks/clk_div_02/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    slow_clks/clk_div_02/counter_reg[12]_i_1_n_4
    SLICE_X32Y51         FDRE                                         r  slow_clks/clk_div_02/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  slow_clks/clk_div_02/counter_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    slow_clks/clk_div_02/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 slow_clks/clk_div_02/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slow_clks/clk_div_02/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.433ns (74.863%)  route 0.145ns (25.137%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.564     1.447    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  slow_clks/clk_div_02/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  slow_clks/clk_div_02/counter_reg[6]/Q
                         net (fo=4, routed)           0.145     1.733    slow_clks/clk_div_02/counter_reg[6]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.893 r  slow_clks/clk_div_02/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.894    slow_clks/clk_div_02/counter_reg[4]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  slow_clks/clk_div_02/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.933    slow_clks/clk_div_02/counter_reg[8]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  slow_clks/clk_div_02/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    slow_clks/clk_div_02/counter_reg[12]_i_1_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  slow_clks/clk_div_02/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    slow_clks/clk_div_02/counter_reg[16]_i_1_n_7
    SLICE_X32Y52         FDRE                                         r  slow_clks/clk_div_02/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.830     1.958    slow_clks/clk_div_02/CLK_100M_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  slow_clks/clk_div_02/counter_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    slow_clks/clk_div_02/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_100M_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y46      voice_capturer/count2_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y48      voice_capturer/count2_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y48      voice_capturer/count2_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y46      voice_capturer/count2_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y46      voice_capturer/count2_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y46      voice_capturer/count2_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y47      voice_capturer/count2_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X9Y47      voice_capturer/count2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y46     slow_clks/clk_div_01/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y46     slow_clks/clk_div_01/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y48     slow_clks/clk_div_01/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y48     slow_clks/clk_div_01/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y46     slow_clks/clk_div_01/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y46     slow_clks/clk_div_01/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y46     slow_clks/clk_div_01/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y47     slow_clks/clk_div_01/counter_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y46      voice_capturer/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y46      voice_capturer/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y46      voice_capturer/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y46      voice_capturer/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y50     slow_clks/clk_div_02/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y50     slow_clks/clk_div_02/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y51     slow_clks/clk_div_02/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y51     slow_clks/clk_div_02/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          545  Failing Endpoints,  Worst Slack       -8.298ns,  Total Violation     -940.626ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.298ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_background/VGA_Red_Grid_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.542ns  (logic 10.947ns (62.404%)  route 6.595ns (37.596%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=4 LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.575     5.096    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.564     5.085    vga_display/VGA_CONTROL/clk_out1
    SLICE_X57Y15         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/Q
                         net (fo=101, routed)         0.445     5.987    draw_waveform/circle/v_cntr_reg_reg[4]_rep[1]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.644 r  draw_waveform/circle/circle3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    draw_waveform/circle/circle3_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.761 r  draw_waveform/circle/circle3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.761    draw_waveform/circle/circle3_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.084 r  draw_waveform/circle/circle3_carry__1/O[1]
                         net (fo=4, routed)           0.861     7.945    draw_waveform/circle/circle3_carry__1_n_6
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.218    12.163 r  draw_waveform/circle/circle2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    draw_waveform/circle/circle2__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.683 r  draw_waveform/circle/circle2__1/P[0]
                         net (fo=2, routed)           0.868    14.550    draw_waveform/circle/circle2__1_n_105
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.674 r  draw_waveform/circle/circle2_carry_i_3/O
                         net (fo=1, routed)           0.000    14.674    draw_waveform/circle/circle2_carry_i_3_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.224 r  draw_waveform/circle/circle2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.224    draw_waveform/circle/circle2_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.558 r  draw_waveform/circle/circle2_carry__0/O[1]
                         net (fo=1, routed)           0.831    16.389    draw_waveform/circle/circle2_carry__0_n_6
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.303    16.692 r  draw_waveform/circle/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.692    draw_waveform/circle/i__carry__4_i_3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.242 r  draw_waveform/circle/circle1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.242    draw_waveform/circle/circle1_inferred__0/i__carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.464 f  draw_waveform/circle/circle1_inferred__0/i__carry__5/O[0]
                         net (fo=3, routed)           0.737    18.201    draw_waveform/circle/circle10_in[24]
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.299    18.500 r  draw_waveform/circle/circle0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    18.500    draw_waveform/circle/circle0_carry__2_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.032 f  draw_waveform/circle/circle0_carry__2/CO[3]
                         net (fo=1, routed)           0.959    19.991    vga_display/VGA_CONTROL/circle2__4_4[0]
    SLICE_X59Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.115 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_8/O
                         net (fo=1, routed)           0.296    20.411    vga_display/VGA_CONTROL/WAVEFORM[11]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I4_O)        0.124    20.535 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_1__0/O
                         net (fo=13, routed)          0.463    20.998    vga_display/VGA_CONTROL/WAVEFORM_reg[0]_14[0]
    SLICE_X58Y15         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  vga_display/VGA_CONTROL/VGA_Blue_Grid[1]_i_3/O
                         net (fo=1, routed)           0.295    21.417    draw_menu/DISP_WAVEFORM_SEL_reg[0]_4
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.541 f  draw_menu/VGA_Blue_Grid[1]_i_2/O
                         net (fo=4, routed)           0.318    21.859    draw_background/mux_02/MENU_RES_reg[2]
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.124    21.983 f  draw_background/mux_02/VGA_Red_Grid[3]_i_2/O
                         net (fo=6, routed)           0.521    22.503    draw_menu/GRID_RES_reg
    SLICE_X61Y15         LUT5 (Prop_lut5_I3_O)        0.124    22.627 r  draw_menu/VGA_Red_Grid[0]_i_1/O
                         net (fo=1, routed)           0.000    22.627    draw_background/D[0]
    SLICE_X61Y15         FDSE                                         r  draw_background/VGA_Red_Grid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100M (IN)
                         net (fo=0)                   0.000     9.259    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.457    14.058    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.512    14.113    draw_background/clk_out1
    SLICE_X61Y15         FDSE                                         r  draw_background/VGA_Red_Grid_reg[0]/C
                         clock pessimism              0.260    14.373    
                         clock uncertainty           -0.072    14.300    
    SLICE_X61Y15         FDSE (Setup_fdse_C_D)        0.029    14.329    draw_background/VGA_Red_Grid_reg[0]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -22.627    
  -------------------------------------------------------------------
                         slack                                 -8.298    

Slack (VIOLATED) :        -8.293ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_background/VGA_Red_Grid_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.539ns  (logic 10.947ns (62.414%)  route 6.592ns (37.586%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.575     5.096    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.564     5.085    vga_display/VGA_CONTROL/clk_out1
    SLICE_X57Y15         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/Q
                         net (fo=101, routed)         0.445     5.987    draw_waveform/circle/v_cntr_reg_reg[4]_rep[1]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.644 r  draw_waveform/circle/circle3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    draw_waveform/circle/circle3_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.761 r  draw_waveform/circle/circle3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.761    draw_waveform/circle/circle3_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.084 r  draw_waveform/circle/circle3_carry__1/O[1]
                         net (fo=4, routed)           0.861     7.945    draw_waveform/circle/circle3_carry__1_n_6
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.218    12.163 r  draw_waveform/circle/circle2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    draw_waveform/circle/circle2__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.683 r  draw_waveform/circle/circle2__1/P[0]
                         net (fo=2, routed)           0.868    14.550    draw_waveform/circle/circle2__1_n_105
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.674 r  draw_waveform/circle/circle2_carry_i_3/O
                         net (fo=1, routed)           0.000    14.674    draw_waveform/circle/circle2_carry_i_3_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.224 r  draw_waveform/circle/circle2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.224    draw_waveform/circle/circle2_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.558 r  draw_waveform/circle/circle2_carry__0/O[1]
                         net (fo=1, routed)           0.831    16.389    draw_waveform/circle/circle2_carry__0_n_6
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.303    16.692 r  draw_waveform/circle/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.692    draw_waveform/circle/i__carry__4_i_3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.242 r  draw_waveform/circle/circle1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.242    draw_waveform/circle/circle1_inferred__0/i__carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.464 f  draw_waveform/circle/circle1_inferred__0/i__carry__5/O[0]
                         net (fo=3, routed)           0.737    18.201    draw_waveform/circle/circle10_in[24]
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.299    18.500 r  draw_waveform/circle/circle0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    18.500    draw_waveform/circle/circle0_carry__2_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.032 f  draw_waveform/circle/circle0_carry__2/CO[3]
                         net (fo=1, routed)           0.959    19.991    vga_display/VGA_CONTROL/circle2__4_4[0]
    SLICE_X59Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.115 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_8/O
                         net (fo=1, routed)           0.296    20.411    vga_display/VGA_CONTROL/WAVEFORM[11]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I4_O)        0.124    20.535 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_1__0/O
                         net (fo=13, routed)          0.463    20.998    vga_display/VGA_CONTROL/WAVEFORM_reg[0]_14[0]
    SLICE_X58Y15         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  vga_display/VGA_CONTROL/VGA_Blue_Grid[1]_i_3/O
                         net (fo=1, routed)           0.295    21.417    draw_menu/DISP_WAVEFORM_SEL_reg[0]_4
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.541 f  draw_menu/VGA_Blue_Grid[1]_i_2/O
                         net (fo=4, routed)           0.318    21.859    draw_background/mux_02/MENU_RES_reg[2]
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.124    21.983 f  draw_background/mux_02/VGA_Red_Grid[3]_i_2/O
                         net (fo=6, routed)           0.518    22.500    menu/config_03/GRID_RES_reg
    SLICE_X61Y15         LUT6 (Prop_lut6_I2_O)        0.124    22.624 r  menu/config_03/VGA_Red_Grid[1]_i_1/O
                         net (fo=1, routed)           0.000    22.624    draw_background/D[1]
    SLICE_X61Y15         FDSE                                         r  draw_background/VGA_Red_Grid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100M (IN)
                         net (fo=0)                   0.000     9.259    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.457    14.058    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.512    14.113    draw_background/clk_out1
    SLICE_X61Y15         FDSE                                         r  draw_background/VGA_Red_Grid_reg[1]/C
                         clock pessimism              0.260    14.373    
                         clock uncertainty           -0.072    14.300    
    SLICE_X61Y15         FDSE (Setup_fdse_C_D)        0.031    14.331    draw_background/VGA_Red_Grid_reg[1]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -22.624    
  -------------------------------------------------------------------
                         slack                                 -8.293    

Slack (VIOLATED) :        -8.233ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_background/VGA_Red_Grid_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.481ns  (logic 10.947ns (62.621%)  route 6.534ns (37.379%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.114 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.575     5.096    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.564     5.085    vga_display/VGA_CONTROL/clk_out1
    SLICE_X57Y15         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/Q
                         net (fo=101, routed)         0.445     5.987    draw_waveform/circle/v_cntr_reg_reg[4]_rep[1]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.644 r  draw_waveform/circle/circle3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    draw_waveform/circle/circle3_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.761 r  draw_waveform/circle/circle3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.761    draw_waveform/circle/circle3_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.084 r  draw_waveform/circle/circle3_carry__1/O[1]
                         net (fo=4, routed)           0.861     7.945    draw_waveform/circle/circle3_carry__1_n_6
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.218    12.163 r  draw_waveform/circle/circle2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    draw_waveform/circle/circle2__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.683 r  draw_waveform/circle/circle2__1/P[0]
                         net (fo=2, routed)           0.868    14.550    draw_waveform/circle/circle2__1_n_105
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.674 r  draw_waveform/circle/circle2_carry_i_3/O
                         net (fo=1, routed)           0.000    14.674    draw_waveform/circle/circle2_carry_i_3_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.224 r  draw_waveform/circle/circle2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.224    draw_waveform/circle/circle2_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.558 r  draw_waveform/circle/circle2_carry__0/O[1]
                         net (fo=1, routed)           0.831    16.389    draw_waveform/circle/circle2_carry__0_n_6
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.303    16.692 r  draw_waveform/circle/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.692    draw_waveform/circle/i__carry__4_i_3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.242 r  draw_waveform/circle/circle1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.242    draw_waveform/circle/circle1_inferred__0/i__carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.464 f  draw_waveform/circle/circle1_inferred__0/i__carry__5/O[0]
                         net (fo=3, routed)           0.737    18.201    draw_waveform/circle/circle10_in[24]
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.299    18.500 r  draw_waveform/circle/circle0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    18.500    draw_waveform/circle/circle0_carry__2_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.032 f  draw_waveform/circle/circle0_carry__2/CO[3]
                         net (fo=1, routed)           0.959    19.991    vga_display/VGA_CONTROL/circle2__4_4[0]
    SLICE_X59Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.115 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_8/O
                         net (fo=1, routed)           0.296    20.411    vga_display/VGA_CONTROL/WAVEFORM[11]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I4_O)        0.124    20.535 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_1__0/O
                         net (fo=13, routed)          0.463    20.998    vga_display/VGA_CONTROL/WAVEFORM_reg[0]_14[0]
    SLICE_X58Y15         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  vga_display/VGA_CONTROL/VGA_Blue_Grid[1]_i_3/O
                         net (fo=1, routed)           0.295    21.417    draw_menu/DISP_WAVEFORM_SEL_reg[0]_4
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.541 f  draw_menu/VGA_Blue_Grid[1]_i_2/O
                         net (fo=4, routed)           0.318    21.859    draw_background/mux_02/MENU_RES_reg[2]
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.124    21.983 f  draw_background/mux_02/VGA_Red_Grid[3]_i_2/O
                         net (fo=6, routed)           0.460    22.443    menu/config_03/GRID_RES_reg
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124    22.567 r  menu/config_03/VGA_Red_Grid[2]_i_1/O
                         net (fo=1, routed)           0.000    22.567    draw_background/D[2]
    SLICE_X61Y14         FDSE                                         r  draw_background/VGA_Red_Grid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100M (IN)
                         net (fo=0)                   0.000     9.259    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.457    14.058    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.513    14.114    draw_background/clk_out1
    SLICE_X61Y14         FDSE                                         r  draw_background/VGA_Red_Grid_reg[2]/C
                         clock pessimism              0.260    14.374    
                         clock uncertainty           -0.072    14.301    
    SLICE_X61Y14         FDSE (Setup_fdse_C_D)        0.032    14.333    draw_background/VGA_Red_Grid_reg[2]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -22.567    
  -------------------------------------------------------------------
                         slack                                 -8.233    

Slack (VIOLATED) :        -8.220ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_background/VGA_Blue_Grid_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.465ns  (logic 10.947ns (62.678%)  route 6.518ns (37.322%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.112 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.575     5.096    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.564     5.085    vga_display/VGA_CONTROL/clk_out1
    SLICE_X57Y15         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/Q
                         net (fo=101, routed)         0.445     5.987    draw_waveform/circle/v_cntr_reg_reg[4]_rep[1]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.644 r  draw_waveform/circle/circle3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    draw_waveform/circle/circle3_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.761 r  draw_waveform/circle/circle3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.761    draw_waveform/circle/circle3_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.084 r  draw_waveform/circle/circle3_carry__1/O[1]
                         net (fo=4, routed)           0.861     7.945    draw_waveform/circle/circle3_carry__1_n_6
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.218    12.163 r  draw_waveform/circle/circle2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    draw_waveform/circle/circle2__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.683 r  draw_waveform/circle/circle2__1/P[0]
                         net (fo=2, routed)           0.868    14.550    draw_waveform/circle/circle2__1_n_105
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.674 r  draw_waveform/circle/circle2_carry_i_3/O
                         net (fo=1, routed)           0.000    14.674    draw_waveform/circle/circle2_carry_i_3_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.224 r  draw_waveform/circle/circle2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.224    draw_waveform/circle/circle2_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.558 r  draw_waveform/circle/circle2_carry__0/O[1]
                         net (fo=1, routed)           0.831    16.389    draw_waveform/circle/circle2_carry__0_n_6
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.303    16.692 r  draw_waveform/circle/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.692    draw_waveform/circle/i__carry__4_i_3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.242 r  draw_waveform/circle/circle1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.242    draw_waveform/circle/circle1_inferred__0/i__carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.464 f  draw_waveform/circle/circle1_inferred__0/i__carry__5/O[0]
                         net (fo=3, routed)           0.737    18.201    draw_waveform/circle/circle10_in[24]
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.299    18.500 r  draw_waveform/circle/circle0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    18.500    draw_waveform/circle/circle0_carry__2_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.032 f  draw_waveform/circle/circle0_carry__2/CO[3]
                         net (fo=1, routed)           0.959    19.991    vga_display/VGA_CONTROL/circle2__4_4[0]
    SLICE_X59Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.115 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_8/O
                         net (fo=1, routed)           0.296    20.411    vga_display/VGA_CONTROL/WAVEFORM[11]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I4_O)        0.124    20.535 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_1__0/O
                         net (fo=13, routed)          0.463    20.998    vga_display/VGA_CONTROL/WAVEFORM_reg[0]_14[0]
    SLICE_X58Y15         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  vga_display/VGA_CONTROL/VGA_Blue_Grid[1]_i_3/O
                         net (fo=1, routed)           0.295    21.417    draw_menu/DISP_WAVEFORM_SEL_reg[0]_4
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.541 f  draw_menu/VGA_Blue_Grid[1]_i_2/O
                         net (fo=4, routed)           0.318    21.859    draw_background/mux_02/MENU_RES_reg[2]
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.124    21.983 f  draw_background/mux_02/VGA_Red_Grid[3]_i_2/O
                         net (fo=6, routed)           0.444    22.427    menu/config_03/GRID_RES_reg
    SLICE_X58Y16         LUT6 (Prop_lut6_I0_O)        0.124    22.551 r  menu/config_03/VGA_Blue_Grid[0]_i_1/O
                         net (fo=1, routed)           0.000    22.551    draw_background/MENU_RES_reg[2]_1[0]
    SLICE_X58Y16         FDSE                                         r  draw_background/VGA_Blue_Grid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100M (IN)
                         net (fo=0)                   0.000     9.259    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.457    14.058    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.511    14.112    draw_background/clk_out1
    SLICE_X58Y16         FDSE                                         r  draw_background/VGA_Blue_Grid_reg[0]/C
                         clock pessimism              0.260    14.372    
                         clock uncertainty           -0.072    14.299    
    SLICE_X58Y16         FDSE (Setup_fdse_C_D)        0.031    14.330    draw_background/VGA_Blue_Grid_reg[0]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                         -22.551    
  -------------------------------------------------------------------
                         slack                                 -8.220    

Slack (VIOLATED) :        -8.211ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_background/VGA_Green_Grid_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.457ns  (logic 10.947ns (62.710%)  route 6.510ns (37.290%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.575     5.096    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.564     5.085    vga_display/VGA_CONTROL/clk_out1
    SLICE_X57Y15         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/Q
                         net (fo=101, routed)         0.445     5.987    draw_waveform/circle/v_cntr_reg_reg[4]_rep[1]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.644 r  draw_waveform/circle/circle3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    draw_waveform/circle/circle3_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.761 r  draw_waveform/circle/circle3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.761    draw_waveform/circle/circle3_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.084 r  draw_waveform/circle/circle3_carry__1/O[1]
                         net (fo=4, routed)           0.861     7.945    draw_waveform/circle/circle3_carry__1_n_6
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.218    12.163 r  draw_waveform/circle/circle2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    draw_waveform/circle/circle2__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.683 r  draw_waveform/circle/circle2__1/P[0]
                         net (fo=2, routed)           0.868    14.550    draw_waveform/circle/circle2__1_n_105
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.674 r  draw_waveform/circle/circle2_carry_i_3/O
                         net (fo=1, routed)           0.000    14.674    draw_waveform/circle/circle2_carry_i_3_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.224 r  draw_waveform/circle/circle2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.224    draw_waveform/circle/circle2_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.558 r  draw_waveform/circle/circle2_carry__0/O[1]
                         net (fo=1, routed)           0.831    16.389    draw_waveform/circle/circle2_carry__0_n_6
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.303    16.692 r  draw_waveform/circle/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.692    draw_waveform/circle/i__carry__4_i_3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.242 r  draw_waveform/circle/circle1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.242    draw_waveform/circle/circle1_inferred__0/i__carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.464 f  draw_waveform/circle/circle1_inferred__0/i__carry__5/O[0]
                         net (fo=3, routed)           0.737    18.201    draw_waveform/circle/circle10_in[24]
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.299    18.500 r  draw_waveform/circle/circle0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    18.500    draw_waveform/circle/circle0_carry__2_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.032 f  draw_waveform/circle/circle0_carry__2/CO[3]
                         net (fo=1, routed)           0.959    19.991    vga_display/VGA_CONTROL/circle2__4_4[0]
    SLICE_X59Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.115 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_8/O
                         net (fo=1, routed)           0.296    20.411    vga_display/VGA_CONTROL/WAVEFORM[11]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I4_O)        0.124    20.535 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_1__0/O
                         net (fo=13, routed)          0.463    20.998    vga_display/VGA_CONTROL/WAVEFORM_reg[0]_14[0]
    SLICE_X58Y15         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  vga_display/VGA_CONTROL/VGA_Blue_Grid[1]_i_3/O
                         net (fo=1, routed)           0.295    21.417    draw_menu/DISP_WAVEFORM_SEL_reg[0]_4
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.541 f  draw_menu/VGA_Blue_Grid[1]_i_2/O
                         net (fo=4, routed)           0.318    21.859    draw_background/mux_02/MENU_RES_reg[2]
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.124    21.983 f  draw_background/mux_02/VGA_Red_Grid[3]_i_2/O
                         net (fo=6, routed)           0.435    22.418    menu/config_03/GRID_RES_reg
    SLICE_X59Y15         LUT6 (Prop_lut6_I1_O)        0.124    22.542 r  menu/config_03/VGA_Green_Grid[0]_i_1/O
                         net (fo=1, routed)           0.000    22.542    draw_background/MENU_RES_reg[2]_0[0]
    SLICE_X59Y15         FDSE                                         r  draw_background/VGA_Green_Grid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100M (IN)
                         net (fo=0)                   0.000     9.259    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.457    14.058    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.512    14.113    draw_background/clk_out1
    SLICE_X59Y15         FDSE                                         r  draw_background/VGA_Green_Grid_reg[0]/C
                         clock pessimism              0.260    14.373    
                         clock uncertainty           -0.072    14.300    
    SLICE_X59Y15         FDSE (Setup_fdse_C_D)        0.031    14.331    draw_background/VGA_Green_Grid_reg[0]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -22.542    
  -------------------------------------------------------------------
                         slack                                 -8.211    

Slack (VIOLATED) :        -8.209ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_background/VGA_Red_Grid_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.456ns  (logic 10.947ns (62.713%)  route 6.509ns (37.287%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=4 LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.575     5.096    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.564     5.085    vga_display/VGA_CONTROL/clk_out1
    SLICE_X57Y15         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/Q
                         net (fo=101, routed)         0.445     5.987    draw_waveform/circle/v_cntr_reg_reg[4]_rep[1]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.644 r  draw_waveform/circle/circle3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    draw_waveform/circle/circle3_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.761 r  draw_waveform/circle/circle3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.761    draw_waveform/circle/circle3_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.084 r  draw_waveform/circle/circle3_carry__1/O[1]
                         net (fo=4, routed)           0.861     7.945    draw_waveform/circle/circle3_carry__1_n_6
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.218    12.163 r  draw_waveform/circle/circle2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    draw_waveform/circle/circle2__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.683 r  draw_waveform/circle/circle2__1/P[0]
                         net (fo=2, routed)           0.868    14.550    draw_waveform/circle/circle2__1_n_105
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.674 r  draw_waveform/circle/circle2_carry_i_3/O
                         net (fo=1, routed)           0.000    14.674    draw_waveform/circle/circle2_carry_i_3_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.224 r  draw_waveform/circle/circle2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.224    draw_waveform/circle/circle2_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.558 r  draw_waveform/circle/circle2_carry__0/O[1]
                         net (fo=1, routed)           0.831    16.389    draw_waveform/circle/circle2_carry__0_n_6
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.303    16.692 r  draw_waveform/circle/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.692    draw_waveform/circle/i__carry__4_i_3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.242 r  draw_waveform/circle/circle1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.242    draw_waveform/circle/circle1_inferred__0/i__carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.464 f  draw_waveform/circle/circle1_inferred__0/i__carry__5/O[0]
                         net (fo=3, routed)           0.737    18.201    draw_waveform/circle/circle10_in[24]
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.299    18.500 r  draw_waveform/circle/circle0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    18.500    draw_waveform/circle/circle0_carry__2_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.032 f  draw_waveform/circle/circle0_carry__2/CO[3]
                         net (fo=1, routed)           0.959    19.991    vga_display/VGA_CONTROL/circle2__4_4[0]
    SLICE_X59Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.115 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_8/O
                         net (fo=1, routed)           0.296    20.411    vga_display/VGA_CONTROL/WAVEFORM[11]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I4_O)        0.124    20.535 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_1__0/O
                         net (fo=13, routed)          0.463    20.998    vga_display/VGA_CONTROL/WAVEFORM_reg[0]_14[0]
    SLICE_X58Y15         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  vga_display/VGA_CONTROL/VGA_Blue_Grid[1]_i_3/O
                         net (fo=1, routed)           0.295    21.417    draw_menu/DISP_WAVEFORM_SEL_reg[0]_4
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.541 f  draw_menu/VGA_Blue_Grid[1]_i_2/O
                         net (fo=4, routed)           0.318    21.859    draw_background/mux_02/MENU_RES_reg[2]
    SLICE_X59Y15         LUT2 (Prop_lut2_I1_O)        0.124    21.983 f  draw_background/mux_02/VGA_Red_Grid[3]_i_2/O
                         net (fo=6, routed)           0.434    22.417    draw_menu/GRID_RES_reg
    SLICE_X59Y15         LUT5 (Prop_lut5_I0_O)        0.124    22.541 r  draw_menu/VGA_Red_Grid[3]_i_1/O
                         net (fo=1, routed)           0.000    22.541    draw_background/D[3]
    SLICE_X59Y15         FDSE                                         r  draw_background/VGA_Red_Grid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100M (IN)
                         net (fo=0)                   0.000     9.259    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.457    14.058    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.512    14.113    draw_background/clk_out1
    SLICE_X59Y15         FDSE                                         r  draw_background/VGA_Red_Grid_reg[3]/C
                         clock pessimism              0.260    14.373    
                         clock uncertainty           -0.072    14.300    
    SLICE_X59Y15         FDSE (Setup_fdse_C_D)        0.032    14.332    draw_background/VGA_Red_Grid_reg[3]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -22.541    
  -------------------------------------------------------------------
                         slack                                 -8.209    

Slack (VIOLATED) :        -8.147ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_background/VGA_Green_Grid_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.393ns  (logic 10.947ns (62.937%)  route 6.446ns (37.063%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.575     5.096    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.564     5.085    vga_display/VGA_CONTROL/clk_out1
    SLICE_X57Y15         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/Q
                         net (fo=101, routed)         0.445     5.987    draw_waveform/circle/v_cntr_reg_reg[4]_rep[1]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.644 r  draw_waveform/circle/circle3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    draw_waveform/circle/circle3_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.761 r  draw_waveform/circle/circle3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.761    draw_waveform/circle/circle3_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.084 r  draw_waveform/circle/circle3_carry__1/O[1]
                         net (fo=4, routed)           0.861     7.945    draw_waveform/circle/circle3_carry__1_n_6
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.218    12.163 r  draw_waveform/circle/circle2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    draw_waveform/circle/circle2__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.683 r  draw_waveform/circle/circle2__1/P[0]
                         net (fo=2, routed)           0.868    14.550    draw_waveform/circle/circle2__1_n_105
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.674 r  draw_waveform/circle/circle2_carry_i_3/O
                         net (fo=1, routed)           0.000    14.674    draw_waveform/circle/circle2_carry_i_3_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.224 r  draw_waveform/circle/circle2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.224    draw_waveform/circle/circle2_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.558 r  draw_waveform/circle/circle2_carry__0/O[1]
                         net (fo=1, routed)           0.831    16.389    draw_waveform/circle/circle2_carry__0_n_6
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.303    16.692 r  draw_waveform/circle/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.692    draw_waveform/circle/i__carry__4_i_3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.242 r  draw_waveform/circle/circle1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.242    draw_waveform/circle/circle1_inferred__0/i__carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.464 f  draw_waveform/circle/circle1_inferred__0/i__carry__5/O[0]
                         net (fo=3, routed)           0.737    18.201    draw_waveform/circle/circle10_in[24]
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.299    18.500 r  draw_waveform/circle/circle0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    18.500    draw_waveform/circle/circle0_carry__2_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.032 f  draw_waveform/circle/circle0_carry__2/CO[3]
                         net (fo=1, routed)           0.959    19.991    vga_display/VGA_CONTROL/circle2__4_4[0]
    SLICE_X59Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.115 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_8/O
                         net (fo=1, routed)           0.296    20.411    vga_display/VGA_CONTROL/WAVEFORM[11]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I4_O)        0.124    20.535 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_1__0/O
                         net (fo=13, routed)          0.463    20.998    vga_display/VGA_CONTROL/WAVEFORM_reg[0]_14[0]
    SLICE_X58Y15         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  vga_display/VGA_CONTROL/VGA_Blue_Grid[1]_i_3/O
                         net (fo=1, routed)           0.295    21.417    draw_menu/DISP_WAVEFORM_SEL_reg[0]_4
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.541 f  draw_menu/VGA_Blue_Grid[1]_i_2/O
                         net (fo=4, routed)           0.194    21.735    draw_menu/VGA_Blue_Grid_reg[1]
    SLICE_X60Y15         LUT2 (Prop_lut2_I0_O)        0.124    21.859 f  draw_menu/VGA_Red_Grid[3]_i_4/O
                         net (fo=11, routed)          0.496    22.355    draw_menu/VGA_Red_Grid_reg[0]_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I2_O)        0.124    22.479 r  draw_menu/VGA_Green_Grid[3]_i_2/O
                         net (fo=1, routed)           0.000    22.479    draw_background/MENU_RES_reg[2]_0[3]
    SLICE_X58Y15         FDSE                                         r  draw_background/VGA_Green_Grid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100M (IN)
                         net (fo=0)                   0.000     9.259    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.457    14.058    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.512    14.113    draw_background/clk_out1
    SLICE_X58Y15         FDSE                                         r  draw_background/VGA_Green_Grid_reg[3]/C
                         clock pessimism              0.260    14.373    
                         clock uncertainty           -0.072    14.300    
    SLICE_X58Y15         FDSE (Setup_fdse_C_D)        0.031    14.331    draw_background/VGA_Green_Grid_reg[3]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                 -8.147    

Slack (VIOLATED) :        -8.145ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_background/VGA_Blue_Grid_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.394ns  (logic 10.947ns (62.936%)  route 6.447ns (37.064%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.115 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.575     5.096    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.564     5.085    vga_display/VGA_CONTROL/clk_out1
    SLICE_X57Y15         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/Q
                         net (fo=101, routed)         0.445     5.987    draw_waveform/circle/v_cntr_reg_reg[4]_rep[1]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.644 r  draw_waveform/circle/circle3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    draw_waveform/circle/circle3_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.761 r  draw_waveform/circle/circle3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.761    draw_waveform/circle/circle3_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.084 r  draw_waveform/circle/circle3_carry__1/O[1]
                         net (fo=4, routed)           0.861     7.945    draw_waveform/circle/circle3_carry__1_n_6
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.218    12.163 r  draw_waveform/circle/circle2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    draw_waveform/circle/circle2__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.683 r  draw_waveform/circle/circle2__1/P[0]
                         net (fo=2, routed)           0.868    14.550    draw_waveform/circle/circle2__1_n_105
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.674 r  draw_waveform/circle/circle2_carry_i_3/O
                         net (fo=1, routed)           0.000    14.674    draw_waveform/circle/circle2_carry_i_3_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.224 r  draw_waveform/circle/circle2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.224    draw_waveform/circle/circle2_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.558 r  draw_waveform/circle/circle2_carry__0/O[1]
                         net (fo=1, routed)           0.831    16.389    draw_waveform/circle/circle2_carry__0_n_6
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.303    16.692 r  draw_waveform/circle/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.692    draw_waveform/circle/i__carry__4_i_3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.242 r  draw_waveform/circle/circle1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.242    draw_waveform/circle/circle1_inferred__0/i__carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.464 f  draw_waveform/circle/circle1_inferred__0/i__carry__5/O[0]
                         net (fo=3, routed)           0.737    18.201    draw_waveform/circle/circle10_in[24]
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.299    18.500 r  draw_waveform/circle/circle0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    18.500    draw_waveform/circle/circle0_carry__2_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.032 f  draw_waveform/circle/circle0_carry__2/CO[3]
                         net (fo=1, routed)           0.959    19.991    vga_display/VGA_CONTROL/circle2__4_4[0]
    SLICE_X59Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.115 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_8/O
                         net (fo=1, routed)           0.296    20.411    vga_display/VGA_CONTROL/WAVEFORM[11]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I4_O)        0.124    20.535 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_1__0/O
                         net (fo=13, routed)          0.463    20.998    vga_display/VGA_CONTROL/WAVEFORM_reg[0]_14[0]
    SLICE_X58Y15         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  vga_display/VGA_CONTROL/VGA_Blue_Grid[1]_i_3/O
                         net (fo=1, routed)           0.295    21.417    draw_menu/DISP_WAVEFORM_SEL_reg[0]_4
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.541 f  draw_menu/VGA_Blue_Grid[1]_i_2/O
                         net (fo=4, routed)           0.194    21.735    draw_menu/VGA_Blue_Grid_reg[1]
    SLICE_X60Y15         LUT2 (Prop_lut2_I0_O)        0.124    21.859 f  draw_menu/VGA_Red_Grid[3]_i_4/O
                         net (fo=11, routed)          0.496    22.355    draw_menu/VGA_Red_Grid_reg[0]_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I2_O)        0.124    22.479 r  draw_menu/VGA_Blue_Grid[3]_i_1/O
                         net (fo=1, routed)           0.000    22.479    draw_background/MENU_RES_reg[2]_1[3]
    SLICE_X63Y14         FDSE                                         r  draw_background/VGA_Blue_Grid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100M (IN)
                         net (fo=0)                   0.000     9.259    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.457    14.058    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.514    14.115    draw_background/clk_out1
    SLICE_X63Y14         FDSE                                         r  draw_background/VGA_Blue_Grid_reg[3]/C
                         clock pessimism              0.260    14.375    
                         clock uncertainty           -0.072    14.302    
    SLICE_X63Y14         FDSE (Setup_fdse_C_D)        0.032    14.334    draw_background/VGA_Blue_Grid_reg[3]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                         -22.479    
  -------------------------------------------------------------------
                         slack                                 -8.145    

Slack (VIOLATED) :        -8.136ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_background/VGA_Green_Grid_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.380ns  (logic 10.947ns (62.987%)  route 6.433ns (37.013%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.113 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.575     5.096    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.564     5.085    vga_display/VGA_CONTROL/clk_out1
    SLICE_X57Y15         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/Q
                         net (fo=101, routed)         0.445     5.987    draw_waveform/circle/v_cntr_reg_reg[4]_rep[1]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.644 r  draw_waveform/circle/circle3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    draw_waveform/circle/circle3_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.761 r  draw_waveform/circle/circle3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.761    draw_waveform/circle/circle3_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.084 r  draw_waveform/circle/circle3_carry__1/O[1]
                         net (fo=4, routed)           0.861     7.945    draw_waveform/circle/circle3_carry__1_n_6
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.218    12.163 r  draw_waveform/circle/circle2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    draw_waveform/circle/circle2__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.683 r  draw_waveform/circle/circle2__1/P[0]
                         net (fo=2, routed)           0.868    14.550    draw_waveform/circle/circle2__1_n_105
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.674 r  draw_waveform/circle/circle2_carry_i_3/O
                         net (fo=1, routed)           0.000    14.674    draw_waveform/circle/circle2_carry_i_3_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.224 r  draw_waveform/circle/circle2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.224    draw_waveform/circle/circle2_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.558 r  draw_waveform/circle/circle2_carry__0/O[1]
                         net (fo=1, routed)           0.831    16.389    draw_waveform/circle/circle2_carry__0_n_6
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.303    16.692 r  draw_waveform/circle/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.692    draw_waveform/circle/i__carry__4_i_3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.242 r  draw_waveform/circle/circle1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.242    draw_waveform/circle/circle1_inferred__0/i__carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.464 f  draw_waveform/circle/circle1_inferred__0/i__carry__5/O[0]
                         net (fo=3, routed)           0.737    18.201    draw_waveform/circle/circle10_in[24]
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.299    18.500 r  draw_waveform/circle/circle0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    18.500    draw_waveform/circle/circle0_carry__2_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.032 f  draw_waveform/circle/circle0_carry__2/CO[3]
                         net (fo=1, routed)           0.959    19.991    vga_display/VGA_CONTROL/circle2__4_4[0]
    SLICE_X59Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.115 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_8/O
                         net (fo=1, routed)           0.296    20.411    vga_display/VGA_CONTROL/WAVEFORM[11]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I4_O)        0.124    20.535 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_1__0/O
                         net (fo=13, routed)          0.463    20.998    vga_display/VGA_CONTROL/WAVEFORM_reg[0]_14[0]
    SLICE_X58Y15         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  vga_display/VGA_CONTROL/VGA_Blue_Grid[1]_i_3/O
                         net (fo=1, routed)           0.295    21.417    draw_menu/DISP_WAVEFORM_SEL_reg[0]_4
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.541 f  draw_menu/VGA_Blue_Grid[1]_i_2/O
                         net (fo=4, routed)           0.194    21.735    draw_menu/VGA_Blue_Grid_reg[1]
    SLICE_X60Y15         LUT2 (Prop_lut2_I0_O)        0.124    21.859 f  draw_menu/VGA_Red_Grid[3]_i_4/O
                         net (fo=11, routed)          0.482    22.341    draw_menu/VGA_Red_Grid_reg[0]_0
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.124    22.465 r  draw_menu/VGA_Green_Grid[2]_i_1/O
                         net (fo=1, routed)           0.000    22.465    draw_background/MENU_RES_reg[2]_0[2]
    SLICE_X63Y16         FDSE                                         r  draw_background/VGA_Green_Grid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100M (IN)
                         net (fo=0)                   0.000     9.259    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.457    14.058    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.512    14.113    draw_background/clk_out1
    SLICE_X63Y16         FDSE                                         r  draw_background/VGA_Green_Grid_reg[2]/C
                         clock pessimism              0.260    14.373    
                         clock uncertainty           -0.072    14.300    
    SLICE_X63Y16         FDSE (Setup_fdse_C_D)        0.029    14.329    draw_background/VGA_Green_Grid_reg[2]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -22.465    
  -------------------------------------------------------------------
                         slack                                 -8.136    

Slack (VIOLATED) :        -8.086ns  (required time - arrival time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_background/VGA_Green_Grid_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.333ns  (logic 10.947ns (63.158%)  route 6.386ns (36.842%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=4 LUT5=1 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.114 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.575     5.096    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.564     5.085    vga_display/VGA_CONTROL/clk_out1
    SLICE_X57Y15         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[2]_rep__0/Q
                         net (fo=101, routed)         0.445     5.987    draw_waveform/circle/v_cntr_reg_reg[4]_rep[1]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.644 r  draw_waveform/circle/circle3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.644    draw_waveform/circle/circle3_carry_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.761 r  draw_waveform/circle/circle3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.761    draw_waveform/circle/circle3_carry__0_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.084 r  draw_waveform/circle/circle3_carry__1/O[1]
                         net (fo=4, routed)           0.861     7.945    draw_waveform/circle/circle3_carry__1_n_6
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.218    12.163 r  draw_waveform/circle/circle2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.165    draw_waveform/circle/circle2__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.683 r  draw_waveform/circle/circle2__1/P[0]
                         net (fo=2, routed)           0.868    14.550    draw_waveform/circle/circle2__1_n_105
    SLICE_X53Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.674 r  draw_waveform/circle/circle2_carry_i_3/O
                         net (fo=1, routed)           0.000    14.674    draw_waveform/circle/circle2_carry_i_3_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.224 r  draw_waveform/circle/circle2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.224    draw_waveform/circle/circle2_carry_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.558 r  draw_waveform/circle/circle2_carry__0/O[1]
                         net (fo=1, routed)           0.831    16.389    draw_waveform/circle/circle2_carry__0_n_6
    SLICE_X53Y11         LUT2 (Prop_lut2_I1_O)        0.303    16.692 r  draw_waveform/circle/i__carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.692    draw_waveform/circle/i__carry__4_i_3_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.242 r  draw_waveform/circle/circle1_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.242    draw_waveform/circle/circle1_inferred__0/i__carry__4_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.464 f  draw_waveform/circle/circle1_inferred__0/i__carry__5/O[0]
                         net (fo=3, routed)           0.737    18.201    draw_waveform/circle/circle10_in[24]
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.299    18.500 r  draw_waveform/circle/circle0_carry__2_i_4/O
                         net (fo=1, routed)           0.000    18.500    draw_waveform/circle/circle0_carry__2_i_4_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.032 f  draw_waveform/circle/circle0_carry__2/CO[3]
                         net (fo=1, routed)           0.959    19.991    vga_display/VGA_CONTROL/circle2__4_4[0]
    SLICE_X59Y12         LUT6 (Prop_lut6_I5_O)        0.124    20.115 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_8/O
                         net (fo=1, routed)           0.296    20.411    vga_display/VGA_CONTROL/WAVEFORM[11]_i_8_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I4_O)        0.124    20.535 r  vga_display/VGA_CONTROL/WAVEFORM[11]_i_1__0/O
                         net (fo=13, routed)          0.463    20.998    vga_display/VGA_CONTROL/WAVEFORM_reg[0]_14[0]
    SLICE_X58Y15         LUT5 (Prop_lut5_I2_O)        0.124    21.122 r  vga_display/VGA_CONTROL/VGA_Blue_Grid[1]_i_3/O
                         net (fo=1, routed)           0.295    21.417    draw_menu/DISP_WAVEFORM_SEL_reg[0]_4
    SLICE_X60Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.541 f  draw_menu/VGA_Blue_Grid[1]_i_2/O
                         net (fo=4, routed)           0.184    21.725    draw_background/mux_02/MENU_RES_reg[2]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124    21.849 r  draw_background/mux_02/VGA_Green_Grid[3]_i_4/O
                         net (fo=4, routed)           0.445    22.294    draw_menu/GRID_RES_reg_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I2_O)        0.124    22.418 r  draw_menu/VGA_Green_Grid[1]_i_1/O
                         net (fo=1, routed)           0.000    22.418    draw_background/MENU_RES_reg[2]_0[1]
    SLICE_X63Y15         FDSE                                         r  draw_background/VGA_Green_Grid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK_100M (IN)
                         net (fo=0)                   0.000     9.259    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.457    14.058    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         1.513    14.114    draw_background/clk_out1
    SLICE_X63Y15         FDSE                                         r  draw_background/VGA_Green_Grid_reg[1]/C
                         clock pessimism              0.260    14.374    
                         clock uncertainty           -0.072    14.301    
    SLICE_X63Y15         FDSE (Setup_fdse_C_D)        0.031    14.332    draw_background/VGA_Green_Grid_reg[1]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -22.418    
  -------------------------------------------------------------------
                         slack                                 -8.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 draw_menu/menu_03/seg_text_07/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_menu/menu_03/SEG_RES_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.161%)  route 0.163ns (43.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.549     1.432    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.565     1.448    draw_menu/menu_03/seg_text_07/clk_out1
    SLICE_X52Y8          FDRE                                         r  draw_menu/menu_03/seg_text_07/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  draw_menu/menu_03/seg_text_07/pixel_reg/Q
                         net (fo=1, routed)           0.163     1.775    menu/config_03/pixel_reg_6
    SLICE_X54Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  menu/config_03/SEG_RES_i_1/O
                         net (fo=1, routed)           0.000     1.820    draw_menu/menu_03/pixel_reg_15
    SLICE_X54Y8          FDRE                                         r  draw_menu/menu_03/SEG_RES_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.817     1.944    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.836     1.963    draw_menu/menu_03/clk_out1
    SLICE_X54Y8          FDRE                                         r  draw_menu/menu_03/SEG_RES_reg/C
                         clock pessimism             -0.478     1.485    
    SLICE_X54Y8          FDRE (Hold_fdre_C_D)         0.120     1.605    draw_menu/menu_03/SEG_RES_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_menu/menu_03/seg_text_02/FontRom/fontRow_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.630%)  route 0.324ns (66.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.549     1.432    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.566     1.449    vga_display/VGA_CONTROL/clk_out1
    SLICE_X54Y6          FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[1]_rep/Q
                         net (fo=4, routed)           0.324     1.937    draw_menu/menu_03/seg_text_02/FontRom/ADDRARDADDR[1]
    RAMB18_X2Y0          RAMB18E1                                     r  draw_menu/menu_03/seg_text_02/FontRom/fontRow_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.817     1.944    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.879     2.007    draw_menu/menu_03/seg_text_02/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  draw_menu/menu_03/seg_text_02/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.712    draw_menu/menu_03/seg_text_02/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.275ns (78.924%)  route 0.073ns (21.076%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.549     1.432    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.559     1.442    vga_display/VGA_CONTROL/clk_out1
    SLICE_X50Y18         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[10]_rep/Q
                         net (fo=112, routed)         0.073     1.680    vga_display/VGA_CONTROL/v_cntr_reg_reg[11]_1
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.791 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.791    vga_display/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X51Y18         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.817     1.944    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.828     1.955    vga_display/VGA_CONTROL/clk_out1
    SLICE_X51Y18         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.102     1.557    vga_display/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[1]_rep_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_menu/menu_03/seg_text_06/FontRom/fontRow_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.164ns (32.316%)  route 0.343ns (67.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.549     1.432    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.565     1.448    vga_display/VGA_CONTROL/clk_out1
    SLICE_X50Y7          FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[1]_rep_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[1]_rep_replica_5/Q
                         net (fo=18, routed)          0.343     1.956    draw_menu/menu_03/seg_text_06/FontRom/fontRow_reg_66_repN_5_alias
    RAMB18_X1Y4          RAMB18E1                                     r  draw_menu/menu_03/seg_text_06/FontRom/fontRow_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.817     1.944    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.876     2.004    draw_menu/menu_03/seg_text_06/FontRom/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  draw_menu/menu_03/seg_text_06/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.709    draw_menu/menu_03/seg_text_06/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 draw_background/VGA_Blue_Grid_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.424%)  route 0.183ns (49.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.549     1.432    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.591     1.474    draw_background/clk_out1
    SLICE_X63Y15         FDSE                                         r  draw_background/VGA_Blue_Grid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDSE (Prop_fdse_C_Q)         0.141     1.615 r  draw_background/VGA_Blue_Grid_reg[2]/Q
                         net (fo=1, routed)           0.183     1.798    draw_menu/VGA_Blue_Grid_reg[3]_0[2]
    SLICE_X59Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.843 r  draw_menu/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    vga_display/VGA_BLUE_CHAN[2]
    SLICE_X59Y19         FDRE                                         r  vga_display/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.817     1.944    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.854     1.981    vga_display/clk_out1
    SLICE_X59Y19         FDRE                                         r  vga_display/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.091     1.594    vga_display/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 draw_waveform/circle/sector_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_waveform/circle/sector_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.549     1.432    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.591     1.474    draw_waveform/circle/clk_out1
    SLICE_X61Y12         FDRE                                         r  draw_waveform/circle/sector_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  draw_waveform/circle/sector_index_reg[2]/Q
                         net (fo=7, routed)           0.180     1.796    vga_display/VGA_CONTROL/ADDRA[2]
    SLICE_X61Y12         LUT4 (Prop_lut4_I3_O)        0.042     1.838 r  vga_display/VGA_CONTROL/circle/sector_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    draw_waveform/circle/sector_index_reg[2]_0
    SLICE_X61Y12         FDRE                                         r  draw_waveform/circle/sector_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.817     1.944    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.860     1.987    draw_waveform/circle/clk_out1
    SLICE_X61Y12         FDRE                                         r  draw_waveform/circle/sector_index_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105     1.579    draw_waveform/circle/sector_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 draw_background/mux_02/GRID_RES_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_background/mux_02/GRID_RES_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.549     1.432    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.558     1.441    draw_background/mux_02/clk_out1
    SLICE_X45Y17         FDRE                                         r  draw_background/mux_02/GRID_RES_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  draw_background/mux_02/GRID_RES_reg/Q
                         net (fo=5, routed)           0.170     1.752    vga_display/VGA_CONTROL/GRID_RES
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.045     1.797 r  vga_display/VGA_CONTROL/GRID_RES_i_1/O
                         net (fo=1, routed)           0.000     1.797    draw_background/mux_02/DISP_GRID_SEL_reg[1]
    SLICE_X45Y17         FDRE                                         r  draw_background/mux_02/GRID_RES_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.817     1.944    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.826     1.953    draw_background/mux_02/clk_out1
    SLICE_X45Y17         FDRE                                         r  draw_background/mux_02/GRID_RES_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.091     1.532    draw_background/mux_02/GRID_RES_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga_display/VGA_CONTROL/v_cntr_reg_reg[0]_rep_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_menu/menu_04/vga_text_01/FontRom/fontRow_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.164ns (31.226%)  route 0.361ns (68.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.549     1.432    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.560     1.443    vga_display/VGA_CONTROL/clk_out1
    SLICE_X46Y15         FDRE                                         r  vga_display/VGA_CONTROL/v_cntr_reg_reg[0]_rep_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  vga_display/VGA_CONTROL/v_cntr_reg_reg[0]_rep_replica_1/Q
                         net (fo=32, routed)          0.361     1.968    draw_menu/menu_04/vga_text_01/FontRom/fontRow_reg_60_repN_1_alias
    RAMB18_X1Y6          RAMB18E1                                     r  draw_menu/menu_04/vga_text_01/FontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.817     1.944    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.871     1.999    draw_menu/menu_04/vga_text_01/FontRom/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  draw_menu/menu_04/vga_text_01/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.704    draw_menu/menu_04/vga_text_01/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 draw_waveform/circle/sector_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_waveform/circle/sector_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.549     1.432    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.592     1.475    draw_waveform/circle/clk_out1
    SLICE_X62Y12         FDRE                                         r  draw_waveform/circle/sector_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  draw_waveform/circle/sector_index_reg[1]/Q
                         net (fo=7, routed)           0.185     1.801    vga_display/VGA_CONTROL/ADDRA[1]
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.045     1.846 r  vga_display/VGA_CONTROL/circle/sector_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    draw_waveform/circle/sector_index_reg[1]_0
    SLICE_X62Y12         FDRE                                         r  draw_waveform/circle/sector_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.817     1.944    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.862     1.989    draw_waveform/circle/clk_out1
    SLICE_X62Y12         FDRE                                         r  draw_waveform/circle/sector_index_reg[1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X62Y12         FDRE (Hold_fdre_C_D)         0.091     1.566    draw_waveform/circle/sector_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 draw_background/VGA_Red_Grid_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.940%)  route 0.237ns (56.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.549     1.432    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.590     1.473    draw_background/clk_out1
    SLICE_X59Y15         FDSE                                         r  draw_background/VGA_Red_Grid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  draw_background/VGA_Red_Grid_reg[3]/Q
                         net (fo=1, routed)           0.237     1.851    draw_menu/Q[3]
    SLICE_X60Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.896 r  draw_menu/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     1.896    vga_display/VGA_RED_CHAN[3]
    SLICE_X60Y17         FDRE                                         r  vga_display/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100M_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100M_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100M_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.817     1.944    vga_display/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=265, routed)         0.856     1.983    vga_display/clk_out1
    SLICE_X60Y17         FDRE                                         r  vga_display/VGA_RED_reg[3]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.121     1.606    vga_display/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y2      draw_menu/menu_04/vga_text_16/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y2      draw_menu/menu_04/vga_text_16/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      draw_menu/menu_04/vga_text_17/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      draw_menu/menu_04/vga_text_19/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      draw_menu/menu_04/vga_text_19/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y3      draw_menu/menu_04/vga_text_21/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y3      draw_menu/menu_04/vga_text_21/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y10     draw_menu/menu_04/vga_text_23/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y10     draw_menu/menu_04/vga_text_23/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y11     draw_menu/menu_04/vga_text_25/FontRom/fontRow_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y9      vga_display/VGA_CONTROL/h_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y9      draw_menu/menu_04/vga_text_19/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y24     history_vol_reg_i_32/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y24     history_vol_reg_i_35/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y24     history_vol_reg_i_36/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y25     history_vol_reg_i_37/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y25     history_vol_reg_i_38/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y9      draw_menu/menu_04/vga_text_21/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y14     vga_display/VGA_CONTROL/v_cntr_reg_reg[1]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X58Y18     vga_display/VGA_GREEN_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y3      draw_menu/menu_04/vga_text_17/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y7      draw_menu/menu_04/vga_text_18/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y7      draw_menu/menu_04/vga_text_18/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X60Y12     draw_waveform/circle/sector_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X61Y12     draw_waveform/circle/sector_index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y9      vga_display/VGA_CONTROL/h_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y8      vga_display/VGA_CONTROL/h_cntr_reg_reg[11]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y8      vga_display/VGA_CONTROL/h_cntr_reg_reg[11]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y7      vga_display/VGA_CONTROL/h_cntr_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X49Y7      vga_display/VGA_CONTROL/h_cntr_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    vga_display/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_display/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



