{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 21:31:33 2015 " "Info: Processing started: Thu Apr 23 21:31:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7490 7490:inst " "Info: Elaborating entity \"7490\" for hierarchy \"7490:inst\"" {  } { { "test.bdf" "inst" { Schematic "Z:/CST - TEST/test.bdf" { { 80 200 304 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7490:inst " "Info: Elaborated megafunction instantiation \"7490:inst\"" {  } { { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 80 200 304 208 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "7490:inst\|19 7490:inst\|19~_emulated 7490:inst\|19~latch " "Warning (13310): Register \"7490:inst\|19\" is converted into an equivalent circuit using register \"7490:inst\|19~_emulated\" and latch \"7490:inst\|19~latch\"" {  } { { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "7490:inst\|7 7490:inst\|7~_emulated 7490:inst\|19~latch " "Warning (13310): Register \"7490:inst\|7\" is converted into an equivalent circuit using register \"7490:inst\|7~_emulated\" and latch \"7490:inst\|19~latch\"" {  } { { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Info: Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Info: Implemented 11 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 23 21:32:08 2015 " "Info: Processing ended: Thu Apr 23 21:32:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Info: Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 21:32:12 2015 " "Info: Processing started: Thu Apr 23 21:32:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 10 " "Critical Warning: No exact pin location assignment(s) for 10 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name " "Info: Pin pin_name not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { pin_name } } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 168 352 528 184 "pin_name" "" } } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name8 " "Info: Pin pin_name8 not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { pin_name8 } } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 144 352 528 160 "pin_name8" "" } } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name9 " "Info: Pin pin_name9 not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { pin_name9 } } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 120 352 528 136 "pin_name9" "" } } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name10 " "Info: Pin pin_name10 not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { pin_name10 } } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 96 352 528 112 "pin_name10" "" } } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name16 " "Info: Pin pin_name16 not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { pin_name16 } } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 216 8 176 232 "pin_name16" "" } } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name11 " "Info: Pin pin_name11 not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { pin_name11 } } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 88 8 176 104 "pin_name11" "" } } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name12 " "Info: Pin pin_name12 not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { pin_name12 } } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 112 8 176 128 "pin_name12" "" } } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name13 " "Info: Pin pin_name13 not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { pin_name13 } } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 144 8 176 160 "pin_name13" "" } } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name14 " "Info: Pin pin_name14 not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { pin_name14 } } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 168 8 176 184 "pin_name14" "" } } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name15 " "Info: Pin pin_name15 not assigned to an exact location on the device" {  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { pin_name15 } } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 192 8 176 208 "pin_name15" "" } } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pin_name16 (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node pin_name16 (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/quartus/91sp2/quartus/bin/pin_planner.ppl" { pin_name16 } } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 216 8 176 232 "pin_name16" "" } } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "7490:inst\|18  " "Info: Automatically promoted node 7490:inst\|18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 328 376 440 368 "18" "" } } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7490:inst|18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "7490:inst\|19~clear_lut  " "Info: Automatically promoted node 7490:inst\|19~clear_lut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7490:inst|19~clear_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/CST - TEST/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 5 4 0 " "Info: Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 5 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.799 ns register register " "Info: Estimated most critical path is register to register delay of 1.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7490:inst\|7~_emulated 1 REG LAB_X1_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y6; Fanout = 1; REG Node = '7490:inst\|7~_emulated'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7490:inst|7~_emulated } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.651 ns) 0.881 ns 7490:inst\|7~head_lut 2 COMB LAB_X1_Y6 2 " "Info: 2: + IC(0.230 ns) + CELL(0.651 ns) = 0.881 ns; Loc. = LAB_X1_Y6; Fanout = 2; COMB Node = '7490:inst\|7~head_lut'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 7490:inst|7~_emulated 7490:inst|7~head_lut } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 1.691 ns 7490:inst\|7~data_lut 3 COMB LAB_X1_Y6 1 " "Info: 3: + IC(0.160 ns) + CELL(0.650 ns) = 1.691 ns; Loc. = LAB_X1_Y6; Fanout = 1; COMB Node = '7490:inst\|7~data_lut'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { 7490:inst|7~head_lut 7490:inst|7~data_lut } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.799 ns 7490:inst\|7~_emulated 4 REG LAB_X1_Y6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.799 ns; Loc. = LAB_X1_Y6; Fanout = 1; REG Node = '7490:inst\|7~_emulated'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 7490:inst|7~data_lut 7490:inst|7~_emulated } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 78.32 % ) " "Info: Total cell delay = 1.409 ns ( 78.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.390 ns ( 21.68 % ) " "Info: Total interconnect delay = 0.390 ns ( 21.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { 7490:inst|7~_emulated 7490:inst|7~head_lut 7490:inst|7~data_lut 7490:inst|7~_emulated } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name 0 " "Info: Pin \"pin_name\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name8 0 " "Info: Pin \"pin_name8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name9 0 " "Info: Pin \"pin_name9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name10 0 " "Info: Pin \"pin_name10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 23 21:32:27 2015 " "Info: Processing ended: Thu Apr 23 21:32:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 21:32:33 2015 " "Info: Processing started: Thu Apr 23 21:32:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 23 21:32:38 2015 " "Info: Processing ended: Thu Apr 23 21:32:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 21:32:40 2015 " "Info: Processing started: Thu Apr 23 21:32:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "7490:inst\|19~latch " "Warning: Node \"7490:inst\|19~latch\" is a latch" {  } { { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name16 " "Info: Assuming node \"pin_name16\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 216 8 176 232 "pin_name16" "" } } } } { "z:/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name16" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pin_name15 " "Info: Assuming node \"pin_name15\" is an undefined clock" {  } { { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 192 8 176 208 "pin_name15" "" } } } } { "z:/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pin_name15" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pin_name16 register register 7490:inst\|19~_emulated 7490:inst\|11 340.02 MHz Internal " "Info: Clock \"pin_name16\" Internal fmax is restricted to 340.02 MHz between source register \"7490:inst\|19~_emulated\" and destination register \"7490:inst\|11\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.339 ns + Longest register register " "Info: + Longest register to register delay is 1.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7490:inst\|19~_emulated 1 REG LCFF_X1_Y6_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 1; REG Node = '7490:inst\|19~_emulated'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7490:inst|19~_emulated } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns 7490:inst\|19~head_lut 2 COMB LCCOMB_X1_Y6_N30 2 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 2; COMB Node = '7490:inst\|19~head_lut'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { 7490:inst|19~_emulated 7490:inst|19~head_lut } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.202 ns) 1.231 ns 7490:inst\|31 3 COMB LCCOMB_X1_Y6_N2 1 " "Info: 3: + IC(0.393 ns) + CELL(0.202 ns) = 1.231 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 1; COMB Node = '7490:inst\|31'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { 7490:inst|19~head_lut 7490:inst|31 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 264 392 456 304 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.339 ns 7490:inst\|11 4 REG LCFF_X1_Y6_N3 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.339 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 4; REG Node = '7490:inst\|11'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 7490:inst|31 7490:inst|11 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 264 496 560 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.516 ns ( 38.54 % ) " "Info: Total cell delay = 0.516 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 61.46 % ) " "Info: Total interconnect delay = 0.823 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { 7490:inst|19~_emulated 7490:inst|19~head_lut 7490:inst|31 7490:inst|11 } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "1.339 ns" { 7490:inst|19~_emulated {} 7490:inst|19~head_lut {} 7490:inst|31 {} 7490:inst|11 {} } { 0.000ns 0.430ns 0.393ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name16 destination 2.721 ns + Shortest register " "Info: + Shortest clock path from clock \"pin_name16\" to destination register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns pin_name16 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'pin_name16'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name16 } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 216 8 176 232 "pin_name16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns pin_name16~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'pin_name16~clkctrl'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { pin_name16 pin_name16~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 216 8 176 232 "pin_name16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns 7490:inst\|11 3 REG LCFF_X1_Y6_N3 4 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 4; REG Node = '7490:inst\|11'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { pin_name16~clkctrl 7490:inst|11 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 264 496 560 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { pin_name16 pin_name16~clkctrl 7490:inst|11 } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { pin_name16 {} pin_name16~combout {} pin_name16~clkctrl {} 7490:inst|11 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name16 source 2.721 ns - Longest register " "Info: - Longest clock path from clock \"pin_name16\" to source register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns pin_name16 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'pin_name16'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name16 } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 216 8 176 232 "pin_name16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns pin_name16~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'pin_name16~clkctrl'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { pin_name16 pin_name16~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 216 8 176 232 "pin_name16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns 7490:inst\|19~_emulated 3 REG LCFF_X1_Y6_N13 1 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 1; REG Node = '7490:inst\|19~_emulated'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { pin_name16~clkctrl 7490:inst|19~_emulated } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { pin_name16 pin_name16~clkctrl 7490:inst|19~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { pin_name16 {} pin_name16~combout {} pin_name16~clkctrl {} 7490:inst|19~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { pin_name16 pin_name16~clkctrl 7490:inst|11 } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { pin_name16 {} pin_name16~combout {} pin_name16~clkctrl {} 7490:inst|11 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { pin_name16 pin_name16~clkctrl 7490:inst|19~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { pin_name16 {} pin_name16~combout {} pin_name16~clkctrl {} 7490:inst|19~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 264 496 560 344 "11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { 7490:inst|19~_emulated 7490:inst|19~head_lut 7490:inst|31 7490:inst|11 } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "1.339 ns" { 7490:inst|19~_emulated {} 7490:inst|19~head_lut {} 7490:inst|31 {} 7490:inst|11 {} } { 0.000ns 0.430ns 0.393ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.108ns } "" } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { pin_name16 pin_name16~clkctrl 7490:inst|11 } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { pin_name16 {} pin_name16~combout {} pin_name16~clkctrl {} 7490:inst|11 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { pin_name16 pin_name16~clkctrl 7490:inst|19~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { pin_name16 {} pin_name16~combout {} pin_name16~clkctrl {} 7490:inst|19~_emulated {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7490:inst|11 } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 7490:inst|11 {} } {  } {  } "" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 264 496 560 344 "11" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pin_name15 register register 7490:inst\|7~_emulated 7490:inst\|7~_emulated 360.1 MHz Internal " "Info: Clock \"pin_name15\" Internal fmax is restricted to 360.1 MHz between source register \"7490:inst\|7~_emulated\" and destination register \"7490:inst\|7~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.345 ns + Longest register register " "Info: + Longest register to register delay is 1.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7490:inst\|7~_emulated 1 REG LCFF_X1_Y6_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 1; REG Node = '7490:inst\|7~_emulated'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7490:inst|7~_emulated } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 0.637 ns 7490:inst\|7~head_lut 2 COMB LCCOMB_X1_Y6_N28 2 " "Info: 2: + IC(0.431 ns) + CELL(0.206 ns) = 0.637 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 2; COMB Node = '7490:inst\|7~head_lut'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { 7490:inst|7~_emulated 7490:inst|7~head_lut } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.206 ns) 1.237 ns 7490:inst\|7~data_lut 3 COMB LCCOMB_X1_Y6_N10 1 " "Info: 3: + IC(0.394 ns) + CELL(0.206 ns) = 1.237 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 1; COMB Node = '7490:inst\|7~data_lut'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { 7490:inst|7~head_lut 7490:inst|7~data_lut } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.345 ns 7490:inst\|7~_emulated 4 REG LCFF_X1_Y6_N11 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.345 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 1; REG Node = '7490:inst\|7~_emulated'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 7490:inst|7~data_lut 7490:inst|7~_emulated } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.66 % ) " "Info: Total cell delay = 0.520 ns ( 38.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.825 ns ( 61.34 % ) " "Info: Total interconnect delay = 0.825 ns ( 61.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { 7490:inst|7~_emulated 7490:inst|7~head_lut 7490:inst|7~data_lut 7490:inst|7~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "1.345 ns" { 7490:inst|7~_emulated {} 7490:inst|7~head_lut {} 7490:inst|7~data_lut {} 7490:inst|7~_emulated {} } { 0.000ns 0.431ns 0.394ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name15 destination 2.910 ns + Shortest register " "Info: + Shortest clock path from clock \"pin_name15\" to destination register is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns pin_name15 1 CLK PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'pin_name15'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name15 } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 192 8 176 208 "pin_name15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.666 ns) 2.910 ns 7490:inst\|7~_emulated 2 REG LCFF_X1_Y6_N11 1 " "Info: 2: + IC(1.289 ns) + CELL(0.666 ns) = 2.910 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 1; REG Node = '7490:inst\|7~_emulated'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { pin_name15 7490:inst|7~_emulated } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.621 ns ( 55.70 % ) " "Info: Total cell delay = 1.621 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 44.30 % ) " "Info: Total interconnect delay = 1.289 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { pin_name15 7490:inst|7~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { pin_name15 {} pin_name15~combout {} 7490:inst|7~_emulated {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.955ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name15 source 2.910 ns - Longest register " "Info: - Longest clock path from clock \"pin_name15\" to source register is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns pin_name15 1 CLK PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'pin_name15'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name15 } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 192 8 176 208 "pin_name15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.666 ns) 2.910 ns 7490:inst\|7~_emulated 2 REG LCFF_X1_Y6_N11 1 " "Info: 2: + IC(1.289 ns) + CELL(0.666 ns) = 2.910 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 1; REG Node = '7490:inst\|7~_emulated'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { pin_name15 7490:inst|7~_emulated } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.621 ns ( 55.70 % ) " "Info: Total cell delay = 1.621 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 44.30 % ) " "Info: Total interconnect delay = 1.289 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { pin_name15 7490:inst|7~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { pin_name15 {} pin_name15~combout {} 7490:inst|7~_emulated {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.955ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { pin_name15 7490:inst|7~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { pin_name15 {} pin_name15~combout {} 7490:inst|7~_emulated {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.955ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { 7490:inst|7~_emulated 7490:inst|7~head_lut 7490:inst|7~data_lut 7490:inst|7~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "1.345 ns" { 7490:inst|7~_emulated {} 7490:inst|7~head_lut {} 7490:inst|7~data_lut {} 7490:inst|7~_emulated {} } { 0.000ns 0.431ns 0.394ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { pin_name15 7490:inst|7~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { pin_name15 {} pin_name15~combout {} 7490:inst|7~_emulated {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.955ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7490:inst|7~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 7490:inst|7~_emulated {} } {  } {  } "" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "7490:inst\|11 pin_name11 pin_name16 6.389 ns register " "Info: tsu for register \"7490:inst\|11\" (data pin = \"pin_name11\", clock pin = \"pin_name16\") is 6.389 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.150 ns + Longest pin register " "Info: + Longest pin to register delay is 9.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns pin_name11 1 PIN PIN_42 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_42; Fanout = 1; PIN Node = 'pin_name11'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name11 } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 88 8 176 104 "pin_name11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.194 ns) + CELL(0.206 ns) 7.354 ns 7490:inst\|8 2 COMB LCCOMB_X1_Y6_N24 5 " "Info: 2: + IC(6.194 ns) + CELL(0.206 ns) = 7.354 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 5; COMB Node = '7490:inst\|8'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { pin_name11 7490:inst|8 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 32 216 280 72 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.651 ns) 8.447 ns 7490:inst\|19~head_lut 3 COMB LCCOMB_X1_Y6_N30 2 " "Info: 3: + IC(0.442 ns) + CELL(0.651 ns) = 8.447 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 2; COMB Node = '7490:inst\|19~head_lut'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { 7490:inst|8 7490:inst|19~head_lut } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.202 ns) 9.042 ns 7490:inst\|31 4 COMB LCCOMB_X1_Y6_N2 1 " "Info: 4: + IC(0.393 ns) + CELL(0.202 ns) = 9.042 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 1; COMB Node = '7490:inst\|31'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { 7490:inst|19~head_lut 7490:inst|31 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 264 392 456 304 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.150 ns 7490:inst\|11 5 REG LCFF_X1_Y6_N3 4 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.150 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 4; REG Node = '7490:inst\|11'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 7490:inst|31 7490:inst|11 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 264 496 560 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.121 ns ( 23.18 % ) " "Info: Total cell delay = 2.121 ns ( 23.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.029 ns ( 76.82 % ) " "Info: Total interconnect delay = 7.029 ns ( 76.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.150 ns" { pin_name11 7490:inst|8 7490:inst|19~head_lut 7490:inst|31 7490:inst|11 } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "9.150 ns" { pin_name11 {} pin_name11~combout {} 7490:inst|8 {} 7490:inst|19~head_lut {} 7490:inst|31 {} 7490:inst|11 {} } { 0.000ns 0.000ns 6.194ns 0.442ns 0.393ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.651ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 264 496 560 344 "11" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name16 destination 2.721 ns - Shortest register " "Info: - Shortest clock path from clock \"pin_name16\" to destination register is 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns pin_name16 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'pin_name16'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name16 } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 216 8 176 232 "pin_name16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns pin_name16~clkctrl 2 COMB CLKCTRL_G2 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'pin_name16~clkctrl'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { pin_name16 pin_name16~clkctrl } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 216 8 176 232 "pin_name16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.721 ns 7490:inst\|11 3 REG LCFF_X1_Y6_N3 4 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 4; REG Node = '7490:inst\|11'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { pin_name16~clkctrl 7490:inst|11 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 264 496 560 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.90 % ) " "Info: Total cell delay = 1.766 ns ( 64.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.955 ns ( 35.10 % ) " "Info: Total interconnect delay = 0.955 ns ( 35.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { pin_name16 pin_name16~clkctrl 7490:inst|11 } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { pin_name16 {} pin_name16~combout {} pin_name16~clkctrl {} 7490:inst|11 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.150 ns" { pin_name11 7490:inst|8 7490:inst|19~head_lut 7490:inst|31 7490:inst|11 } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "9.150 ns" { pin_name11 {} pin_name11~combout {} 7490:inst|8 {} 7490:inst|19~head_lut {} 7490:inst|31 {} 7490:inst|11 {} } { 0.000ns 0.000ns 6.194ns 0.442ns 0.393ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.651ns 0.202ns 0.108ns } "" } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { pin_name16 pin_name16~clkctrl 7490:inst|11 } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.721 ns" { pin_name16 {} pin_name16~combout {} pin_name16~clkctrl {} 7490:inst|11 {} } { 0.000ns 0.000ns 0.143ns 0.812ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "pin_name15 pin_name10 7490:inst\|7~_emulated 10.587 ns register " "Info: tco from clock \"pin_name15\" to destination pin \"pin_name10\" through register \"7490:inst\|7~_emulated\" is 10.587 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name15 source 2.910 ns + Longest register " "Info: + Longest clock path from clock \"pin_name15\" to source register is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns pin_name15 1 CLK PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'pin_name15'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name15 } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 192 8 176 208 "pin_name15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.666 ns) 2.910 ns 7490:inst\|7~_emulated 2 REG LCFF_X1_Y6_N11 1 " "Info: 2: + IC(1.289 ns) + CELL(0.666 ns) = 2.910 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 1; REG Node = '7490:inst\|7~_emulated'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { pin_name15 7490:inst|7~_emulated } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.621 ns ( 55.70 % ) " "Info: Total cell delay = 1.621 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 44.30 % ) " "Info: Total interconnect delay = 1.289 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { pin_name15 7490:inst|7~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { pin_name15 {} pin_name15~combout {} 7490:inst|7~_emulated {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.955ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.373 ns + Longest register pin " "Info: + Longest register to pin delay is 7.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7490:inst\|7~_emulated 1 REG LCFF_X1_Y6_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 1; REG Node = '7490:inst\|7~_emulated'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7490:inst|7~_emulated } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 0.637 ns 7490:inst\|7~head_lut 2 COMB LCCOMB_X1_Y6_N28 2 " "Info: 2: + IC(0.431 ns) + CELL(0.206 ns) = 0.637 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 2; COMB Node = '7490:inst\|7~head_lut'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { 7490:inst|7~_emulated 7490:inst|7~head_lut } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.510 ns) + CELL(3.226 ns) 7.373 ns pin_name10 3 PIN PIN_118 0 " "Info: 3: + IC(3.510 ns) + CELL(3.226 ns) = 7.373 ns; Loc. = PIN_118; Fanout = 0; PIN Node = 'pin_name10'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.736 ns" { 7490:inst|7~head_lut pin_name10 } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 96 352 528 112 "pin_name10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.432 ns ( 46.55 % ) " "Info: Total cell delay = 3.432 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.941 ns ( 53.45 % ) " "Info: Total interconnect delay = 3.941 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.373 ns" { 7490:inst|7~_emulated 7490:inst|7~head_lut pin_name10 } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.373 ns" { 7490:inst|7~_emulated {} 7490:inst|7~head_lut {} pin_name10 {} } { 0.000ns 0.431ns 3.510ns } { 0.000ns 0.206ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { pin_name15 7490:inst|7~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { pin_name15 {} pin_name15~combout {} 7490:inst|7~_emulated {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.955ns 0.666ns } "" } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.373 ns" { 7490:inst|7~_emulated 7490:inst|7~head_lut pin_name10 } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.373 ns" { 7490:inst|7~_emulated {} 7490:inst|7~head_lut {} pin_name10 {} } { 0.000ns 0.431ns 3.510ns } { 0.000ns 0.206ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pin_name11 pin_name10 15.182 ns Longest " "Info: Longest tpd from source pin \"pin_name11\" to destination pin \"pin_name10\" is 15.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns pin_name11 1 PIN PIN_42 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_42; Fanout = 1; PIN Node = 'pin_name11'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name11 } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 88 8 176 104 "pin_name11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.194 ns) + CELL(0.206 ns) 7.354 ns 7490:inst\|8 2 COMB LCCOMB_X1_Y6_N24 5 " "Info: 2: + IC(6.194 ns) + CELL(0.206 ns) = 7.354 ns; Loc. = LCCOMB_X1_Y6_N24; Fanout = 5; COMB Node = '7490:inst\|8'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { pin_name11 7490:inst|8 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 32 216 280 72 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.651 ns) 8.446 ns 7490:inst\|7~head_lut 3 COMB LCCOMB_X1_Y6_N28 2 " "Info: 3: + IC(0.441 ns) + CELL(0.651 ns) = 8.446 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 2; COMB Node = '7490:inst\|7~head_lut'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { 7490:inst|8 7490:inst|7~head_lut } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.510 ns) + CELL(3.226 ns) 15.182 ns pin_name10 4 PIN PIN_118 0 " "Info: 4: + IC(3.510 ns) + CELL(3.226 ns) = 15.182 ns; Loc. = PIN_118; Fanout = 0; PIN Node = 'pin_name10'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.736 ns" { 7490:inst|7~head_lut pin_name10 } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 96 352 528 112 "pin_name10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.037 ns ( 33.18 % ) " "Info: Total cell delay = 5.037 ns ( 33.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.145 ns ( 66.82 % ) " "Info: Total interconnect delay = 10.145 ns ( 66.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.182 ns" { pin_name11 7490:inst|8 7490:inst|7~head_lut pin_name10 } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "15.182 ns" { pin_name11 {} pin_name11~combout {} 7490:inst|8 {} 7490:inst|7~head_lut {} pin_name10 {} } { 0.000ns 0.000ns 6.194ns 0.441ns 3.510ns } { 0.000ns 0.954ns 0.206ns 0.651ns 3.226ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "7490:inst\|7~_emulated pin_name14 pin_name15 -0.316 ns register " "Info: th for register \"7490:inst\|7~_emulated\" (data pin = \"pin_name14\", clock pin = \"pin_name15\") is -0.316 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pin_name15 destination 2.910 ns + Longest register " "Info: + Longest clock path from clock \"pin_name15\" to destination register is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns pin_name15 1 CLK PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_27; Fanout = 1; CLK Node = 'pin_name15'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name15 } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 192 8 176 208 "pin_name15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.289 ns) + CELL(0.666 ns) 2.910 ns 7490:inst\|7~_emulated 2 REG LCFF_X1_Y6_N11 1 " "Info: 2: + IC(1.289 ns) + CELL(0.666 ns) = 2.910 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 1; REG Node = '7490:inst\|7~_emulated'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.955 ns" { pin_name15 7490:inst|7~_emulated } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.621 ns ( 55.70 % ) " "Info: Total cell delay = 1.621 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 44.30 % ) " "Info: Total interconnect delay = 1.289 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { pin_name15 7490:inst|7~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { pin_name15 {} pin_name15~combout {} 7490:inst|7~_emulated {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.955ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.532 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns pin_name14 1 PIN PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'pin_name14'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name14 } "NODE_NAME" } } { "test.bdf" "" { Schematic "Z:/CST - TEST/test.bdf" { { 168 8 176 184 "pin_name14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.206 ns) 1.877 ns 7490:inst\|9 2 COMB LCCOMB_X1_Y6_N26 5 " "Info: 2: + IC(0.571 ns) + CELL(0.206 ns) = 1.877 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 5; COMB Node = '7490:inst\|9'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { pin_name14 7490:inst|9 } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 80 216 280 120 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.544 ns) 2.824 ns 7490:inst\|7~head_lut 3 COMB LCCOMB_X1_Y6_N28 2 " "Info: 3: + IC(0.403 ns) + CELL(0.544 ns) = 2.824 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 2; COMB Node = '7490:inst\|7~head_lut'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { 7490:inst|9 7490:inst|7~head_lut } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.206 ns) 3.424 ns 7490:inst\|7~data_lut 4 COMB LCCOMB_X1_Y6_N10 1 " "Info: 4: + IC(0.394 ns) + CELL(0.206 ns) = 3.424 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 1; COMB Node = '7490:inst\|7~data_lut'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { 7490:inst|7~head_lut 7490:inst|7~data_lut } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.532 ns 7490:inst\|7~_emulated 5 REG LCFF_X1_Y6_N11 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.532 ns; Loc. = LCFF_X1_Y6_N11; Fanout = 1; REG Node = '7490:inst\|7~_emulated'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 7490:inst|7~data_lut 7490:inst|7~_emulated } "NODE_NAME" } } { "7490.bdf" "" { Schematic "z:/quartus/91sp2/quartus/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.164 ns ( 61.27 % ) " "Info: Total cell delay = 2.164 ns ( 61.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.368 ns ( 38.73 % ) " "Info: Total interconnect delay = 1.368 ns ( 38.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.532 ns" { pin_name14 7490:inst|9 7490:inst|7~head_lut 7490:inst|7~data_lut 7490:inst|7~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "3.532 ns" { pin_name14 {} pin_name14~combout {} 7490:inst|9 {} 7490:inst|7~head_lut {} 7490:inst|7~data_lut {} 7490:inst|7~_emulated {} } { 0.000ns 0.000ns 0.571ns 0.403ns 0.394ns 0.000ns } { 0.000ns 1.100ns 0.206ns 0.544ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { pin_name15 7490:inst|7~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { pin_name15 {} pin_name15~combout {} 7490:inst|7~_emulated {} } { 0.000ns 0.000ns 1.289ns } { 0.000ns 0.955ns 0.666ns } "" } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.532 ns" { pin_name14 7490:inst|9 7490:inst|7~head_lut 7490:inst|7~data_lut 7490:inst|7~_emulated } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "3.532 ns" { pin_name14 {} pin_name14~combout {} 7490:inst|9 {} 7490:inst|7~head_lut {} 7490:inst|7~data_lut {} 7490:inst|7~_emulated {} } { 0.000ns 0.000ns 0.571ns 0.403ns 0.394ns 0.000ns } { 0.000ns 1.100ns 0.206ns 0.544ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Peak virtual memory: 127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 23 21:32:46 2015 " "Info: Processing ended: Thu Apr 23 21:32:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
