{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79965,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79988,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000346605,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000330576,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00011859,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000330576,
	"finish__design__instance__count__class:fill_cell": 401,
	"finish__design__instance__area__class:fill_cell": 1093.55,
	"finish__design__instance__count__class:tap_cell": 108,
	"finish__design__instance__area__class:tap_cell": 135.13,
	"finish__design__instance__count__class:clock_buffer": 10,
	"finish__design__instance__area__class:clock_buffer": 137.632,
	"finish__design__instance__count__class:timing_repair_buffer": 255,
	"finish__design__instance__area__class:timing_repair_buffer": 2532.43,
	"finish__design__instance__count__class:inverter": 9,
	"finish__design__instance__area__class:inverter": 33.7824,
	"finish__design__instance__count__class:clock_inverter": 6,
	"finish__design__instance__area__class:clock_inverter": 51.2992,
	"finish__design__instance__count__class:sequential_cell": 112,
	"finish__design__instance__area__class:sequential_cell": 2802.69,
	"finish__design__instance__count__class:multi_input_combinational_cell": 234,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1934.36,
	"finish__design__instance__count": 1135,
	"finish__design__instance__area": 8720.86,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 2.95817,
	"finish__timing__hold__ws": 0.339279,
	"finish__timing__fmax__clock:core_clock": 4.89757e+08,
	"finish__timing__fmax": 4.89757e+08,
	"finish__clock__skew__setup": 0.0126243,
	"finish__clock__skew__hold": 0.0126243,
	"finish__timing__drv__max_slew_limit": 0.48339,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.904026,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00291543,
	"finish__power__switching__total": 0.00123572,
	"finish__power__leakage__total": 3.3884e-09,
	"finish__power__total": 0.00415116,
	"finish__design__io": 254,
	"finish__design__die__area": 9412.88,
	"finish__design__core__area": 8720.86,
	"finish__design__instance__count": 734,
	"finish__design__instance__area": 7627.32,
	"finish__design__instance__count__stdcell": 734,
	"finish__design__instance__area__stdcell": 7627.32,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.874605,
	"finish__design__instance__utilization__stdcell": 0.874605,
	"finish__design__rows": 34,
	"finish__design__rows:unithd": 34,
	"finish__design__sites": 6970,
	"finish__design__sites:unithd": 6970,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}