-------------------------------------------------------------------------
-- Salah Nasriddinov 
-------------------------------------------------------------------------
-- tb_mux2t1.vhd
-------------------------------------------------------------------------
-- DESCRIPTION: This file contains a testbench for a 2 to 1 mux 
--
-- NOTES:
-- 01/30/26 Design created.
-------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

entity tb_mux2t1_structural is
	-- Usually there is nothing
end entity tb_mux2t1_structural;


architecture testbench of tb_mux2t1_structural is
	component mux2t1_structural
		Port( I0_IN	: in std_logic;
			  I1_IN : in std_logic;
			  S_IN  : in std_logic;
			  F_OUT : out std_logic);
	end component;

	signal i0_tb, i1_tb, s_tb: std_logic := '0';
	signal f_tb : std_logic; 

begin
	DUT: mux2t1_structural port map(
		I0_IN => i0_tb,
		I1_IN => i1_tb,
		S_IN  => s_tb,
		F_OUT => f_tb
	);
	stimulus_proc: process
	begin
		-- Test case 1: f_tb -> 1
		i0_tb <= '1';
		i1_tb <= '0';
		s_tb  <= '0';
		wait for 10 ns;

		-- Test case 2: f_tb -> 0
		i0_tb <= '1';
		i1_tb <= '0';
		s_tb  <= '1';
		wait for 10 ns;

		-- Test case 3: f_tb -> 0
		i0_tb <= '0';
		i1_tb <= '1';
		s_tb  <= '0';
		wait for 10 ns;

		-- Test case 4: f_tb -> 1
		i0_tb <= '0';
		i1_tb <= '1';
		s_tb  <= '1';
		wait for 10 ns;

		wait;
	end process;
end architecture testbench;
