5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd include2.vcd -o include2.cdd -v include2.v -I ./include
3 0 $root "$root" NA 0 0 1
3 0 main "main" include2.v 1 12 1
2 1 4 f000f 4 1 c 0 0 c
2 2 4 b000b 2 1 c 0 0 b
2 3 4 b000f 5 8 203cc 1 2 1 34 11102
2 4 4 70007 0 1 400 0 0 a
2 5 4 7000f 2 35 f00e 3 4
1 b 1 30004 1 0 0 0 1 33 102
1 c 1 30007 1 0 0 0 1 33 1102
1 a 2 30005 1 0 0 0 1 33 102
4 5 5 5
3 1 main.$u0 "main.$u0" inc_body.v 0 19 1
3 1 main.$u1 "main.$u1" include2.v 0 10 1
