%%  ************    LibreSilicon's 1st TestWafer    *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           PearlRiver/Documents/LaTeX/schematic_nor3ring.tex
%%
%%  Purpose:        Schematic File for Ring Oscillator with NOR3-Gates
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{center}
    Schematic (Ring Oscillator with NOR3-Gates)
    \begin{figure}[h]
        \begin{center}
            \begin{circuitdiagram}{60}{9}
            \pin{1}{7}{L}{$\overline{EN}$} % pin EN, enable oscillation
            \pin{59}{5}{R}{$f_{NOR}$} % pin FNOR,
            \gate[\inputs{2}]{nor}{5}{5}{R}{}{}    % NOR gate -> right
            \wire{9}{5}{12}{5}  % interconnect wire
            \wire{12}{3}{12}{7} % gate shortage
            \junct{12}{5}
            \gate[\inputs{3}]{nor}{15}{5}{R}{}{} % NOR gate -> right
            \wire{19}{5}{22}{5}  % interconnect wire
            \wire{22}{3}{22}{7} % gate shortage
            \junct{22}{5}
            \gate[\inputs{3}]{nor}{25}{5}{R}{}{} % NOR gate -> right
            \wire{29}{5}{32}{5}  % interconnect wire
            \wire{32}{3}{32}{7} % gate shortage
            \junct{32}{5}
            \gate[\inputs{3}]{nor}{35}{5}{R}{}{} % NOR gate -> right
            \wire{39}{5}{42}{5}  % interconnect wire
            \wire{42}{3}{42}{7} % gate shortage
            \junct{42}{5}
            \gate[\inputs{3}]{nor}{45}{5}{R}{}{} % NOR gate -> right
            \wire{49}{5}{52}{5}  % interconnect wire
            \gate{not}{55}{5}{R}{}{} % INV gate -> right
            \junct{51}{5}
            \wire{51}{5}{51}{1}     % feedback wire
            \wire{2}{1}{51}{1}  % interconnect wire
            \wire{2}{1}{2}{3}     % feedback wire
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
