`timescale 1ns / 1ps

module cache (
    // È«ï¿½ï¿½ï¿½Åºï¿½
    input             clk,
    input             reset,
    // ï¿½ï¿½CPUï¿½ï¿½ï¿½Ä·ï¿½ï¿½ï¿½ï¿½Åºï¿½
    input wire [12:0] addr_from_cpu,    // CPUï¿½ï¿½ï¿½Äµï¿½Ö·
    input wire        rreq_from_cpu,    // CPUï¿½ï¿½ï¿½Ä¶ï¿½ï¿½ï¿½ï¿½ï¿½
    input wire        wreq_from_cpu,    // CPUï¿½ï¿½ï¿½ï¿½Ð´ï¿½ï¿½ï¿½ï¿½
    input wire [ 7:0] wdata_from_cpu,   // CPUï¿½ï¿½ï¿½ï¿½Ð´ï¿½ï¿½ï¿½ï¿½
    // ï¿½ï¿½ï¿½Â²ï¿½ï¿½Ú´ï¿½Ä£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
    input wire [31:0] rdata_from_mem,   // ï¿½Ú´ï¿½ï¿½È¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
    input wire        rvalid_from_mem,  // ï¿½Ú´ï¿½ï¿½È¡ï¿½ï¿½ï¿½Ý¿ï¿½ï¿½Ã±ï¿½Ö?
    // ï¿½ï¿½ï¿½ï¿½ï¿½CPUï¿½ï¿½ï¿½Åºï¿½
    output wire [7:0] rdata_to_cpu,     // ï¿½ï¿½ï¿½ï¿½ï¿½CPUï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    output wire       hit_to_cpu,       // ï¿½ï¿½ï¿½ï¿½ï¿½CPUï¿½ï¿½ï¿½ï¿½ï¿½Ð±ï¿½Ö¾
    // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Â²ï¿½ï¿½Ú´ï¿½Ä£ï¿½ï¿½ï¿½ï¿½Åºï¿½
    output reg        rreq_to_mem,      // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Â²ï¿½ï¿½Ú´ï¿½Ä£ï¿½ï¿½Ä¶ï¿½ï¿½ï¿½ï¿½ï¿½
    output reg [12:0] raddr_to_mem,     // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Â²ï¿½Ä£ï¿½ï¿½ï¿½Í»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½×µï¿½Ö·
    output reg        wreq_to_mem,      // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Â²ï¿½ï¿½Ú´ï¿½Ä£ï¿½ï¿½ï¿½Ð´ï¿½ï¿½ï¿½ï¿½
    output reg [12:0] waddr_to_mem,     // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Â²ï¿½ï¿½Ú´ï¿½Ä£ï¿½ï¿½ï¿½Ð´ï¿½ï¿½Ö·
    output reg [ 7:0] wdata_to_mem      // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Â²ï¿½ï¿½Ú´ï¿½Ä£ï¿½ï¿½ï¿½Ð´ï¿½ï¿½ï¿½ï¿½
);

reg [3:0] current_state, next_state;
localparam READY     = 4'b0000,
           TAG_CHECK = 4'b0010,
           REFILL    = 4'b0001;
wire        wea;
reg[31:0] mdata;                        // CacheÐ´Ê¹ï¿½ï¿½ï¿½Åºï¿½
wire [37:0] cache_line_r = {1'b1,addr_from_cpu[12:8],mdata};/* TODO */   // ï¿½ï¿½Ð´ï¿½ï¿½Cacheï¿½ï¿½Cacheï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
wire [37:0] cache_line;                 // ï¿½ï¿½Cacheï¿½Ð¶ï¿½ï¿½ï¿½ï¿½ï¿½Cacheï¿½ï¿½ï¿½ï¿½ï¿½ï¿½

wire [ 5:0] cache_index    = addr_from_cpu[7:2];         // ï¿½ï¿½ï¿½ï¿½ï¿½Ö·ï¿½Ðµï¿½Cacheï¿½ï¿½ï¿½ï¿½/Cacheï¿½ï¿½Ö·
wire [ 4:0] tag_from_cpu   = addr_from_cpu[12:8];         // ï¿½ï¿½ï¿½ï¿½ï¿½Ö·ï¿½ï¿½Tag
wire [ 1:0] offset         = addr_from_cpu[1:0];         // Cacheï¿½ï¿½ï¿½Úµï¿½ï¿½Ö½ï¿½Æ«ï¿½ï¿½
wire        valid_bit      = cache_line[37];       // Cacheï¿½Ðµï¿½ï¿½ï¿½Ð§Î»
wire [ 4:0] tag_from_cache = cache_line[36:32];         // Cacheï¿½Ðµï¿½Tag

//reg rr;
wire hit  = (tag_from_cache == tag_from_cpu)&&valid_bit&&(current_state==TAG_CHECK);
wire miss = ((tag_from_cache != tag_from_cpu) | (~valid_bit));

// ï¿½ï¿½ï¿½ï¿½Cacheï¿½Ðµï¿½ï¿½Ö½ï¿½Æ«ï¿½Æ£ï¿½ï¿½ï¿½Cacheï¿½ï¿½ï¿½ï¿½Ñ¡È¡CPUï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ö½ï¿½ï¿½ï¿½ï¿½ï¿?
assign rdata_to_cpu = (offset == 2'b00) ? cache_line[7:0] :
                      (offset == 2'b01) ? cache_line[15:8] :
                      (offset == 2'b10) ? cache_line[23:16] : cache_line[31:24];

assign hit_to_cpu = hit;

// Ê¹ï¿½ï¿½Block RAM IPï¿½ï¿½ï¿½ï¿½ÎªCacheï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½æ´¢ï¿½ï¿½
blk_mem_gen_0 u_cache (
    .clka   (clk         ),
    .wea    (wea         ),
    .addra  (cache_index ),
    .dina   (cache_line_r),
    .douta  (cache_line  )
);


always @(posedge clk) begin
    if (reset) begin
        current_state <= READY;
    end else begin
        current_state <= next_state;
    end
end

// ï¿½ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½ï¿½/PPTï¿½ï¿½×´Ì¬×ªï¿½ï¿½Í¼ï¿½ï¿½Êµï¿½Ö¿ï¿½ï¿½ï¿½Cacheï¿½ï¿½È¡ï¿½ï¿½×´Ì¬×ªï¿½ï¿½
always @(*) begin
    case(current_state)
        READY: begin
            if (rreq_from_cpu || wreq_from_cpu) begin
                next_state = TAG_CHECK; 
            end else begin
                next_state = READY;
            end
        end
        TAG_CHECK: begin
            if (!hit && rreq_from_cpu) begin
                next_state = REFILL;
            end else begin
                next_state = READY;
            end
        end
        REFILL: begin
            if (rvalid_from_mem) begin
                next_state = TAG_CHECK;
            end else begin 
                next_state = REFILL;
            end
        end
        default: begin
            next_state = READY;
        end
    endcase
end

always@(*)
begin
    if(reset)
        begin
            mdata= 0;
         end
    else
    begin
    case(current_state)
    REFILL:
    begin
    if(rreq_from_cpu && rvalid_from_mem)
        begin
            mdata = rdata_from_mem;
        end
    end
    READY:
    begin
    if(wreq_from_cpu)
    begin
    mdata= wdata_from_cpu;
    end
    end
    endcase
    end
end


// ï¿½ï¿½ï¿½ï¿½Block RAMï¿½ï¿½Ð´Ê¹ï¿½ï¿½ï¿½Åºï¿½
reg mWrite;
assign wea = ((current_state == REFILL) && !hit && rvalid_from_mem) || mWrite ;

// ï¿½ï¿½ï¿½É¶ï¿½È¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½rreq_to_memï¿½Í¶ï¿½ï¿½ï¿½Ö·ï¿½Åºï¿½raddr_to_mem
always @(posedge clk) begin
    if (reset) begin
        raddr_to_mem <= 0;
        rreq_to_mem <= 0;
    end else begin
        case (next_state)
            READY: begin
                raddr_to_mem <= 0;
                rreq_to_mem  <= 0;
            end
            TAG_CHECK: begin
                raddr_to_mem <= 0;
                rreq_to_mem  <= 0;
            end
            REFILL: begin
                raddr_to_mem <= addr_from_cpu;
                rreq_to_mem  <= 1'b1;
            end
            default: begin
                raddr_to_mem <= 0;
                rreq_to_mem  <= 0;
            end
        endcase
    end
end



// Ð´ï¿½ï¿½ï¿½Ð´ï¿½ï¿½ï¿½ï¿½ï¿½Ð´Ö±ï¿½ï·¨ï¿½ï¿½
/* TODO */
// Ð´cache²Ù×÷

always @(posedge clk) begin
    if (reset) begin
        wreq_to_mem <= 0;
        waddr_to_mem <= 0;
        wdata_to_mem<=0;
        mWrite<=0;
    end else begin
        case(current_state)
        TAG_CHECK:
        begin
        if(hit && wreq_from_cpu)
        begin
        mWrite<=1;
        wdata_to_mem<=wdata_from_cpu;
        wreq_to_mem<=1;
        waddr_to_mem<=addr_from_cpu;
        end    
        end
        default:
        begin
        wreq_to_mem <= 0;
        waddr_to_mem <= 0;
        wdata_to_mem<=0;
        mWrite<=0;
        end

        endcase 
            
    end
    
end

endmodule
