// Seed: 1984849952
module module_0 (
    output tri   id_0,
    input  logic id_1,
    input  logic id_2
);
  logic id_3;
  time  id_4;
  assign id_0[1] = "";
  assign id_0[1] = id_2;
  type_9(
      id_1, id_3, 1, 1
  );
endmodule
