{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572973303758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572973303770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 12:01:43 2019 " "Processing started: Tue Nov 05 12:01:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572973303770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973303770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_6_7_beh -c q_6_7_beh " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_6_7_beh -c q_6_7_beh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973303770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572973304756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572973304756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_6_7_beh.v 1 1 " "Found 1 design units, including 1 entities, in source file q_6_7_beh.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_6_7_beh " "Found entity 1: q_6_7_beh" {  } { { "q_6_7_beh.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_beh/q_6_7_beh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973318844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973318844 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "A q_6_7_beh.v(10) " "Verilog HDL Procedural Assignment error at q_6_7_beh.v(10): object \"A\" on left-hand side of assignment must have a variable data type" {  } { { "q_6_7_beh.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_beh/q_6_7_beh.v" 10 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572973318845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "A q_6_7_beh.v(11) " "Verilog HDL Procedural Assignment error at q_6_7_beh.v(11): object \"A\" on left-hand side of assignment must have a variable data type" {  } { { "q_6_7_beh.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_beh/q_6_7_beh.v" 11 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572973318845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "A q_6_7_beh.v(12) " "Verilog HDL Procedural Assignment error at q_6_7_beh.v(12): object \"A\" on left-hand side of assignment must have a variable data type" {  } { { "q_6_7_beh.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_beh/q_6_7_beh.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572973318845 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "A q_6_7_beh.v(13) " "Verilog HDL Procedural Assignment error at q_6_7_beh.v(13): object \"A\" on left-hand side of assignment must have a variable data type" {  } { { "q_6_7_beh.v" "" { Text "C:/Users/czhe/Documents/fpga_proj/q_6_7_beh/q_6_7_beh.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1572973318845 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572973319040 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 05 12:01:59 2019 " "Processing ended: Tue Nov 05 12:01:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572973319040 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572973319040 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572973319040 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973319040 ""}
