Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug 26 20:46:06 2022
| Host         : DESKTOP-LUJVCA8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_debouncer_timing_summary_routed.rpt -pb top_module_debouncer_timing_summary_routed.pb -rpx top_module_debouncer_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_debouncer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 10 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.943        0.000                      0                   17        0.020        0.000                      0                   17        2.633        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk                             {0.000 5.000}        10.000          100.000         
  clk_out10MHz_clk_wiz_10MHZ    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHZ        {0.000 25.000}       50.000          20.000          
sys_clk_pin                     {0.000 5.000}        10.000          100.000         
  clk_out10MHz_clk_wiz_10MHZ_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_10MHZ_1      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out10MHz_clk_wiz_10MHZ         96.943        0.000                      0                   17        0.246        0.000                      0                   17       49.500        0.000                       0                    12  
  clkfbout_clk_wiz_10MHZ                                                                                                                                                          2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out10MHz_clk_wiz_10MHZ_1       96.959        0.000                      0                   17        0.246        0.000                      0                   17       49.500        0.000                       0                    12  
  clkfbout_clk_wiz_10MHZ_1                                                                                                                                                        2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out10MHz_clk_wiz_10MHZ_1  clk_out10MHz_clk_wiz_10MHZ         96.943        0.000                      0                   17        0.020        0.000                      0                   17  
clk_out10MHz_clk_wiz_10MHZ    clk_out10MHz_clk_wiz_10MHZ_1       96.943        0.000                      0                   17        0.020        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out10MHz_clk_wiz_10MHZ
  To Clock:  clk_out10MHz_clk_wiz_10MHZ

Setup :            0  Failing Endpoints,  Worst Slack       96.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.943ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.842ns (29.685%)  route 1.994ns (70.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           1.587    -0.308    c1/conta[2]
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.299    -0.009 r  c1/conta_o[7]_i_4/O
                         net (fo=2, routed)           0.407     0.398    c1/conta_o[7]_i_4_n_0
    SLICE_X89Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.522 r  c1/conta_o[6]_i_1/O
                         net (fo=1, routed)           0.000     0.522    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.031    97.465    c1/conta_o_reg[6]
  -------------------------------------------------------------------
                         required time                         97.465    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                 96.943    

Slack (MET) :             96.992ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.837ns (29.561%)  route 1.994ns (70.439%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           1.587    -0.308    c1/conta[2]
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.299    -0.009 r  c1/conta_o[7]_i_4/O
                         net (fo=2, routed)           0.407     0.398    c1/conta_o[7]_i_4_n_0
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.119     0.517 r  c1/conta_o[7]_i_3/O
                         net (fo=1, routed)           0.000     0.517    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.075    97.509    c1/conta_o_reg[7]
  -------------------------------------------------------------------
                         required time                         97.509    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 96.992    

Slack (MET) :             97.315ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.580ns (23.550%)  route 1.883ns (76.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  c1/conta_o_reg[0]/Q
                         net (fo=8, routed)           1.883     0.024    c1/conta[0]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     0.148 r  c1/conta_o[3]_i_1/O
                         net (fo=1, routed)           0.000     0.148    c1/p_0_in[3]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.029    97.463    c1/conta_o_reg[3]
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                 97.315    

Slack (MET) :             97.335ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.606ns (24.348%)  route 1.883ns (75.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  c1/conta_o_reg[0]/Q
                         net (fo=8, routed)           1.883     0.024    c1/conta[0]
    SLICE_X89Y55         LUT5 (Prop_lut5_I1_O)        0.150     0.174 r  c1/conta_o[4]_i_1/O
                         net (fo=1, routed)           0.000     0.174    c1/p_0_in[4]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.075    97.509    c1/conta_o_reg[4]
  -------------------------------------------------------------------
                         required time                         97.509    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                 97.335    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[3]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[4]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[5]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[6]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[7]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.476ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.718ns (31.170%)  route 1.585ns (68.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           1.585    -0.310    c1/conta[2]
    SLICE_X89Y55         LUT6 (Prop_lut6_I3_O)        0.299    -0.011 r  c1/conta_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    c1/p_0_in[5]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.031    97.465    c1/conta_o_reg[5]
  -------------------------------------------------------------------
                         required time                         97.465    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                 97.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_o_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.194    c1/conta[1]
    SLICE_X89Y54         LUT3 (Prop_lut3_I1_O)        0.042    -0.152 r  c1/conta_o[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    c1/p_0_in[2]
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.107    -0.398    c1/conta_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_o_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.194    c1/conta[1]
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.149 r  c1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    c1/p_0_in[1]
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.091    -0.414    c1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/registro_en_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.913%)  route 0.186ns (53.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.606    -0.506    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.186    -0.157    c1/registro_en_r[0]
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.059    -0.430    c1/registro_en_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.884%)  route 0.187ns (45.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[4]/Q
                         net (fo=4, routed)           0.187    -0.191    c1/conta[4]
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.099    -0.092 r  c1/conta_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    c1/p_0_in[5]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.092    -0.413    c1/conta_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.228ns (50.582%)  route 0.223ns (49.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           0.223    -0.155    c1/conta[2]
    SLICE_X89Y55         LUT5 (Prop_lut5_I0_O)        0.100    -0.055 r  c1/conta_o[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    c1/p_0_in[4]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.107    -0.382    c1/conta_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.227ns (50.472%)  route 0.223ns (49.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           0.223    -0.155    c1/conta[2]
    SLICE_X89Y55         LUT4 (Prop_lut4_I2_O)        0.099    -0.056 r  c1/conta_o[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    c1/p_0_in[3]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.091    -0.398    c1/conta_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.558%)  route 0.239ns (51.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[7]/Q
                         net (fo=2, routed)           0.239    -0.138    c1/conta[7]
    SLICE_X89Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.040 r  c1/conta_o[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.040    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.107    -0.398    c1/conta_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (44.035%)  route 0.294ns (55.965%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_o_reg[5]/Q
                         net (fo=3, routed)           0.155    -0.210    c1/conta[5]
    SLICE_X89Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.165 r  c1/conta_o[7]_i_4/O
                         net (fo=2, routed)           0.139    -0.026    c1/conta_o[7]_i_4_n_0
    SLICE_X89Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.019 r  c1/conta_o[6]_i_1/O
                         net (fo=1, routed)           0.000     0.019    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.092    -0.413    c1/conta_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.145%)  route 0.275ns (56.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.178    c1/registro_en_r[1]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.112    -0.021    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X89Y54         FDRE (Hold_fdre_C_CE)       -0.039    -0.528    c1/conta_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.145%)  route 0.275ns (56.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.178    c1/registro_en_r[1]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.112    -0.021    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X89Y54         FDRE (Hold_fdre_C_CE)       -0.039    -0.528    c1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.507    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out10MHz_clk_wiz_10MHZ
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_o_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_o_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_o_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_o_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_o_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_o_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_o_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_o_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHZ
  To Clock:  clkfbout_clk_wiz_10MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHZ
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out10MHz_clk_wiz_10MHZ_1
  To Clock:  clk_out10MHz_clk_wiz_10MHZ_1

Setup :            0  Failing Endpoints,  Worst Slack       96.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.959ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.842ns (29.685%)  route 1.994ns (70.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           1.587    -0.308    c1/conta[2]
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.299    -0.009 r  c1/conta_o[7]_i_4/O
                         net (fo=2, routed)           0.407     0.398    c1/conta_o[7]_i_4_n_0
    SLICE_X89Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.522 r  c1/conta_o[6]_i_1/O
                         net (fo=1, routed)           0.000     0.522    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.031    97.481    c1/conta_o_reg[6]
  -------------------------------------------------------------------
                         required time                         97.481    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                 96.959    

Slack (MET) :             97.008ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.837ns (29.561%)  route 1.994ns (70.439%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           1.587    -0.308    c1/conta[2]
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.299    -0.009 r  c1/conta_o[7]_i_4/O
                         net (fo=2, routed)           0.407     0.398    c1/conta_o[7]_i_4_n_0
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.119     0.517 r  c1/conta_o[7]_i_3/O
                         net (fo=1, routed)           0.000     0.517    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.075    97.525    c1/conta_o_reg[7]
  -------------------------------------------------------------------
                         required time                         97.525    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 97.008    

Slack (MET) :             97.331ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.580ns (23.550%)  route 1.883ns (76.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  c1/conta_o_reg[0]/Q
                         net (fo=8, routed)           1.883     0.024    c1/conta[0]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     0.148 r  c1/conta_o[3]_i_1/O
                         net (fo=1, routed)           0.000     0.148    c1/p_0_in[3]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.029    97.479    c1/conta_o_reg[3]
  -------------------------------------------------------------------
                         required time                         97.479    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                 97.331    

Slack (MET) :             97.351ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.606ns (24.348%)  route 1.883ns (75.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  c1/conta_o_reg[0]/Q
                         net (fo=8, routed)           1.883     0.024    c1/conta[0]
    SLICE_X89Y55         LUT5 (Prop_lut5_I1_O)        0.150     0.174 r  c1/conta_o[4]_i_1/O
                         net (fo=1, routed)           0.000     0.174    c1/p_0_in[4]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.075    97.525    c1/conta_o_reg[4]
  -------------------------------------------------------------------
                         required time                         97.525    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                 97.351    

Slack (MET) :             97.360ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.245    c1/conta_o_reg[3]
  -------------------------------------------------------------------
                         required time                         97.245    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.360    

Slack (MET) :             97.360ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.245    c1/conta_o_reg[4]
  -------------------------------------------------------------------
                         required time                         97.245    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.360    

Slack (MET) :             97.360ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.245    c1/conta_o_reg[5]
  -------------------------------------------------------------------
                         required time                         97.245    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.360    

Slack (MET) :             97.360ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.245    c1/conta_o_reg[6]
  -------------------------------------------------------------------
                         required time                         97.245    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.360    

Slack (MET) :             97.360ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.245    c1/conta_o_reg[7]
  -------------------------------------------------------------------
                         required time                         97.245    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.360    

Slack (MET) :             97.492ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.718ns (31.170%)  route 1.585ns (68.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           1.585    -0.310    c1/conta[2]
    SLICE_X89Y55         LUT6 (Prop_lut6_I3_O)        0.299    -0.011 r  c1/conta_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    c1/p_0_in[5]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.211    97.450    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.031    97.481    c1/conta_o_reg[5]
  -------------------------------------------------------------------
                         required time                         97.481    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                 97.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_o_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.194    c1/conta[1]
    SLICE_X89Y54         LUT3 (Prop_lut3_I1_O)        0.042    -0.152 r  c1/conta_o[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    c1/p_0_in[2]
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.107    -0.398    c1/conta_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_o_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.194    c1/conta[1]
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.149 r  c1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    c1/p_0_in[1]
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.091    -0.414    c1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/registro_en_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.913%)  route 0.186ns (53.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.606    -0.506    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.186    -0.157    c1/registro_en_r[0]
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.059    -0.430    c1/registro_en_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.884%)  route 0.187ns (45.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[4]/Q
                         net (fo=4, routed)           0.187    -0.191    c1/conta[4]
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.099    -0.092 r  c1/conta_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    c1/p_0_in[5]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.092    -0.413    c1/conta_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.228ns (50.582%)  route 0.223ns (49.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           0.223    -0.155    c1/conta[2]
    SLICE_X89Y55         LUT5 (Prop_lut5_I0_O)        0.100    -0.055 r  c1/conta_o[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    c1/p_0_in[4]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.107    -0.382    c1/conta_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.227ns (50.472%)  route 0.223ns (49.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           0.223    -0.155    c1/conta[2]
    SLICE_X89Y55         LUT4 (Prop_lut4_I2_O)        0.099    -0.056 r  c1/conta_o[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    c1/p_0_in[3]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.091    -0.398    c1/conta_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.558%)  route 0.239ns (51.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[7]/Q
                         net (fo=2, routed)           0.239    -0.138    c1/conta[7]
    SLICE_X89Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.040 r  c1/conta_o[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.040    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.107    -0.398    c1/conta_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (44.035%)  route 0.294ns (55.965%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_o_reg[5]/Q
                         net (fo=3, routed)           0.155    -0.210    c1/conta[5]
    SLICE_X89Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.165 r  c1/conta_o[7]_i_4/O
                         net (fo=2, routed)           0.139    -0.026    c1/conta_o[7]_i_4_n_0
    SLICE_X89Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.019 r  c1/conta_o[6]_i_1/O
                         net (fo=1, routed)           0.000     0.019    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.092    -0.413    c1/conta_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.145%)  route 0.275ns (56.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.178    c1/registro_en_r[1]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.112    -0.021    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X89Y54         FDRE (Hold_fdre_C_CE)       -0.039    -0.528    c1/conta_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.145%)  route 0.275ns (56.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.178    c1/registro_en_r[1]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.112    -0.021    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
                         clock pessimism             -0.216    -0.489    
    SLICE_X89Y54         FDRE (Hold_fdre_C_CE)       -0.039    -0.528    c1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.507    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out10MHz_clk_wiz_10MHZ_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_o_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_o_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y54    c1/conta_o_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_o_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_o_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_o_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_o_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X89Y55    c1/conta_o_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y54    c1/conta_o_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X89Y55    c1/conta_o_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_10MHZ_1
  To Clock:  clkfbout_clk_wiz_10MHZ_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_10MHZ_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out10MHz_clk_wiz_10MHZ_1
  To Clock:  clk_out10MHz_clk_wiz_10MHZ

Setup :            0  Failing Endpoints,  Worst Slack       96.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.943ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.842ns (29.685%)  route 1.994ns (70.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           1.587    -0.308    c1/conta[2]
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.299    -0.009 r  c1/conta_o[7]_i_4/O
                         net (fo=2, routed)           0.407     0.398    c1/conta_o[7]_i_4_n_0
    SLICE_X89Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.522 r  c1/conta_o[6]_i_1/O
                         net (fo=1, routed)           0.000     0.522    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.031    97.465    c1/conta_o_reg[6]
  -------------------------------------------------------------------
                         required time                         97.465    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                 96.943    

Slack (MET) :             96.992ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.837ns (29.561%)  route 1.994ns (70.439%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           1.587    -0.308    c1/conta[2]
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.299    -0.009 r  c1/conta_o[7]_i_4/O
                         net (fo=2, routed)           0.407     0.398    c1/conta_o[7]_i_4_n_0
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.119     0.517 r  c1/conta_o[7]_i_3/O
                         net (fo=1, routed)           0.000     0.517    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.075    97.509    c1/conta_o_reg[7]
  -------------------------------------------------------------------
                         required time                         97.509    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 96.992    

Slack (MET) :             97.315ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.580ns (23.550%)  route 1.883ns (76.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  c1/conta_o_reg[0]/Q
                         net (fo=8, routed)           1.883     0.024    c1/conta[0]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     0.148 r  c1/conta_o[3]_i_1/O
                         net (fo=1, routed)           0.000     0.148    c1/p_0_in[3]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.029    97.463    c1/conta_o_reg[3]
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                 97.315    

Slack (MET) :             97.335ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.606ns (24.348%)  route 1.883ns (75.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  c1/conta_o_reg[0]/Q
                         net (fo=8, routed)           1.883     0.024    c1/conta[0]
    SLICE_X89Y55         LUT5 (Prop_lut5_I1_O)        0.150     0.174 r  c1/conta_o[4]_i_1/O
                         net (fo=1, routed)           0.000     0.174    c1/p_0_in[4]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.075    97.509    c1/conta_o_reg[4]
  -------------------------------------------------------------------
                         required time                         97.509    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                 97.335    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[3]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[4]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[5]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[6]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[7]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.476ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.718ns (31.170%)  route 1.585ns (68.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           1.585    -0.310    c1/conta[2]
    SLICE_X89Y55         LUT6 (Prop_lut6_I3_O)        0.299    -0.011 r  c1/conta_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    c1/p_0_in[5]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.031    97.465    c1/conta_o_reg[5]
  -------------------------------------------------------------------
                         required time                         97.465    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                 97.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_o_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.194    c1/conta[1]
    SLICE_X89Y54         LUT3 (Prop_lut3_I1_O)        0.042    -0.152 r  c1/conta_o[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    c1/p_0_in[2]
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.107    -0.172    c1/conta_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_o_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.194    c1/conta[1]
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.149 r  c1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    c1/p_0_in[1]
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.091    -0.188    c1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/registro_en_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.913%)  route 0.186ns (53.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.606    -0.506    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.186    -0.157    c1/registro_en_r[0]
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.059    -0.204    c1/registro_en_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.884%)  route 0.187ns (45.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[4]/Q
                         net (fo=4, routed)           0.187    -0.191    c1/conta[4]
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.099    -0.092 r  c1/conta_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    c1/p_0_in[5]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.092    -0.187    c1/conta_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.228ns (50.582%)  route 0.223ns (49.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           0.223    -0.155    c1/conta[2]
    SLICE_X89Y55         LUT5 (Prop_lut5_I0_O)        0.100    -0.055 r  c1/conta_o[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    c1/p_0_in[4]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.107    -0.156    c1/conta_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.227ns (50.472%)  route 0.223ns (49.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           0.223    -0.155    c1/conta[2]
    SLICE_X89Y55         LUT4 (Prop_lut4_I2_O)        0.099    -0.056 r  c1/conta_o[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    c1/p_0_in[3]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.091    -0.172    c1/conta_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.558%)  route 0.239ns (51.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[7]/Q
                         net (fo=2, routed)           0.239    -0.138    c1/conta[7]
    SLICE_X89Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.040 r  c1/conta_o[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.040    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.107    -0.172    c1/conta_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (44.035%)  route 0.294ns (55.965%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_o_reg[5]/Q
                         net (fo=3, routed)           0.155    -0.210    c1/conta[5]
    SLICE_X89Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.165 r  c1/conta_o[7]_i_4/O
                         net (fo=2, routed)           0.139    -0.026    c1/conta_o[7]_i_4_n_0
    SLICE_X89Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.019 r  c1/conta_o[6]_i_1/O
                         net (fo=1, routed)           0.000     0.019    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.092    -0.187    c1/conta_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.145%)  route 0.275ns (56.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.178    c1/registro_en_r[1]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.112    -0.021    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X89Y54         FDRE (Hold_fdre_C_CE)       -0.039    -0.302    c1/conta_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.145%)  route 0.275ns (56.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.178    c1/registro_en_r[1]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.112    -0.021    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X89Y54         FDRE (Hold_fdre_C_CE)       -0.039    -0.302    c1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out10MHz_clk_wiz_10MHZ
  To Clock:  clk_out10MHz_clk_wiz_10MHZ_1

Setup :            0  Failing Endpoints,  Worst Slack       96.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.943ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.842ns (29.685%)  route 1.994ns (70.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           1.587    -0.308    c1/conta[2]
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.299    -0.009 r  c1/conta_o[7]_i_4/O
                         net (fo=2, routed)           0.407     0.398    c1/conta_o[7]_i_4_n_0
    SLICE_X89Y55         LUT2 (Prop_lut2_I0_O)        0.124     0.522 r  c1/conta_o[6]_i_1/O
                         net (fo=1, routed)           0.000     0.522    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.031    97.465    c1/conta_o_reg[6]
  -------------------------------------------------------------------
                         required time                         97.465    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                 96.943    

Slack (MET) :             96.992ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.837ns (29.561%)  route 1.994ns (70.439%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           1.587    -0.308    c1/conta[2]
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.299    -0.009 r  c1/conta_o[7]_i_4/O
                         net (fo=2, routed)           0.407     0.398    c1/conta_o[7]_i_4_n_0
    SLICE_X89Y55         LUT3 (Prop_lut3_I0_O)        0.119     0.517 r  c1/conta_o[7]_i_3/O
                         net (fo=1, routed)           0.000     0.517    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.075    97.509    c1/conta_o_reg[7]
  -------------------------------------------------------------------
                         required time                         97.509    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 96.992    

Slack (MET) :             97.315ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.580ns (23.550%)  route 1.883ns (76.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  c1/conta_o_reg[0]/Q
                         net (fo=8, routed)           1.883     0.024    c1/conta[0]
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.124     0.148 r  c1/conta_o[3]_i_1/O
                         net (fo=1, routed)           0.000     0.148    c1/p_0_in[3]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.029    97.463    c1/conta_o_reg[3]
  -------------------------------------------------------------------
                         required time                         97.463    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                 97.315    

Slack (MET) :             97.335ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.606ns (24.348%)  route 1.883ns (75.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.859 r  c1/conta_o_reg[0]/Q
                         net (fo=8, routed)           1.883     0.024    c1/conta[0]
    SLICE_X89Y55         LUT5 (Prop_lut5_I1_O)        0.150     0.174 r  c1/conta_o[4]_i_1/O
                         net (fo=1, routed)           0.000     0.174    c1/p_0_in[4]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.075    97.509    c1/conta_o_reg[4]
  -------------------------------------------------------------------
                         required time                         97.509    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                 97.335    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[3]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[4]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[5]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[6]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.345ns  (required time - arrival time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.642ns (29.165%)  route 1.559ns (70.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.730    -2.317    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.518    -1.799 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.959    -0.840    c1/registro_en_r[0]
    SLICE_X88Y55         LUT2 (Prop_lut2_I0_O)        0.124    -0.716 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.601    -0.115    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_CE)      -0.205    97.229    c1/conta_o_reg[7]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                 97.345    

Slack (MET) :             97.476ns  (required time - arrival time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@100.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.718ns (31.170%)  route 1.585ns (68.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 98.074 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.732    -2.315    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.419    -1.896 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           1.585    -0.310    c1/conta[2]
    SLICE_X89Y55         LUT6 (Prop_lut6_I3_O)        0.299    -0.011 r  c1/conta_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    c1/p_0_in[5]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          1.612    98.074    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
                         clock pessimism             -0.414    97.660    
                         clock uncertainty           -0.226    97.434    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.031    97.465    c1/conta_o_reg[5]
  -------------------------------------------------------------------
                         required time                         97.465    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                 97.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_o_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.194    c1/conta[1]
    SLICE_X89Y54         LUT3 (Prop_lut3_I1_O)        0.042    -0.152 r  c1/conta_o[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    c1/p_0_in[2]
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.107    -0.172    c1/conta_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_o_reg[1]/Q
                         net (fo=7, routed)           0.170    -0.194    c1/conta[1]
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.149 r  c1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    c1/p_0_in[1]
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y54         FDRE (Hold_fdre_C_D)         0.091    -0.188    c1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/registro_en_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.913%)  route 0.186ns (53.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.606    -0.506    c1/CLK
    SLICE_X88Y59         FDRE                                         r  c1/registro_en_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  c1/registro_en_r_reg[0]/Q
                         net (fo=2, routed)           0.186    -0.157    c1/registro_en_r[0]
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.059    -0.204    c1/registro_en_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.884%)  route 0.187ns (45.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[4]/Q
                         net (fo=4, routed)           0.187    -0.191    c1/conta[4]
    SLICE_X89Y55         LUT6 (Prop_lut6_I4_O)        0.099    -0.092 r  c1/conta_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    c1/p_0_in[5]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.092    -0.187    c1/conta_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.228ns (50.582%)  route 0.223ns (49.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           0.223    -0.155    c1/conta[2]
    SLICE_X89Y55         LUT5 (Prop_lut5_I0_O)        0.100    -0.055 r  c1/conta_o[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    c1/p_0_in[4]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[4]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.107    -0.156    c1/conta_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.227ns (50.472%)  route 0.223ns (49.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[2]/Q
                         net (fo=6, routed)           0.223    -0.155    c1/conta[2]
    SLICE_X89Y55         LUT4 (Prop_lut4_I2_O)        0.099    -0.056 r  c1/conta_o[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    c1/p_0_in[3]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[3]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.091    -0.172    c1/conta_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.558%)  route 0.239ns (51.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.128    -0.377 r  c1/conta_o_reg[7]/Q
                         net (fo=2, routed)           0.239    -0.138    c1/conta[7]
    SLICE_X89Y55         LUT3 (Prop_lut3_I2_O)        0.098    -0.040 r  c1/conta_o[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.040    c1/p_0_in[7]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[7]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.107    -0.172    c1/conta_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 c1/conta_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (44.035%)  route 0.294ns (55.965%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  c1/conta_o_reg[5]/Q
                         net (fo=3, routed)           0.155    -0.210    c1/conta[5]
    SLICE_X89Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.165 r  c1/conta_o[7]_i_4/O
                         net (fo=2, routed)           0.139    -0.026    c1/conta_o[7]_i_4_n_0
    SLICE_X89Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.019 r  c1/conta_o[6]_i_1/O
                         net (fo=1, routed)           0.000     0.019    c1/p_0_in[6]
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y55         FDRE                                         r  c1/conta_o_reg[6]/C
                         clock pessimism             -0.232    -0.505    
                         clock uncertainty            0.226    -0.279    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.092    -0.187    c1/conta_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.145%)  route 0.275ns (56.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.178    c1/registro_en_r[1]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.112    -0.021    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[0]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X89Y54         FDRE (Hold_fdre_C_CE)       -0.039    -0.302    c1/conta_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c1/registro_en_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            c1/conta_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out10MHz_clk_wiz_10MHZ_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10MHz_clk_wiz_10MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10MHz_clk_wiz_10MHZ_1 rise@0.000ns - clk_out10MHz_clk_wiz_10MHZ rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.209ns (43.145%)  route 0.275ns (56.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10MHz_clk_wiz_10MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.607    -0.505    c1/CLK
    SLICE_X88Y55         FDRE                                         r  c1/registro_en_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.341 f  c1/registro_en_r_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.178    c1/registro_en_r[1]
    SLICE_X88Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.133 r  c1/conta_o[7]_i_2/O
                         net (fo=8, routed)           0.112    -0.021    c1/conta_o[7]_i_2_n_0
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10MHz_clk_wiz_10MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/inst/clk_in100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    inst/inst/clk_in100MHz_clk_wiz_10MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    inst/inst/clk_out10MHz_clk_wiz_10MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  inst/inst/clkout1_buf/O
                         net (fo=10, routed)          0.879    -0.273    c1/CLK
    SLICE_X89Y54         FDRE                                         r  c1/conta_o_reg[1]/C
                         clock pessimism             -0.216    -0.489    
                         clock uncertainty            0.226    -0.263    
    SLICE_X89Y54         FDRE (Hold_fdre_C_CE)       -0.039    -0.302    c1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.281    





