// Seed: 126153918
module module_0 (
    output tri  id_0,
    input  tri0 id_1
);
  wire id_3;
  tri0 id_4;
  logic ["" : (  -1 'b0 )] id_5;
  assign module_1.id_7 = 0;
  assign id_4 = {-1, id_5, ~id_1, id_3} - 1 ? (1) != $realtime : -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd18
) (
    input tri0 id_0,
    input supply1 _id_1
    , id_9,
    input supply0 id_2
    , id_10,
    input uwire id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wor id_6,
    output tri0 id_7
);
  logic [7:0] id_11;
  logic id_12;
  module_0 modCall_1 (
      id_7,
      id_2
  );
  assign id_10[1] = id_11 ? 1 : id_2;
  assign id_12[1'd0] = id_11[-1] ? -1 : 1;
  integer id_13;
  ;
  assign id_10[1]   = id_5 == -1;
  assign id_11[-1]  = 1;
  assign id_9[id_1] = -1;
endmodule
