PPA Report for RangeDetector_Pipelined.v (Module: RangeDetector_Pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 10
FF Count: 50
IO Count: 28
Cell Count: 155

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 788.64 MHz
Reg-to-Reg Critical Path Delay: 1.071 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
