
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001094                       # Number of seconds simulated
sim_ticks                                  1093561650                       # Number of ticks simulated
final_tick                               398677284795                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186024                       # Simulator instruction rate (inst/s)
host_op_rate                                   249312                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35700                       # Simulator tick rate (ticks/s)
host_mem_usage                               67351720                       # Number of bytes of host memory used
host_seconds                                 30631.95                       # Real time elapsed on the host
sim_insts                                  5698290681                       # Number of instructions simulated
sim_ops                                    7636898951                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        61184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        16000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        22400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        23040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         9600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        24064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        39424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         9344                       # Number of bytes read from this memory
system.physmem.bytes_read::total               225792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        84864                       # Number of bytes written to this memory
system.physmem.bytes_written::total             84864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          478                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          125                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          175                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          180                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           75                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          188                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          308                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           73                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1764                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             663                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  663                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1521633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55949292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1638682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14631091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3043267                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20483527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3043267                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21068771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2458023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8778655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3043267                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     22005161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1755731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     36051008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2458023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      8544557                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               206473956                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1521633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1638682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3043267                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3043267                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2458023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3043267                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1755731                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2458023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18961894                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          77603307                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               77603307                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          77603307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1521633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55949292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1638682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14631091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3043267                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20483527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3043267                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21068771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2458023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8778655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3043267                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     22005161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1755731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     36051008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2458023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      8544557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              284077263                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2622451                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          205829                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       167819                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21719                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        83277                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78303                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20529                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          936                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1998183                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1218641                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             205829                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        98832                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               250042                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          67608                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         63394                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124683                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21793                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2356727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.628607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.995857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2106685     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13189      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21018      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31701      1.35%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13058      0.55%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15406      0.65%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16028      0.68%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11440      0.49%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          128202      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2356727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078487                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464695                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1973006                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        89210                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248396                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1334                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         44780                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33451                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1477838                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         44780                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1978086                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          37570                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        36300                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           244797                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        15182                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1475244                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          846                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2487                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         7873                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          989                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2018695                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6876556                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6876556                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          349697                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          327                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          174                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            45008                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       148985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82753                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4086                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15910                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1470514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1374747                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2067                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       221797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       511016                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2356727                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.583329                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269422                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1772488     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       236117     10.02%     85.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       130936      5.56%     90.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86200      3.66%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78783      3.34%     97.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24315      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17765      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6123      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4000      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2356727                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            392     11.43%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1418     41.34%     52.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1620     47.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1132118     82.35%     82.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25284      1.84%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       136033      9.90%     94.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81159      5.90%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1374747                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.524222                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3430                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002495                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5111717                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1692702                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1349345                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1378177                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6437                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        30882                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5448                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1118                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         44780                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          27246                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1544                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1470840                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           46                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       148985                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82753                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          174                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           782                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11794                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13406                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25200                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1354492                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128639                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20254                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              209639                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183652                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             81000                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.516498                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1349444                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1349345                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798312                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2025192                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.514536                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394191                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       252660                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22126                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2311947                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.527404                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.379092                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1818373     78.65%     78.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       234893     10.16%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97467      4.22%     93.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        49980      2.16%     95.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37215      1.61%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21424      0.93%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13055      0.56%     98.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11067      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28473      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2311947                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28473                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3755464                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2988784                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 265724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.622446                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.622446                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.381323                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.381323                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6146940                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1844063                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1399987                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2622451                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          214531                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       175767                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        22763                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        86834                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           81748                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21601                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          998                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2051360                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1225460                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             214531                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       103349                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               268220                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          65631                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         56195                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           127938                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        22522                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2418290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.620400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.976797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2150070     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           28630      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           33208      1.37%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           18177      0.75%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           20596      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           11852      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8008      0.33%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           20954      0.87%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          126795      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2418290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081806                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.467296                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2034318                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        73820                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           265748                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2245                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         42155                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        34812                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1495708                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1999                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         42155                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2038072                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          16007                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        48200                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           264286                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         9566                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1493808                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          2046                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4615                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2078004                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6953577                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6953577                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1740139                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          337865                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          382                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            27664                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       143067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        76658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1793                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        16275                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1490065                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1397450                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1942                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       206449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       483774                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2418290                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269869                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1831065     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       235364      9.73%     85.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       127040      5.25%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        87590      3.62%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        77143      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        39420      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         9759      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6262      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4647      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2418290                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            355     11.24%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1450     45.92%     57.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1353     42.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1170814     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        21808      1.56%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       128621      9.20%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        76037      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1397450                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532879                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3158                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002260                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5218290                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1696925                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1372308                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1400608                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3452                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27903                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2139                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         42155                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11717                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1201                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1490450                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       143067                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        76658                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          210                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12370                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        25721                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1375215                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       120472                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        22235                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              196477                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          191501                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             76005                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.524401                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1372387                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1372308                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           816471                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2141511                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.523292                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381259                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1021584                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1253385                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       237078                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22735                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2376135                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.527489                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.346789                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1864255     78.46%     78.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       237616     10.00%     88.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        99503      4.19%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        59393      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        41147      1.73%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        26763      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        14207      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        11069      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        22182      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2376135                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1021584                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1253385                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                189683                       # Number of memory references committed
system.switch_cpus1.commit.loads               115164                       # Number of loads committed
system.switch_cpus1.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            179328                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1130070                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        25523                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        22182                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3844416                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3023083                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 204161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1021584                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1253385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1021584                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.567044                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.567044                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.389553                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.389553                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6201571                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1907362                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1393251                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2622451                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          202983                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       179132                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        18306                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       130143                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          123663                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           12969                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          616                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2094611                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1151782                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             202983                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       136632                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               254493                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          59618                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         30827                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           128753                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        17775                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2421129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.538504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.800100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2166636     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           36644      1.51%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20660      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           36105      1.49%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           12548      0.52%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           33229      1.37%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            5654      0.23%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            9976      0.41%     95.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           99677      4.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2421129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077402                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.439201                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2077826                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        48424                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           253775                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          319                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         40782                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        20567                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          416                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1298839                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1708                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         40782                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2080142                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          26770                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        15169                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           251575                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6688                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1295944                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1101                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4813                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1710486                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5891343                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5891343                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1351126                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          359314                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            18121                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       224428                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        40143                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          343                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8891                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1286682                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1192092                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1226                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       254573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       543523                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2421129                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.492370                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.115404                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1902802     78.59%     78.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       167127      6.90%     85.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       165854      6.85%     92.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        98411      4.06%     96.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        54915      2.27%     98.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        14850      0.61%     99.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        16408      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          430      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          332      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2421129                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2259     58.33%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           894     23.08%     81.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          720     18.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       940247     78.87%     78.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         9864      0.83%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       202359     16.98%     96.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        39534      3.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1192092                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.454572                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3873                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003249                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4810412                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1541463                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1158543                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1195965                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1152                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        50553                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1640                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         40782                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          20197                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          849                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1286876                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          183                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       224428                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        40143                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           457                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10952                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         8411                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        19363                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1174304                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       198661                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        17788                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              238171                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          176834                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             39510                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.447789                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1159192                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1158543                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           698909                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1566772                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.441779                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.446082                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       906871                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1029132                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       257762                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        17991                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2380347                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.432345                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.295310                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1992791     83.72%     83.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       155060      6.51%     90.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        96274      4.04%     94.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        31318      1.32%     95.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        50053      2.10%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        10597      0.45%     98.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         6794      0.29%     98.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         6071      0.26%     98.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        31389      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2380347                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       906871                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1029132                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                212366                       # Number of memory references committed
system.switch_cpus2.commit.loads               173863                       # Number of loads committed
system.switch_cpus2.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            157104                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           901956                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        13686                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        31389                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3635839                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2614634                       # The number of ROB writes
system.switch_cpus2.timesIdled                  48286                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 201322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             906871                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1029132                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       906871                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.891757                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.891757                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.345810                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.345810                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5440628                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1520556                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1359504                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2622451                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          203046                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       179127                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        18200                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       130115                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          123962                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           12904                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          578                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2094542                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1151338                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             203046                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       136866                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               254508                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          59267                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         31197                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           128665                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        17690                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2421200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.538153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.799239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2166692     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           36759      1.52%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20602      0.85%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           36180      1.49%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           12516      0.52%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           33333      1.38%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5672      0.23%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            9857      0.41%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           99589      4.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2421200                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077426                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.439031                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2078098                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        48436                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           253795                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          331                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40537                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        20656                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          417                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1298093                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1706                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40537                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2080330                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          26864                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        15162                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           251662                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         6642                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1295357                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1111                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4741                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1709641                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5887511                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5887511                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1352115                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          357496                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            17980                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       224368                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        40108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          366                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8893                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1286039                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1192289                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1195                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       253043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       538698                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2421200                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.492437                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.114757                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1902420     78.57%     78.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       167184      6.91%     85.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       166384      6.87%     92.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        98552      4.07%     96.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        54841      2.27%     98.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        14693      0.61%     99.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        16360      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          436      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          330      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2421200                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2273     58.58%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     58.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           889     22.91%     81.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          718     18.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       940465     78.88%     78.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         9864      0.83%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       202388     16.97%     96.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        39484      3.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1192289                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.454647                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3880                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003254                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4810853                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1539290                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1158860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1196169                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1096                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        50248                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1605                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40537                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          20441                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          866                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1286233                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       224368                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        40108                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10888                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         8358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        19246                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1174540                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       198786                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        17749                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              238242                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          177095                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             39456                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.447879                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1159468                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1158860                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           699057                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1564953                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.441900                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.446695                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       907706                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1029967                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       256291                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        17884                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2380663                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.432639                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.295951                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1992819     83.71%     83.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       155210      6.52%     90.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        96342      4.05%     94.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        31378      1.32%     95.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        50006      2.10%     97.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        10561      0.44%     98.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6791      0.29%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         6084      0.26%     98.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        31472      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2380663                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       907706                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1029967                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                212614                       # Number of memory references committed
system.switch_cpus3.commit.loads               174111                       # Number of loads committed
system.switch_cpus3.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            157242                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           902653                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        13686                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        31472                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3635436                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2613111                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 201251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             907706                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1029967                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       907706                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.889097                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.889097                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.346129                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.346129                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5441494                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1520861                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1359209                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2622451                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          239327                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       199153                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        23142                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        91775                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           85104                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           25404                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1064                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2072324                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1312353                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             239327                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       110508                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               272654                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          65171                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         57109                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           129989                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22066                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2443891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.660390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.040155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2171237     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           16576      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20783      0.85%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           33175      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13673      0.56%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           18077      0.74%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           20973      0.86%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9837      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          139560      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2443891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.091261                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.500430                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2060339                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        70500                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           271319                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          140                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         41589                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        36370                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          216                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1603136                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         41589                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2062886                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           5540                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        58796                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           268886                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6190                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1592353                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           762                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4365                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2225158                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7400105                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7400105                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1834673                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          390485                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          380                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          199                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            23059                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       150333                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        77222                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          937                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17320                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1553201                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          383                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1481754                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1820                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       204764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       428041                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2443891                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.606309                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.328435                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1817423     74.37%     74.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       284486     11.64%     86.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       117596      4.81%     90.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        65275      2.67%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        88795      3.63%     97.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        27581      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        27154      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        14406      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1175      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2443891                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          10285     78.87%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1426     10.93%     89.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1330     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1248055     84.23%     84.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20145      1.36%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          181      0.01%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       136492      9.21%     94.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        76881      5.19%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1481754                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.565026                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              13041                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008801                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5422260                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1758368                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1440866                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1494795                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1072                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        31106                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1528                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         41589                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4177                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          518                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1553585                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1132                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       150333                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        77222                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          199                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12846                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13486                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        26332                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1454484                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       133707                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        27270                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              210561                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          205313                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             76854                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.554628                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1440909                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1440866                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           863349                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2317693                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.549435                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372504                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1067336                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1315068                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       238528                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        23138                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2402302                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.547420                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.367086                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1845130     76.81%     76.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       282859     11.77%     88.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       102223      4.26%     92.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        51142      2.13%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        46559      1.94%     96.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        19693      0.82%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        19374      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9184      0.38%     98.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        26138      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2402302                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1067336                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1315068                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                194921                       # Number of memory references committed
system.switch_cpus4.commit.loads               119227                       # Number of loads committed
system.switch_cpus4.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            190648                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1183903                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        27131                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        26138                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3929747                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3148786                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 178560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1067336                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1315068                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1067336                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.457006                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.457006                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.406999                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.406999                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6541271                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        2015619                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1481436                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           368                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2622451                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          202786                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       179001                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        18382                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       129753                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          123642                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           12926                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          602                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2093072                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1151403                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             202786                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       136568                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               254384                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          60002                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         30394                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           128739                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        17853                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2419355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.538839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.800378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2164971     89.49%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           36440      1.51%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20726      0.86%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           35971      1.49%     93.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12714      0.53%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           33252      1.37%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5778      0.24%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9970      0.41%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           99533      4.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2419355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077327                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.439056                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2076235                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        48039                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           253663                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          326                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         41089                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        20558                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          417                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1298709                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1706                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         41089                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2078562                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          26697                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        14812                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           251445                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6747                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1295740                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1162                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4806                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1711166                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5891399                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5891399                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1348138                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          363008                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           99                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            18124                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       223845                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        40077                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          263                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8918                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1286438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1191019                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1182                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       257017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       547529                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2419355                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.492288                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.115790                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1901642     78.60%     78.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       167035      6.90%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       165425      6.84%     92.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        98455      4.07%     96.41% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        54610      2.26%     98.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        14876      0.61%     99.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        16567      0.68%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          413      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          332      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2419355                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2253     58.20%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     58.20% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           898     23.20%     81.40% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          720     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       939909     78.92%     78.92% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         9851      0.83%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.74% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           88      0.01%     79.75% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.75% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.75% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.75% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       201653     16.93%     96.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        39518      3.32%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1191019                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.454163                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3871                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003250                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4806444                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1543662                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1157337                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1194890                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1152                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        50733                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1578                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         41089                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          20006                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          860                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1286632                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          180                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       223845                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        40077                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           477                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11096                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8384                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        19480                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1172972                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       197834                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        18045                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              237324                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          176512                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             39490                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.447281                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1157911                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1157337                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           698117                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1568139                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.441319                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.445188                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       904335                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1026596                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       260076                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          182                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        18067                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2378266                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431657                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.294297                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1991417     83.73%     83.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       154966      6.52%     90.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        96207      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        31121      1.31%     95.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        49790      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        10589      0.45%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6802      0.29%     98.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         6056      0.25%     98.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        31318      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2378266                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       904335                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1026596                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                211606                       # Number of memory references committed
system.switch_cpus5.commit.loads               173107                       # Number of loads committed
system.switch_cpus5.commit.membars                 90                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            156682                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           899838                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        13684                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        31318                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3633607                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2614480                       # The number of ROB writes
system.switch_cpus5.timesIdled                  48344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 203096                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             904335                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1026596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       904335                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.899867                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.899867                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.344843                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.344843                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5433794                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1519437                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1358407                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           182                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2622451                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          205124                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       184730                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        12505                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        76434                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           71255                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           11164                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          575                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2155465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1288280                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             205124                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        82419                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               253899                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          39700                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         49925                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           125427                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        12358                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2486199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.608583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.941815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2232300     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            9027      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18499      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7432      0.30%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           41464      1.67%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           37256      1.50%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7009      0.28%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           15149      0.61%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          118063      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2486199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078218                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491250                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2143185                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        62628                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           252824                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          857                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         26702                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        18118                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1509853                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1267                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         26702                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2145969                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          42036                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        13112                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           251019                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         7358                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1507999                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2742                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         2851                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           84                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1777490                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7097896                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7097896                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1541562                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          235928                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          184                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           98                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            20235                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       353295                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       177436                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1599                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8461                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1503055                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          184                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1434140                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1067                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       136655                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       333371                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2486199                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576840                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.374513                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1976835     79.51%     79.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       152410      6.13%     85.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       125198      5.04%     90.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        54090      2.18%     92.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        68688      2.76%     95.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        66379      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        37600      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3175      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1824      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2486199                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3596     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         28080     86.36%     97.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          838      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       902527     62.93%     62.93% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        12484      0.87%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           86      0.01%     63.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       342320     23.87%     87.68% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       176723     12.32%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1434140                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.546870                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              32514                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022671                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5388060                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1639944                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1419862                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1466654                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2557                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        17308                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1692                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          129                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         26702                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          38212                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1978                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1503239                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       353295                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       177436                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           98                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1378                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7874                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        14437                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1422732                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       341037                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        11408                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              517729                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          186033                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            176692                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.542520                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1419988                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1419862                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           768692                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1517520                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.541426                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.506545                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1144502                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1344941                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       158465                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        12544                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2459497                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.546836                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.369127                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1971349     80.15%     80.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       178261      7.25%     87.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        83627      3.40%     90.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        82744      3.36%     94.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        22176      0.90%     95.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        96074      3.91%     98.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7387      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5234      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        12645      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2459497                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1144502                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1344941                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                511731                       # Number of memory references committed
system.switch_cpus6.commit.loads               335987                       # Number of loads committed
system.switch_cpus6.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            177501                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1196072                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        13028                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        12645                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3950258                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3033524                       # The number of ROB writes
system.switch_cpus6.timesIdled                  48702                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 136252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1144502                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1344941                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1144502                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.291347                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.291347                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.436425                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.436425                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         7027394                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1653398                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1790310                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2622451                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          239475                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       199310                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        23134                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        91938                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           85185                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           25412                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1062                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2072954                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1313097                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             239475                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       110597                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               272797                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          65236                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         56506                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           130020                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22041                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2444137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.660734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.040668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2171340     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           16580      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20768      0.85%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           33201      1.36%     91.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           13668      0.56%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           18094      0.74%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           20988      0.86%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9848      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          139650      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2444137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.091317                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.500714                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2060889                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        69987                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           271456                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          136                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         41665                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        36361                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          216                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1604054                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         41665                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2063439                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           5558                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        58264                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           269026                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6181                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1593228                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           763                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4365                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2226224                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7404266                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7404266                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1834864                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          391352                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          381                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          200                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            22864                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       150453                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        77258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          919                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17327                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1553806                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1481976                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1822                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       205312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       429963                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2444137                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.606339                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328454                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1817605     74.37%     74.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       284510     11.64%     86.01% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       117534      4.81%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        65355      2.67%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        88790      3.63%     97.12% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        27643      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        27120      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        14402      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1178      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2444137                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          10311     78.91%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1426     10.91%     89.83% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1329     10.17%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1248250     84.23%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20135      1.36%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          181      0.01%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       136515      9.21%     94.81% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        76895      5.19%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1481976                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.565111                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              13066                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008817                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5422977                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1759522                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1441137                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1495042                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         1046                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        31216                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1557                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         41665                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           4204                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          522                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1554190                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1134                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       150453                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        77258                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          200                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           437                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12877                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13449                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26326                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1454718                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       133690                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        27258                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              210556                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          205325                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             76866                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.554717                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1441183                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1441137                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           863389                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2318315                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.549538                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372421                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1067443                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1315200                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       238998                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23127                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2402472                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.547436                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.366963                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1845189     76.80%     76.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       282899     11.78%     88.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       102284      4.26%     92.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        51148      2.13%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        46578      1.94%     96.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19692      0.82%     97.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        19370      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9199      0.38%     98.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        26113      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2402472                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1067443                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1315200                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                194938                       # Number of memory references committed
system.switch_cpus7.commit.loads               119237                       # Number of loads committed
system.switch_cpus7.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            190665                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1184024                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        27134                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        26113                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3930544                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3150070                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32657                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 178314                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1067443                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1315200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1067443                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.456760                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.456760                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.407040                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.407040                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6542608                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2015883                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1482212                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           368                       # number of misc regfile writes
system.l2.replacements                           1767                       # number of replacements
system.l2.tagsinuse                      32756.409007                       # Cycle average of tags in use
system.l2.total_refs                           601176                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34523                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.413782                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1589.712977                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.745651                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    213.257227                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.840490                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     67.352493                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     24.743760                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     96.329347                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     24.492047                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     97.507404                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     11.805117                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     31.123333                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     24.493727                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    102.789764                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     14.485670                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    153.849800                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     11.808992                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     30.510874                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5593.418402                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3359.013627                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4142.275372                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4138.831981                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2147.278610                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4153.142297                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4526.833748                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2174.766294                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.048514                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.006508                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002055                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000755                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002940                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000747                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002976                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000360                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.000950                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000747                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.003137                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000442                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.004695                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000360                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.000931                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.170698                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.102509                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.126412                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.126307                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.065530                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.126744                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.138148                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.066369                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999646                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          598                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          391                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          417                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          411                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          268                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          407                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          519                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          270                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3288                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1297                       # number of Writeback hits
system.l2.Writeback_hits::total                  1297                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          598                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          391                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          420                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          414                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          271                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          410                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          519                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          273                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3303                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          598                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          391                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          420                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          414                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          271                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          410                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          519                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          273                       # number of overall hits
system.l2.overall_hits::total                    3303                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          418                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          125                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          175                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          180                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           75                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          188                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          308                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           73                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1704                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           60                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  60                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          478                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          125                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          175                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          180                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           75                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          188                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          308                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           73                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1764                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          478                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          125                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          175                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          180                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           75                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          188                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          308                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           73                       # number of overall misses
system.l2.overall_misses::total                  1764                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2016839                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     62742696                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2168265                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     18698841                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3835920                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     26265486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3935747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     27074703                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3272201                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     11368696                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3895300                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     28260612                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2294455                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     46426580                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      3177898                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     10992461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       256426700                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      8859195                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8859195                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2016839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     71601891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2168265                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     18698841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3835920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     26265486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3935747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     27074703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3272201                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     11368696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3895300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     28260612                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2294455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     46426580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      3177898                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     10992461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        265285895                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2016839                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     71601891                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2168265                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     18698841                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3835920                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     26265486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3935747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     27074703                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3272201                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     11368696                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3895300                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     28260612                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2294455                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     46426580                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      3177898                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     10992461                       # number of overall miss cycles
system.l2.overall_miss_latency::total       265285895                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         1016                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          592                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          591                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          595                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          827                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4992                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1297                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1297                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           60                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                75                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         1076                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          595                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          594                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          598                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          827                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5067                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         1076                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          595                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          594                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          598                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          827                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5067                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.411417                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.242248                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.295608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.304569                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.218659                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.315966                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.372430                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.212828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.341346                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.800000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.444238                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.242248                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.294118                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.303030                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.216763                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.314381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.372430                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.210983                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.348135                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.444238                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.242248                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.303030                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.216763                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.962963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.314381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.372430                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.210983                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.348135                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 155141.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 150102.143541                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 154876.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 149590.728000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 147535.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150088.491429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151374.884615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150415.016667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 155819.095238                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151582.613333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149819.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150322.404255                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152963.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150735.649351                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151328.476190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150581.657534                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150485.152582                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 147653.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 147653.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 155141.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 149794.751046                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 154876.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149590.728000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 147535.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150088.491429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151374.884615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150415.016667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 155819.095238                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151582.613333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149819.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150322.404255                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152963.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150735.649351                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151328.476190                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150581.657534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150388.829365                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 155141.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 149794.751046                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 154876.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149590.728000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 147535.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150088.491429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151374.884615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150415.016667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 155819.095238                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151582.613333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149819.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150322.404255                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152963.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150735.649351                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151328.476190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150581.657534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150388.829365                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  663                       # number of writebacks
system.l2.writebacks::total                       663                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          418                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          175                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          180                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           75                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          188                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          308                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           73                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1704                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             60                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1764                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1764                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1259093                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     38382401                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1354782                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     11413405                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2326063                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     16069565                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2424894                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     16590809                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2050299                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      7007436                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2384226                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     17301456                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1420724                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     28488968                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1953862                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      6743273                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    157171256                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      5362127                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5362127                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1259093                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     43744528                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1354782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     11413405                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2326063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     16069565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2424894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     16590809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2050299                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      7007436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2384226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     17301456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1420724                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     28488968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1953862                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      6743273                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    162533383                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1259093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     43744528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1354782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     11413405                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2326063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     16069565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2424894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     16590809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2050299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      7007436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2384226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     17301456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1420724                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     28488968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1953862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      6743273                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    162533383                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.411417                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.242248                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.295608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.304569                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.218659                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.315966                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.372430                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.212828                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.341346                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.444238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.242248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.303030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.216763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.314381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.372430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.210983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.348135                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.444238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.242248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.303030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.216763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.962963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.314381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.372430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.210983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.348135                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96853.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91823.925837                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 96770.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91307.240000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89463.961538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91826.085714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93265.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92171.161111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 97633.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93432.480000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst        91701                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92029.021277                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94714.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92496.649351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 93041.047619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92373.602740                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92236.652582                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 89368.783333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89368.783333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96853.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91515.748954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 96770.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91307.240000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89463.961538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91826.085714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93265.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92171.161111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 97633.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93432.480000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst        91701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92029.021277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94714.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92496.649351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 93041.047619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92373.602740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92139.106009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96853.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91515.748954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 96770.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91307.240000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89463.961538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91826.085714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93265.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92171.161111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 97633.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93432.480000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst        91701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92029.021277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94714.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92496.649351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 93041.047619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92373.602740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92139.106009                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.744957                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132596                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.039841                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.744957                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020425                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804078                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124666                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124666                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124666                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124666                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124666                       # number of overall hits
system.cpu0.icache.overall_hits::total         124666                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2611029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2611029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2611029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2611029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2611029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2611029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124683                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124683                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124683                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124683                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124683                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124683                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153589.941176                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153589.941176                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153589.941176                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153589.941176                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153589.941176                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153589.941176                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2125135                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2125135                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2125135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2125135                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2125135                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2125135                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163471.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163471.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163471.923077                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163471.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163471.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163471.923077                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1076                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125035963                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1332                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              93870.843093                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   189.752591                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    66.247409                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.741221                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.258779                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94560                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76463                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76463                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171023                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171023                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171023                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171023                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2368                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2368                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          434                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          434                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2802                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2802                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2802                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2802                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    293856597                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    293856597                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     77374246                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     77374246                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    371230843                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    371230843                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    371230843                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    371230843                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        96928                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        96928                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       173825                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       173825                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       173825                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       173825                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024431                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024431                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005644                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005644                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016120                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016120                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016120                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016120                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124094.846706                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124094.846706                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 178281.672811                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 178281.672811                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 132487.809779                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 132487.809779                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 132487.809779                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 132487.809779                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          550                       # number of writebacks
system.cpu0.dcache.writebacks::total              550                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1352                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1352                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          374                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          374                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1726                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1726                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1726                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1726                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1016                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1016                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1076                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1076                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1076                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1076                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    107120889                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    107120889                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9413595                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9413595                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    116534484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    116534484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    116534484                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    116534484                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010482                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010482                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000780                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000780                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006190                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006190                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006190                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006190                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105433.945866                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105433.945866                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 156893.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 156893.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 108303.423792                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108303.423792                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 108303.423792                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108303.423792                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.839746                       # Cycle average of tags in use
system.cpu1.icache.total_refs               746972530                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1505993.004032                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.839746                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022179                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794615                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       127918                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         127918                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       127918                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          127918                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       127918                       # number of overall hits
system.cpu1.icache.overall_hits::total         127918                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3177413                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3177413                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3177413                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3177413                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3177413                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3177413                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       127938                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       127938                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       127938                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       127938                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       127938                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       127938                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000156                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000156                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158870.650000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158870.650000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158870.650000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158870.650000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158870.650000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158870.650000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2285344                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2285344                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2285344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2285344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2285344                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2285344                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163238.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163238.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163238.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163238.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163238.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163238.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   516                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               117715585                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   772                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              152481.327720                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   167.249488                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    88.750512                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.653318                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.346682                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        88259                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          88259                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        74108                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         74108                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          178                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          170                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       162367                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          162367                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       162367                       # number of overall hits
system.cpu1.dcache.overall_hits::total         162367                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1784                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1784                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           51                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1835                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1835                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1835                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1835                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    199961266                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    199961266                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6063610                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6063610                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    206024876                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    206024876                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    206024876                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    206024876                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        90043                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        90043                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        74159                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        74159                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       164202                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       164202                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       164202                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       164202                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019813                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019813                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000688                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000688                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011175                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011175                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011175                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011175                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112085.911435                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112085.911435                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 118894.313725                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 118894.313725                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 112275.136785                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 112275.136785                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 112275.136785                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 112275.136785                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          207                       # number of writebacks
system.cpu1.dcache.writebacks::total              207                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1268                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1268                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           51                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1319                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1319                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          516                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          516                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     45833355                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     45833355                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     45833355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     45833355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     45833355                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     45833355                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005731                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003142                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003142                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003142                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003142                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88824.331395                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88824.331395                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88824.331395                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88824.331395                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88824.331395                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88824.331395                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               550.788738                       # Cycle average of tags in use
system.cpu2.icache.total_refs               643068943                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1162873.314647                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    25.689406                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.099332                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.041169                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841505                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.882674                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       128721                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         128721                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       128721                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          128721                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       128721                       # number of overall hits
system.cpu2.icache.overall_hits::total         128721                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.cpu2.icache.overall_misses::total           32                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5005319                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5005319                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5005319                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5005319                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5005319                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5005319                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       128753                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       128753                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       128753                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       128753                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       128753                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       128753                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000249                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000249                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 156416.218750                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 156416.218750                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 156416.218750                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 156416.218750                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 156416.218750                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 156416.218750                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4407405                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4407405                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4407405                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4407405                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4407405                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4407405                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 163237.222222                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 163237.222222                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 163237.222222                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 163237.222222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 163237.222222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 163237.222222                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   595                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               150603076                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   851                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              176971.887192                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   157.119050                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    98.880950                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.613746                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.386254                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       179637                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         179637                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        38298                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         38298                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           92                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           91                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       217935                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          217935                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       217935                       # number of overall hits
system.cpu2.dcache.overall_hits::total         217935                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1982                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1982                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1997                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1997                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1997                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1997                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    204253059                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    204253059                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1376173                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1376173                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    205629232                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    205629232                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    205629232                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    205629232                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       181619                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       181619                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        38313                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        38313                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       219932                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       219932                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       219932                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       219932                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010913                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010913                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000392                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009080                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009080                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009080                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009080                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 103054.015641                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103054.015641                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 91744.866667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91744.866667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 102969.069604                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 102969.069604                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 102969.069604                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 102969.069604                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           73                       # number of writebacks
system.cpu2.dcache.writebacks::total               73                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1390                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1390                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1402                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1402                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1402                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1402                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          592                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          592                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          595                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          595                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          595                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          595                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     56636405                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     56636405                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       205100                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       205100                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     56841505                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     56841505                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     56841505                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     56841505                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002705                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002705                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002705                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002705                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95669.603041                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95669.603041                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68366.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68366.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95531.941176                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95531.941176                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95531.941176                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95531.941176                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               550.537027                       # Cycle average of tags in use
system.cpu3.icache.total_refs               643068853                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1162873.151899                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    25.437817                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.099210                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.040766                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841505                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.882271                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       128631                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         128631                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       128631                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          128631                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       128631                       # number of overall hits
system.cpu3.icache.overall_hits::total         128631                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.cpu3.icache.overall_misses::total           34                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5206276                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5206276                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5206276                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5206276                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5206276                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5206276                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       128665                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       128665                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       128665                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       128665                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       128665                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       128665                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000264                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000264                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 153125.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 153125.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 153125.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 153125.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 153125.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 153125.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4414982                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4414982                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4414982                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4414982                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4414982                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4414982                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 163517.851852                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 163517.851852                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 163517.851852                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 163517.851852                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 163517.851852                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 163517.851852                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   594                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               150603275                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   850                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              177180.323529                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   156.720772                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    99.279228                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.612191                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.387809                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       179836                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         179836                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        38298                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         38298                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           92                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           91                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       218134                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          218134                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       218134                       # number of overall hits
system.cpu3.dcache.overall_hits::total         218134                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2002                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2002                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           15                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2017                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2017                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    208150678                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    208150678                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1297515                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1297515                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    209448193                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    209448193                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    209448193                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    209448193                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       181838                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       181838                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        38313                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        38313                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       220151                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       220151                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       220151                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       220151                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.011010                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011010                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000392                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009162                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009162                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009162                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009162                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 103971.367632                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103971.367632                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data        86501                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        86501                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 103841.444224                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 103841.444224                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 103841.444224                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 103841.444224                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           72                       # number of writebacks
system.cpu3.dcache.writebacks::total               72                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1411                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1411                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1423                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1423                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1423                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1423                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          591                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          591                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          594                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          594                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          594                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          594                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     57044238                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     57044238                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       200569                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       200569                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     57244807                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     57244807                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     57244807                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     57244807                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003250                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003250                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002698                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002698                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002698                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002698                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 96521.553299                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 96521.553299                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66856.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66856.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 96371.728956                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 96371.728956                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 96371.728956                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 96371.728956                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               467.183798                       # Cycle average of tags in use
system.cpu4.icache.total_refs               749856435                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1568737.311715                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.183798                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.019525                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.748692                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       129960                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         129960                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       129960                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          129960                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       129960                       # number of overall hits
system.cpu4.icache.overall_hits::total         129960                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           29                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           29                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           29                       # number of overall misses
system.cpu4.icache.overall_misses::total           29                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      4492269                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      4492269                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      4492269                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      4492269                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      4492269                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      4492269                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       129989                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       129989                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       129989                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       129989                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       129989                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       129989                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000223                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000223                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 154905.827586                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 154905.827586                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 154905.827586                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 154905.827586                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 154905.827586                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 154905.827586                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           23                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           23                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           23                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      3667397                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      3667397                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      3667397                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      3667397                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      3667397                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      3667397                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159452.043478                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159452.043478                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159452.043478                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159452.043478                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159452.043478                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159452.043478                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   346                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               108861382                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              180832.860465                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   116.618827                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   139.381173                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.455542                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.544458                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       102734                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         102734                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        75312                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         75312                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          190                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          184                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       178046                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          178046                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       178046                       # number of overall hits
system.cpu4.dcache.overall_hits::total         178046                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          875                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          875                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            8                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          883                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           883                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          883                       # number of overall misses
system.cpu4.dcache.overall_misses::total          883                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data     83687753                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     83687753                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       749957                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       749957                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data     84437710                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     84437710                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data     84437710                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     84437710                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       103609                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       103609                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        75320                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        75320                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       178929                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       178929                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       178929                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       178929                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008445                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008445                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000106                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.004935                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.004935                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.004935                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.004935                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 95643.146286                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 95643.146286                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 93744.625000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 93744.625000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 95625.945640                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 95625.945640                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 95625.945640                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 95625.945640                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           78                       # number of writebacks
system.cpu4.dcache.writebacks::total               78                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          532                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          537                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          537                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          537                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          537                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          343                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          346                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          346                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     29940378                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     29940378                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       208298                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       208298                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     30148676                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     30148676                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     30148676                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     30148676                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003311                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003311                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001934                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001934                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001934                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001934                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 87289.731778                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 87289.731778                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69432.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69432.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 87134.901734                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 87134.901734                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 87134.901734                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 87134.901734                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               550.539091                       # Cycle average of tags in use
system.cpu5.icache.total_refs               643068927                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1162873.285714                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    25.439611                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.099480                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.040769                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841506                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.882274                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       128705                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         128705                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       128705                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          128705                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       128705                       # number of overall hits
system.cpu5.icache.overall_hits::total         128705                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.cpu5.icache.overall_misses::total           34                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5055022                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5055022                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5055022                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5055022                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5055022                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5055022                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       128739                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       128739                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       128739                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       128739                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       128739                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       128739                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000264                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000264                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 148677.117647                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 148677.117647                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 148677.117647                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 148677.117647                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 148677.117647                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 148677.117647                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            7                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            7                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4318621                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4318621                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4318621                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4318621                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4318621                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4318621                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 159948.925926                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 159948.925926                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 159948.925926                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 159948.925926                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 159948.925926                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 159948.925926                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   598                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               150602274                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   854                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              176349.266979                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   157.784204                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    98.215796                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.616345                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.383655                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       178839                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         178839                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        38294                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         38294                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           92                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           91                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           91                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       217133                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          217133                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       217133                       # number of overall hits
system.cpu5.dcache.overall_hits::total         217133                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2031                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2031                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           15                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2046                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2046                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2046                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2046                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    211377410                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    211377410                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1532726                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1532726                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    212910136                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    212910136                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    212910136                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    212910136                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       180870                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       180870                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        38309                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        38309                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           92                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       219179                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       219179                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       219179                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       219179                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.011229                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.011229                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000392                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000392                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.009335                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.009335                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.009335                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.009335                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 104075.534220                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 104075.534220                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 102181.733333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 102181.733333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 104061.650049                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 104061.650049                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 104061.650049                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 104061.650049                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           74                       # number of writebacks
system.cpu5.dcache.writebacks::total               74                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1436                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1436                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1448                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1448                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1448                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1448                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          595                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          595                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          598                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          598                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          598                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          598                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     57741331                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     57741331                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       234540                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       234540                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     57975871                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     57975871                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     57975871                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     57975871                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003290                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003290                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002728                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002728                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002728                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002728                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 97044.253782                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 97044.253782                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        78180                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        78180                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 96949.617057                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 96949.617057                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 96949.617057                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 96949.617057                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               557.484854                       # Cycle average of tags in use
system.cpu6.icache.total_refs               765406307                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1371695.890681                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.484854                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          543                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023213                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.870192                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.893405                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       125409                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         125409                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       125409                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          125409                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       125409                       # number of overall hits
system.cpu6.icache.overall_hits::total         125409                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           18                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           18                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           18                       # number of overall misses
system.cpu6.icache.overall_misses::total           18                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2832467                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2832467                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2832467                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2832467                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2832467                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2832467                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       125427                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       125427                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       125427                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       125427                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       125427                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       125427                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000144                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000144                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 157359.277778                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 157359.277778                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 157359.277778                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 157359.277778                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 157359.277778                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 157359.277778                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2440661                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2440661                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2440661                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2440661                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2440661                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2440661                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162710.733333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162710.733333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162710.733333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162710.733333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162710.733333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162710.733333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   827                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               287890200                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1083                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              265826.592798                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   101.549092                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   154.450908                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.396676                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.603324                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       321919                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         321919                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       175571                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        175571                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           87                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           86                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       497490                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          497490                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       497490                       # number of overall hits
system.cpu6.dcache.overall_hits::total         497490                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2954                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2954                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2954                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2954                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2954                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2954                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    334652532                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    334652532                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    334652532                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    334652532                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    334652532                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    334652532                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       324873                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       324873                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       175571                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       175571                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       500444                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       500444                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       500444                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       500444                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009093                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009093                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005903                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005903                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005903                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005903                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 113287.925525                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 113287.925525                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113287.925525                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113287.925525                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113287.925525                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113287.925525                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          166                       # number of writebacks
system.cpu6.dcache.writebacks::total              166                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2127                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2127                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2127                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2127                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2127                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2127                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          827                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          827                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          827                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          827                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          827                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          827                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     85296089                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     85296089                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     85296089                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     85296089                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     85296089                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     85296089                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001653                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001653                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001653                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 103139.164450                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 103139.164450                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 103139.164450                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 103139.164450                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 103139.164450                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 103139.164450                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               467.188303                       # Cycle average of tags in use
system.cpu7.icache.total_refs               749856466                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1568737.376569                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.188303                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.019533                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.748699                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       129991                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         129991                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       129991                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          129991                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       129991                       # number of overall hits
system.cpu7.icache.overall_hits::total         129991                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           29                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           29                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           29                       # number of overall misses
system.cpu7.icache.overall_misses::total           29                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      4413382                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4413382                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      4413382                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4413382                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      4413382                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4413382                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       130020                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       130020                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       130020                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       130020                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       130020                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       130020                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000223                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000223                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 152185.586207                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 152185.586207                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 152185.586207                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 152185.586207                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 152185.586207                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 152185.586207                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            6                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           23                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           23                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           23                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      3551948                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      3551948                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      3551948                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      3551948                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      3551948                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      3551948                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 154432.521739                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 154432.521739                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 154432.521739                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 154432.521739                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 154432.521739                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 154432.521739                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   346                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               108861394                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              180832.880399                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   116.629439                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   139.370561                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.455584                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.544416                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       102743                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         102743                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        75315                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         75315                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          190                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          184                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       178058                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          178058                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       178058                       # number of overall hits
system.cpu7.dcache.overall_hits::total         178058                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          873                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          873                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           12                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          885                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           885                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          885                       # number of overall misses
system.cpu7.dcache.overall_misses::total          885                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data     82668375                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     82668375                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1078295                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1078295                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data     83746670                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     83746670                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data     83746670                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     83746670                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       103616                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       103616                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        75327                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        75327                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       178943                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       178943                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       178943                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       178943                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008425                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008425                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000159                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000159                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.004946                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.004946                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.004946                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.004946                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 94694.587629                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 94694.587629                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 89857.916667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 89857.916667                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 94629.005650                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 94629.005650                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 94629.005650                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 94629.005650                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           77                       # number of writebacks
system.cpu7.dcache.writebacks::total               77                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          530                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          530                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          539                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          539                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          539                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          539                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          343                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          346                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          346                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     29576886                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     29576886                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       208457                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       208457                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     29785343                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     29785343                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     29785343                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     29785343                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003310                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003310                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001934                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001934                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001934                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001934                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 86229.988338                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 86229.988338                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69485.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69485.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 86084.806358                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 86084.806358                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 86084.806358                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 86084.806358                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
