Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Feb 28 11:27:35 2020
| Host         : DESKTOP-4INRPJ4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file BMEM_GCD_SPI_Wrapper_timing_summary_routed.rpt -rpx BMEM_GCD_SPI_Wrapper_timing_summary_routed.rpx
| Design       : BMEM_GCD_SPI_Wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.132        0.000                      0                  151        0.188        0.000                      0                  151        2.750        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.132        0.000                      0                  151        0.188        0.000                      0                  151        2.750        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_FSM1/SPI_Counter_Up_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.668%)  route 1.680ns (74.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.737     5.405    gcd_core1/fsm1/CLK
    SLICE_X39Y26         FDRE                                         r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.028     6.889    gcd_core1/fsm1/state[2]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.013 r  gcd_core1/fsm1/done__0/O
                         net (fo=19, routed)          0.652     7.665    SPI_FSM1/done
    SLICE_X42Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     8.960    SPI_FSM1/CLK
    SLICE_X42Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.391     9.351    
                         clock uncertainty           -0.035     9.316    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.519     8.797    SPI_FSM1/SPI_Counter_Up_reg[1]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_FSM1/SPI_Counter_Up_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.668%)  route 1.680ns (74.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.737     5.405    gcd_core1/fsm1/CLK
    SLICE_X39Y26         FDRE                                         r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.028     6.889    gcd_core1/fsm1/state[2]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.013 r  gcd_core1/fsm1/done__0/O
                         net (fo=19, routed)          0.652     7.665    SPI_FSM1/done
    SLICE_X42Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     8.960    SPI_FSM1/CLK
    SLICE_X42Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.391     9.351    
                         clock uncertainty           -0.035     9.316    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.519     8.797    SPI_FSM1/SPI_Counter_Up_reg[4]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_FSM1/SPI_Counter_Up_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.668%)  route 1.680ns (74.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.737     5.405    gcd_core1/fsm1/CLK
    SLICE_X39Y26         FDRE                                         r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.028     6.889    gcd_core1/fsm1/state[2]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.013 r  gcd_core1/fsm1/done__0/O
                         net (fo=19, routed)          0.652     7.665    SPI_FSM1/done
    SLICE_X42Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     8.960    SPI_FSM1/CLK
    SLICE_X42Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.391     9.351    
                         clock uncertainty           -0.035     9.316    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.519     8.797    SPI_FSM1/SPI_Counter_Up_reg[5]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_FSM1/SPI_Counter_Up_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.668%)  route 1.680ns (74.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.737     5.405    gcd_core1/fsm1/CLK
    SLICE_X39Y26         FDRE                                         r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.028     6.889    gcd_core1/fsm1/state[2]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.013 r  gcd_core1/fsm1/done__0/O
                         net (fo=19, routed)          0.652     7.665    SPI_FSM1/done
    SLICE_X42Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     8.960    SPI_FSM1/CLK
    SLICE_X42Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.391     9.351    
                         clock uncertainty           -0.035     9.316    
    SLICE_X42Y30         FDRE (Setup_fdre_C_R)       -0.519     8.797    SPI_FSM1/SPI_Counter_Up_reg[6]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_FSM1/SPI_Counter_Up_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.668%)  route 1.680ns (74.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.737     5.405    gcd_core1/fsm1/CLK
    SLICE_X39Y26         FDRE                                         r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.028     6.889    gcd_core1/fsm1/state[2]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.013 r  gcd_core1/fsm1/done__0/O
                         net (fo=19, routed)          0.652     7.665    SPI_FSM1/done
    SLICE_X43Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     8.960    SPI_FSM1/CLK
    SLICE_X43Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.391     9.351    
                         clock uncertainty           -0.035     9.316    
    SLICE_X43Y30         FDRE (Setup_fdre_C_R)       -0.426     8.890    SPI_FSM1/SPI_Counter_Up_reg[0]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_FSM1/SPI_Counter_Up_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.668%)  route 1.680ns (74.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.737     5.405    gcd_core1/fsm1/CLK
    SLICE_X39Y26         FDRE                                         r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.028     6.889    gcd_core1/fsm1/state[2]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.013 r  gcd_core1/fsm1/done__0/O
                         net (fo=19, routed)          0.652     7.665    SPI_FSM1/done
    SLICE_X43Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     8.960    SPI_FSM1/CLK
    SLICE_X43Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.391     9.351    
                         clock uncertainty           -0.035     9.316    
    SLICE_X43Y30         FDRE (Setup_fdre_C_R)       -0.426     8.890    SPI_FSM1/SPI_Counter_Up_reg[7]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_FSM1/SPI_Counter_Up_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.668%)  route 1.680ns (74.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.737     5.405    gcd_core1/fsm1/CLK
    SLICE_X39Y26         FDRE                                         r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.028     6.889    gcd_core1/fsm1/state[2]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.013 r  gcd_core1/fsm1/done__0/O
                         net (fo=19, routed)          0.652     7.665    SPI_FSM1/done
    SLICE_X43Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     8.960    SPI_FSM1/CLK
    SLICE_X43Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.391     9.351    
                         clock uncertainty           -0.035     9.316    
    SLICE_X43Y30         FDRE (Setup_fdre_C_R)       -0.426     8.890    SPI_FSM1/SPI_Counter_Up_reg[8]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_FSM1/SPI_Counter_Up_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.668%)  route 1.680ns (74.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.960 - 4.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.737     5.405    gcd_core1/fsm1/CLK
    SLICE_X39Y26         FDRE                                         r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.028     6.889    gcd_core1/fsm1/state[2]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.013 r  gcd_core1/fsm1/done__0/O
                         net (fo=19, routed)          0.652     7.665    SPI_FSM1/done
    SLICE_X43Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.568     8.960    SPI_FSM1/CLK
    SLICE_X43Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.391     9.351    
                         clock uncertainty           -0.035     9.316    
    SLICE_X43Y30         FDRE (Setup_fdre_C_R)       -0.426     8.890    SPI_FSM1/SPI_Counter_Up_reg[9]
  -------------------------------------------------------------------
                         required time                          8.890    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_FSM1/sclk_reg/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.580ns (26.195%)  route 1.634ns (73.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.737     5.405    gcd_core1/fsm1/CLK
    SLICE_X39Y26         FDRE                                         r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.028     6.889    gcd_core1/fsm1/state[2]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.013 r  gcd_core1/fsm1/done__0/O
                         net (fo=19, routed)          0.606     7.619    SPI_FSM1/done
    SLICE_X43Y28         FDRE                                         r  SPI_FSM1/sclk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.567     8.959    SPI_FSM1/CLK
    SLICE_X43Y28         FDRE                                         r  SPI_FSM1/sclk_reg/C  (IS_INVERTED)
                         clock pessimism              0.391     9.350    
                         clock uncertainty           -0.035     9.315    
    SLICE_X43Y28         FDRE (Setup_fdre_C_R)       -0.426     8.889    SPI_FSM1/sclk_reg
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_FSM1/sclk_reg_lopt_replica/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.580ns (26.195%)  route 1.634ns (73.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 8.959 - 4.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.737     5.405    gcd_core1/fsm1/CLK
    SLICE_X39Y26         FDRE                                         r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.861 r  gcd_core1/fsm1/FSM_sequential_state_reg[2]/Q
                         net (fo=24, routed)          1.028     6.889    gcd_core1/fsm1/state[2]
    SLICE_X40Y28         LUT3 (Prop_lut3_I0_O)        0.124     7.013 r  gcd_core1/fsm1/done__0/O
                         net (fo=19, routed)          0.606     7.619    SPI_FSM1/done
    SLICE_X43Y28         FDRE                                         r  SPI_FSM1/sclk_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.567     8.959    SPI_FSM1/CLK
    SLICE_X43Y28         FDRE                                         r  SPI_FSM1/sclk_reg_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.391     9.350    
                         clock uncertainty           -0.035     9.315    
    SLICE_X43Y28         FDRE (Setup_fdre_C_R)       -0.426     8.889    SPI_FSM1/sclk_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                  1.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 counter_up_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_up_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.581     1.493    clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  counter_up_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  counter_up_reg[0]/Q
                         net (fo=6, routed)           0.119     1.753    counter_up_reg__0[0]
    SLICE_X40Y25         LUT3 (Prop_lut3_I1_O)        0.048     1.801 r  counter_up[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    p_0_in[2]
    SLICE_X40Y25         FDRE                                         r  counter_up_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.847     2.006    clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  counter_up_reg[2]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.107     1.613    counter_up_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 counter_up_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_up_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.581     1.493    clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  counter_up_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  counter_up_reg[0]/Q
                         net (fo=6, routed)           0.120     1.754    counter_up_reg__0[0]
    SLICE_X40Y25         LUT5 (Prop_lut5_I2_O)        0.049     1.803 r  counter_up[4]_i_2/O
                         net (fo=1, routed)           0.000     1.803    p_0_in[4]
    SLICE_X40Y25         FDRE                                         r  counter_up_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.847     2.006    clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  counter_up_reg[4]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.107     1.613    counter_up_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.071%)  route 0.122ns (36.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.494    clk_IBUF_BUFG
    SLICE_X38Y27         FDRE                                         r  din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  din_reg[4]/Q
                         net (fo=2, routed)           0.122     1.780    gcd_core1/fsm1/din_reg[7][4]
    SLICE_X38Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.825 r  gcd_core1/fsm1/x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.825    gcd_core1/dp1/p_1_in[4]
    SLICE_X38Y28         FDRE                                         r  gcd_core1/dp1/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.849     2.008    gcd_core1/dp1/CLK
    SLICE_X38Y28         FDRE                                         r  gcd_core1/dp1/x_reg[4]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.121     1.629    gcd_core1/dp1/x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SPI_FSM1/SPI_Counter_Up_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_FSM1/SPI_Counter_Up_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.300ns  (logic 0.232ns (77.449%)  route 0.068ns (22.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 6.012 - 4.000 ) 
    Source Clock Delay      (SCD):    1.498ns = ( 5.498 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     4.259 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.912 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     5.498    SPI_FSM1/CLK
    SLICE_X43Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.133     5.631 r  SPI_FSM1/SPI_Counter_Up_reg[8]/Q
                         net (fo=3, routed)           0.068     5.698    SPI_FSM1/SPI_Counter_Up[8]
    SLICE_X43Y30         LUT6 (Prop_lut6_I4_O)        0.099     5.797 r  SPI_FSM1/SPI_Counter_Up[9]_i_1/O
                         net (fo=1, routed)           0.000     5.797    SPI_FSM1/SPI_Counter_Up[9]_i_1_n_0
    SLICE_X43Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     6.012    SPI_FSM1/CLK
    SLICE_X43Y30         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.514     5.498    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.099     5.597    SPI_FSM1/SPI_Counter_Up_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.597    
                         arrival time                           5.797    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 counter_up_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_up_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.581     1.493    clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  counter_up_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  counter_up_reg[0]/Q
                         net (fo=6, routed)           0.119     1.753    counter_up_reg__0[0]
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.798 r  counter_up[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    p_0_in[1]
    SLICE_X40Y25         FDRE                                         r  counter_up_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.847     2.006    clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  counter_up_reg[1]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.091     1.597    counter_up_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 counter_up_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_up_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.581     1.493    clk_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  counter_up_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  counter_up_reg[0]/Q
                         net (fo=6, routed)           0.120     1.754    counter_up_reg__0[0]
    SLICE_X40Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.799 r  counter_up[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    p_0_in[3]
    SLICE_X40Y25         FDRE                                         r  counter_up_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.847     2.006    clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  counter_up_reg[3]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X40Y25         FDRE (Hold_fdre_C_D)         0.092     1.598    counter_up_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.514%)  route 0.149ns (44.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.494    clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  din_reg[3]/Q
                         net (fo=2, routed)           0.149     1.784    gcd_core1/fsm1/din_reg[7][3]
    SLICE_X37Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.829 r  gcd_core1/fsm1/y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.829    gcd_core1/dp1/din_reg[3]
    SLICE_X37Y28         FDRE                                         r  gcd_core1/dp1/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.849     2.008    gcd_core1/dp1/CLK
    SLICE_X37Y28         FDRE                                         r  gcd_core1/dp1/y_reg[3]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.092     1.600    gcd_core1/dp1/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.951%)  route 0.152ns (45.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.580     1.492    clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  din_reg[1]/Q
                         net (fo=2, routed)           0.152     1.785    gcd_core1/fsm1/din_reg[7][1]
    SLICE_X37Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.830 r  gcd_core1/fsm1/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    gcd_core1/dp1/din_reg[1]
    SLICE_X37Y28         FDRE                                         r  gcd_core1/dp1/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.849     2.008    gcd_core1/dp1/CLK
    SLICE_X37Y28         FDRE                                         r  gcd_core1/dp1/y_reg[1]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.091     1.599    gcd_core1/dp1/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.118%)  route 0.145ns (43.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.494    clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  state_reg[1]/Q
                         net (fo=4, routed)           0.145     1.780    gcd_core1/fsm1/Q[1]
    SLICE_X41Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  gcd_core1/fsm1/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    gcd_core1_n_2
    SLICE_X41Y26         FDSE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.848     2.007    clk_IBUF_BUFG
    SLICE_X41Y26         FDSE                                         r  state_reg[0]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X41Y26         FDSE (Hold_fdse_C_D)         0.091     1.585    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 SPI_FSM1/SPI_Counter_Up_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SPI_FSM1/SPI_Counter_Up_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@4.000ns - sys_clk_pin fall@4.000ns)
  Data Path Delay:        0.356ns  (logic 0.188ns (52.774%)  route 0.168ns (47.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 6.011 - 4.000 ) 
    Source Clock Delay      (SCD):    1.497ns = ( 5.497 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     4.259 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     4.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.912 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     5.497    SPI_FSM1/CLK
    SLICE_X43Y29         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.146     5.643 r  SPI_FSM1/SPI_Counter_Up_reg[2]/Q
                         net (fo=7, routed)           0.168     5.811    SPI_FSM1/SPI_Counter_Up[2]
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.042     5.853 r  SPI_FSM1/SPI_Counter_Up[3]_i_1/O
                         net (fo=1, routed)           0.000     5.853    SPI_FSM1/SPI_Counter_Up[3]_i_1_n_0
    SLICE_X43Y29         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      4.000     4.000 f  
    L16                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.852     6.011    SPI_FSM1/CLK
    SLICE_X43Y29         FDRE                                         r  SPI_FSM1/SPI_Counter_Up_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.514     5.497    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.114     5.611    SPI_FSM1/SPI_Counter_Up_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.611    
                         arrival time                           5.853    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y28    SPI_FSM1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X40Y28    SPI_FSM1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X40Y28    SPI_FSM1/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X40Y28    SPI_FSM1/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X43Y30    SPI_FSM1/SPI_Counter_Up_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y30    SPI_FSM1/SPI_Counter_Up_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X43Y29    SPI_FSM1/SPI_Counter_Up_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X43Y29    SPI_FSM1/SPI_Counter_Up_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y30    SPI_FSM1/SPI_Counter_Up_reg[4]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y26    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y26    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y26    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y26    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y25    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y25    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y25    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y25    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y25    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y25    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y25    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y25    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y25    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y25    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y26    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y26    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y26    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y26    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_7_7/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y25    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y25    mem1/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/SP/CLK



