// Seed: 2212618523
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply0 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wand id_8
);
  parameter id_10 = -1;
  assign id_3 = id_8;
  assign id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input wire id_2,
    input supply0 id_3,
    output wor id_4,
    output wor id_5,
    output supply0 id_6,
    input tri1 id_7
);
  genvar id_9;
  wire id_10;
  xor primCall (id_1, id_3, id_11, id_10, id_2, id_15, id_0, id_9, id_7, id_13, id_14, id_12);
  wire id_11;
  wire id_12, id_13 = ~|id_3;
  tri0 id_14 = (-1 <= -1 - -1), id_15 = -1;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_3,
      id_5,
      id_3,
      id_4,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
