

================================================================
== Vitis HLS Report for 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_Pipeline_adder_16_8'
================================================================
* Date:           Fri Dec 19 23:44:19 2025

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        Hybrid_Model_test
* Solution:       hls (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.236 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    25093|    25093|  0.125 ms|  0.125 ms|  25089|  25089|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- adder_16_8  |    25091|    25091|         5|          1|          1|  25088|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       37|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|      320|     1568|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      196|     -|
|Register             |        -|      -|      423|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      743|     1801|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+----+----+-----+-----+
    |              Instance              |            Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------+------------------------------+---------+----+----+-----+-----+
    |hadd_16ns_16ns_16_3_no_dsp_1_U1860  |hadd_16ns_16ns_16_3_no_dsp_1  |        0|   0|  40|  196|    0|
    |hadd_16ns_16ns_16_3_no_dsp_1_U1861  |hadd_16ns_16ns_16_3_no_dsp_1  |        0|   0|  40|  196|    0|
    |hadd_16ns_16ns_16_3_no_dsp_1_U1862  |hadd_16ns_16ns_16_3_no_dsp_1  |        0|   0|  40|  196|    0|
    |hadd_16ns_16ns_16_3_no_dsp_1_U1863  |hadd_16ns_16ns_16_3_no_dsp_1  |        0|   0|  40|  196|    0|
    |hadd_16ns_16ns_16_3_no_dsp_1_U1864  |hadd_16ns_16ns_16_3_no_dsp_1  |        0|   0|  40|  196|    0|
    |hadd_16ns_16ns_16_3_no_dsp_1_U1865  |hadd_16ns_16ns_16_3_no_dsp_1  |        0|   0|  40|  196|    0|
    |hadd_16ns_16ns_16_3_no_dsp_1_U1866  |hadd_16ns_16ns_16_3_no_dsp_1  |        0|   0|  40|  196|    0|
    |hadd_16ns_16ns_16_3_no_dsp_1_U1867  |hadd_16ns_16ns_16_3_no_dsp_1  |        0|   0|  40|  196|    0|
    +------------------------------------+------------------------------+---------+----+----+-----+-----+
    |Total                               |                              |        0|   0| 320| 1568|    0|
    +------------------------------------+------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln139_fu_183_p2        |         +|   0|  0|  22|          22|           1|
    |icmp_ln139_fu_177_p2       |      icmp|   0|  0|  11|          23|          23|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  37|          47|          27|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   1|          2|    1|          2|
    |ap_sig_allocacmp_iter_load  |  32|          2|   22|         44|
    |grp_fu_133_p2               |  16|          2|   16|         32|
    |grp_fu_137_p2               |  16|          2|   16|         32|
    |grp_fu_141_p2               |  16|          2|   16|         32|
    |grp_fu_145_p2               |  16|          2|   16|         32|
    |grp_fu_149_p2               |  16|          2|   16|         32|
    |grp_fu_153_p2               |  16|          2|   16|         32|
    |grp_fu_157_p2               |  16|          2|   16|         32|
    |grp_fu_161_p2               |  16|          2|   16|         32|
    |iter_fu_110                 |  32|          2|   22|         44|
    |pass_16_i_blk_n             |   1|          2|    1|          2|
    |pass_8_i_blk_n              |   1|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 196|         28|  176|        352|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |grp_fu_133_ce                     |   1|   0|    1|          0|
    |grp_fu_133_p0                     |  16|   0|   16|          0|
    |grp_fu_133_p1                     |  16|   0|   16|          0|
    |grp_fu_137_ce                     |   1|   0|    1|          0|
    |grp_fu_137_p0                     |  16|   0|   16|          0|
    |grp_fu_137_p1                     |  16|   0|   16|          0|
    |grp_fu_141_ce                     |   1|   0|    1|          0|
    |grp_fu_141_p0                     |  16|   0|   16|          0|
    |grp_fu_141_p1                     |  16|   0|   16|          0|
    |grp_fu_145_ce                     |   1|   0|    1|          0|
    |grp_fu_145_p0                     |  16|   0|   16|          0|
    |grp_fu_145_p1                     |  16|   0|   16|          0|
    |grp_fu_149_ce                     |   1|   0|    1|          0|
    |grp_fu_149_p0                     |  16|   0|   16|          0|
    |grp_fu_149_p1                     |  16|   0|   16|          0|
    |grp_fu_153_ce                     |   1|   0|    1|          0|
    |grp_fu_153_p0                     |  16|   0|   16|          0|
    |grp_fu_153_p1                     |  16|   0|   16|          0|
    |grp_fu_157_ce                     |   1|   0|    1|          0|
    |grp_fu_157_p0                     |  16|   0|   16|          0|
    |grp_fu_157_p1                     |  16|   0|   16|          0|
    |grp_fu_161_ce                     |   1|   0|    1|          0|
    |grp_fu_161_p0                     |  16|   0|   16|          0|
    |grp_fu_161_p1                     |  16|   0|   16|          0|
    |iter_fu_110                       |  22|   0|   22|          0|
    |pre_grp_fu_133_p2_reg             |  16|   0|   16|          0|
    |pre_grp_fu_137_p2_reg             |  16|   0|   16|          0|
    |pre_grp_fu_141_p2_reg             |  16|   0|   16|          0|
    |pre_grp_fu_145_p2_reg             |  16|   0|   16|          0|
    |pre_grp_fu_149_p2_reg             |  16|   0|   16|          0|
    |pre_grp_fu_153_p2_reg             |  16|   0|   16|          0|
    |pre_grp_fu_157_p2_reg             |  16|   0|   16|          0|
    |pre_grp_fu_161_p2_reg             |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 423|   0|  423|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  Mul_Adder_Tree_128_Loop_adder_16_8_proc.21_Pipeline_adder_16_8|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  Mul_Adder_Tree_128_Loop_adder_16_8_proc.21_Pipeline_adder_16_8|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  Mul_Adder_Tree_128_Loop_adder_16_8_proc.21_Pipeline_adder_16_8|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  Mul_Adder_Tree_128_Loop_adder_16_8_proc.21_Pipeline_adder_16_8|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  Mul_Adder_Tree_128_Loop_adder_16_8_proc.21_Pipeline_adder_16_8|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  Mul_Adder_Tree_128_Loop_adder_16_8_proc.21_Pipeline_adder_16_8|  return value|
|pass_16_i_dout            |   in|  256|     ap_fifo|                                                       pass_16_i|       pointer|
|pass_16_i_empty_n         |   in|    1|     ap_fifo|                                                       pass_16_i|       pointer|
|pass_16_i_read            |  out|    1|     ap_fifo|                                                       pass_16_i|       pointer|
|pass_16_i_num_data_valid  |   in|    3|     ap_fifo|                                                       pass_16_i|       pointer|
|pass_16_i_fifo_cap        |   in|    3|     ap_fifo|                                                       pass_16_i|       pointer|
|pass_8_i_din              |  out|  128|     ap_fifo|                                                        pass_8_i|       pointer|
|pass_8_i_full_n           |   in|    1|     ap_fifo|                                                        pass_8_i|       pointer|
|pass_8_i_write            |  out|    1|     ap_fifo|                                                        pass_8_i|       pointer|
|pass_8_i_num_data_valid   |   in|   32|     ap_fifo|                                                        pass_8_i|       pointer|
|pass_8_i_fifo_cap         |   in|   32|     ap_fifo|                                                        pass_8_i|       pointer|
|select_ln59               |   in|   23|     ap_none|                                                     select_ln59|        scalar|
+--------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

