{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 442, "design__inferred_latch__count": 0, "design__instance__count": 1130, "design__instance__area": 9310.18, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0010935516329482198, "power__switching__total": 0.0006856820546090603, "power__leakage__total": 1.0045150489190746e-08, "power__total": 0.0017792436992749572, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.10811650492012001, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.10794175581110177, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4642182880604725, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.0507411904633175, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.464218, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 7.343201, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.11186073217656232, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.11216160262474494, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.043956062256424, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.1690422294433598, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.043956, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.525484, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.1069383917242197, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.10664285034670601, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.25628389025267456, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.70962659978979, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.256284, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.228868, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.1056832568038077, "clock__skew__worst_setup": 0.10567459706397071, "timing__hold__ws": 0.25354608019651836, "timing__setup__ws": 1.0481065201290656, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.253546, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.386933, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 119.605 130.325", "design__core__bbox": "5.52 10.88 114.08 116.96", "design__io": 147, "design__die__area": 15587.5, "design__core__area": 11516, "design__instance__count__stdcell": 1130, "design__instance__area__stdcell": 9310.18, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.808453, "design__instance__utilization__stdcell": 0.808453, "design__instance__count__class:inverter": 41, "design__instance__count__class:sequential_cell": 113, "design__instance__count__class:multi_input_combinational_cell": 526, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 494, "design__instance__count__class:tap_cell": 164, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 145, "design__io__hpwl": 8877751, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 26795.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 254, "design__instance__count__class:clock_buffer": 18, "design__instance__count__class:clock_inverter": 14, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 61, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 0, "route__net": 1029, "route__net__special": 2, "route__drc_errors__iter:1": 842, "route__wirelength__iter:1": 30655, "route__drc_errors__iter:2": 475, "route__wirelength__iter:2": 30414, "route__drc_errors__iter:3": 354, "route__wirelength__iter:3": 30209, "route__drc_errors__iter:4": 112, "route__wirelength__iter:4": 30085, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 30094, "route__drc_errors": 0, "route__wirelength": 30094, "route__vias": 7479, "route__vias__singlecut": 7479, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 287.89, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.10684207987410958, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.10682623143998483, "timing__hold__ws__corner:min_tt_025C_1v80": 0.46014510171253015, "timing__setup__ws__corner:min_tt_025C_1v80": 4.096652910632928, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.460145, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 7.399889, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.11062771845054162, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.11147159899542577, "timing__hold__ws__corner:min_ss_100C_1v60": 1.037486459442053, "timing__setup__ws__corner:min_ss_100C_1v60": 1.3044277138764226, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.037486, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.670127, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.1056832568038077, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.10567459706397071, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.25354608019651836, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.735945991645127, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.253546, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 8.265703, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.11073119123936309, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.10988459064799168, "timing__hold__ws__corner:max_tt_025C_1v80": 0.46856514439172486, "timing__setup__ws__corner:max_tt_025C_1v80": 4.000783373388331, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.468565, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 7.278749, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.11361721607349855, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.11349298211352941, "timing__hold__ws__corner:max_ss_100C_1v60": 1.0511205536815607, "timing__setup__ws__corner:max_ss_100C_1v60": 1.0481065201290656, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.051121, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.386933, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.10947361382822784, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.10921093505317246, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2592427457192852, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.679285091847088, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.259243, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 8.186467, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79906, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79967, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000942143, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00132132, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000299541, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00132132, "design_powergrid__voltage__worst": 0.00132132, "design_powergrid__voltage__worst__net:VPWR": 1.79906, "design_powergrid__drop__worst": 0.00132132, "design_powergrid__drop__worst__net:VPWR": 0.000942143, "design_powergrid__voltage__worst__net:VGND": 0.00132132, "design_powergrid__drop__worst__net:VGND": 0.00132132, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000329, "ir__drop__worst": 0.000942, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}