// Seed: 3353132762
module module_0;
  wire id_1;
  assign module_1.id_6 = 0;
  uwire id_2;
  wire  id_3;
  always_latch @(posedge 1) begin : LABEL_0
    #1;
  end
  assign id_3 = id_3;
  id_4(
      .id_0(1), .id_1(id_2 > 1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply0 id_7
);
  assign id_4 = 1;
  module_0 modCall_1 ();
  wire id_9;
  assign id_4 = 1;
endmodule
