{"filename": "verilator-5.010-1-x86_64.pkg.tar.zst", "name": "verilator", "base": "verilator", "version": "5.010-1", "desc": "The fastest free Verilog HDL simulator", "csize": "6807740", "isize": "33752562", "md5sum": "fbe51b01defe2774b959a323d432881c", "sha256sum": "deb7c6c15de83e393b862c90cb8ba371c8e1ae7844d81e895b6506be8dd75d2f", "pgpsig": "iQIzBAABCAAdFiEEtZcfLFwQqaCMYAMPeGxj8zDXy5IFAmRSq7wACgkQeGxj8zDXy5LhxhAAvPQ61A32EQAWipl+7It5sWa2oYMEm0ooOXtn6FaSPuV9jiROq+mXJqJQLgNxt9uod3DFOU4s8uEPQvTU/NGXMLCgsFpFgdCt/J2XlU2fpsi41OnT7UI5FOuQirUNG6TogrQMTGTRdusvzfIQb0nHdkUIURU+hE8ousduVrV4jF5B8VQMyeRPFRbuqlu0WHE9wNgMBpI9YyN1BRdqxI01lC8IikWNvRfGGiE9tHLl96CKzG1A3QaIUa8graVmUcrJCzcO5Zx+s89VTf7OB3TjKCljo4F85Z2h2nhzS2o6jwqtO1IQzRlOj3zX4RIGz5KOF9qCMUo1Euw3CJIgAktwE6kHjPYIcN2+pWBG27SvImdEjEQjfWUXpnwPLSA5meW32LKAagc0UipLZ5OoZtA3/wx5RJr8sp1iJWw0TEmJmmnXxlKdVEy9THEhPkwBbdbUWlZeI9F22wieAkg1bhUBzMjl1CKVHvSqq2LNLKhcI2l+J9/mMZUQVVgAYNdX+4KVFfEmQnE6meTIKFljwnO4d3RWKjASaPVO5jjz9QwSZQDQIklVJVMS20JkUHRGUP7roZVHWHkH6DnQgTzdNrgMqI11xaCv2PqCAec/Nmdri11sNa3Be83v0m38ah2KheFFsWMiQxVtvYc3gGaHc5KPzLFvveUiQhzqU5MUYxNLEdI=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "x86_64", "builddate": "1683139014", "packager": "Felix Yan <felixonmars@archlinux.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_x86_64", "verilator_testing", "verilator_x86_64_testing"]}