// Seed: 813171558
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wand id_5,
    input tri id_6
    , id_11,
    output wand id_7,
    input supply1 id_8,
    output supply1 id_9
);
  assign module_1.id_14 = 0;
  logic id_12;
endmodule
module module_1 (
    input supply0 id_0
    , id_18,
    output wor id_1,
    input wor id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wor id_8
    , id_19,
    output wire id_9,
    input tri1 id_10,
    input tri1 id_11,
    input tri id_12,
    output logic id_13,
    output wand id_14,
    input tri0 id_15,
    input wor id_16
);
  initial begin : LABEL_0
    id_13 <= -1;
  end
  module_0 modCall_1 (
      id_4,
      id_10,
      id_1,
      id_9,
      id_0,
      id_3,
      id_10,
      id_9,
      id_2,
      id_14
  );
endmodule
