{ "id": "T52", "left": "Θ\_LG", "right": "Θ", "composition": "Θ\_LG(p1,p2)", "category": "logic\_gate", "signature": "(Polarity,Polarity) \-\> Bool", "rule": "Apply chosen logic gate to polarity inputs.", "notes": "Gate type param: AND, OR, XOR, IMPLIES." }