// Seed: 227148240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_10 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout tri1 id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_9,
      id_10,
      id_6,
      id_5,
      id_12,
      id_7,
      id_12
  );
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output tri1 id_2;
  input wire id_1;
  assign id_2 = id_9 && -1 != 1;
  wire id_13;
  genvar id_14;
  assign id_12 = -1;
  parameter id_15 = 1;
  assign id_12   = {id_3{id_1}};
  assign id_8[1] = id_4;
  always if (1) assert (id_5);
  wire id_16;
  ;
endmodule
