Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 26 10:56:13 2019
| Host         : vlad-putin running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file Top_level_control_sets_placed.rpt
| Design       : Top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|     14 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              50 |           16 |
| No           | Yes                   | No                     |              14 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             246 |           41 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------+-----------------------------+------------------+----------------+
|     Clock Signal    |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------+-----------------------------+-----------------------------+------------------+----------------+
|  inst/inst/clk_out1 |                             |                             |                2 |              4 |
|  inst/inst/clk_out1 | uart/rx_mod/s_next          | reset_IBUF                  |                3 |              8 |
|  inst/inst/clk_out1 | uart/tx_mod/s_next          | reset_IBUF                  |                1 |              8 |
|  inst/inst/clk_out1 |                             | uart/br_g/ciclos[7]_i_1_n_1 |                2 |             14 |
|  inst/inst/clk_out1 | uart/int_tx/j[7]_i_1_n_1    | reset_IBUF                  |                3 |             16 |
|  inst/inst/clk_out1 | uart/rx_mod/b_next          | reset_IBUF                  |                3 |             16 |
|  inst/inst/clk_out1 | uart/tx_mod/b_next_0        | reset_IBUF                  |                2 |             16 |
|  inst/inst/clk_out1 | uart/int_tx/out[7]_i_1_n_1  | reset_IBUF                  |                3 |             16 |
|  inst/inst/clk_out1 | uart/int_rx/ena             | reset_IBUF                  |                3 |             22 |
|  inst/inst/clk_out1 | uart/int_tx/aux_Count_2     | reset_IBUF                  |                4 |             24 |
|  inst/inst/clk_out1 | uart/int_tx/i_0             | reset_IBUF                  |                4 |             24 |
|  inst/inst/clk_out1 | uart/int_tx/aux[14]_i_1_n_1 | reset_IBUF                  |                4 |             32 |
|  inst/inst/clk_out1 | uart/int_tx/aux2_1          | reset_IBUF                  |                7 |             32 |
|  inst/inst/clk_out1 | Program_memory/E[0]         | reset_IBUF                  |                4 |             32 |
|  inst/inst/clk_out1 |                             | reset_IBUF                  |               16 |             50 |
+---------------------+-----------------------------+-----------------------------+------------------+----------------+


