<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPSProcessor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Fibo_Test.cmd_log"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="Fibo_Test.lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fibo_Test.prj"/>
    <file xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Fibo_Test.syr"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Fibo_Test.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fibo_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Fibo_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Fibo_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Fibo_Test_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Fibo_Test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MainModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MainModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MainModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MainModule.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainModule.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MainModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MainModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MainModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainModule_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainModule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1652785996" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1652785996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652785996" xil_pn:in_ck="1906742357673273166" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1652785996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Phase (2)/ALU.vhd"/>
      <outfile xil_pn:name="../Phase (2)/ALU_1bit.vhd"/>
      <outfile xil_pn:name="../Phase (2)/ALU_Control.vhd"/>
      <outfile xil_pn:name="../Phase (2)/ALU_Pack.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Basic_ALU_Pack.vhd"/>
      <outfile xil_pn:name="../Phase (2)/CPU_Pack.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Control_Unit.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Datamem.V4.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Decoder.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Fibo_Test .vhd"/>
      <outfile xil_pn:name="../Phase (2)/InstMem.V3.vhd"/>
      <outfile xil_pn:name="../Phase (2)/MUX.vhd"/>
      <outfile xil_pn:name="../Phase (2)/MUX2x1.vhd"/>
      <outfile xil_pn:name="../Phase (2)/MainModule.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Mux1.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Mux2.vhd"/>
      <outfile xil_pn:name="../Phase (2)/RegFile .vhd"/>
      <outfile xil_pn:name="../Phase (2)/Register_File_Pack.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Regs.vhd"/>
      <outfile xil_pn:name="../Phase (2)/SignExtension.vhd"/>
      <outfile xil_pn:name="../Phase (2)/full_adder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1652785996" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7185713655534568555" xil_pn:start_ts="1652785996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652785996" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-612952606976487181" xil_pn:start_ts="1652785996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652785996" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="679324274990192187" xil_pn:start_ts="1652785996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652785996" xil_pn:in_ck="1906742357673273166" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1652785996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Phase (2)/ALU.vhd"/>
      <outfile xil_pn:name="../Phase (2)/ALU_1bit.vhd"/>
      <outfile xil_pn:name="../Phase (2)/ALU_Control.vhd"/>
      <outfile xil_pn:name="../Phase (2)/ALU_Pack.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Basic_ALU_Pack.vhd"/>
      <outfile xil_pn:name="../Phase (2)/CPU_Pack.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Control_Unit.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Datamem.V4.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Decoder.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Fibo_Test .vhd"/>
      <outfile xil_pn:name="../Phase (2)/InstMem.V3.vhd"/>
      <outfile xil_pn:name="../Phase (2)/MUX.vhd"/>
      <outfile xil_pn:name="../Phase (2)/MUX2x1.vhd"/>
      <outfile xil_pn:name="../Phase (2)/MainModule.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Mux1.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Mux2.vhd"/>
      <outfile xil_pn:name="../Phase (2)/RegFile .vhd"/>
      <outfile xil_pn:name="../Phase (2)/Register_File_Pack.vhd"/>
      <outfile xil_pn:name="../Phase (2)/Regs.vhd"/>
      <outfile xil_pn:name="../Phase (2)/SignExtension.vhd"/>
      <outfile xil_pn:name="../Phase (2)/full_adder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1652786000" xil_pn:in_ck="1906742357673273166" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2219909431091201990" xil_pn:start_ts="1652785996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Fibo_Test_beh.prj"/>
      <outfile xil_pn:name="Fibo_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1652956325" xil_pn:in_ck="-4123740114967689906" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8848862183901253561" xil_pn:start_ts="1652956324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Fibo_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1652785847" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1652785847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652785868" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-486806245192606164" xil_pn:start_ts="1652785868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1652785868" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7973629082360492660" xil_pn:start_ts="1652785868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1652785847" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1652785847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652785868" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3744874639009599410" xil_pn:start_ts="1652785868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1652785847" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1652785847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1652785868" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1976481705832392450" xil_pn:start_ts="1652785868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1652785903" xil_pn:in_ck="8394619720212008593" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="2996086489981468667" xil_pn:start_ts="1652785868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="MainModule.lso"/>
      <outfile xil_pn:name="MainModule.ngc"/>
      <outfile xil_pn:name="MainModule.ngr"/>
      <outfile xil_pn:name="MainModule.prj"/>
      <outfile xil_pn:name="MainModule.stx"/>
      <outfile xil_pn:name="MainModule.syr"/>
      <outfile xil_pn:name="MainModule.xst"/>
      <outfile xil_pn:name="MainModule_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1652785855" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4157631980254748202" xil_pn:start_ts="1652785855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
