{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 02 14:07:25 2020 " "Info: Processing started: Fri Oct 02 14:07:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jk_latch1 -c jk_latch1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jk_latch1 -c jk_latch1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "q\$latch " "Warning: Node \"q\$latch\" is a latch" {  } { { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "clk " "Info: Assuming node \"clk\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register q\$latch q\$latch 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"q\$latch\" and destination register \"q\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.623 ns + Longest register register " "Info: + Longest register to register delay is 0.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\$latch 1 REG LCCOMB_X39_Y6_N22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q$latch } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.053 ns) 0.371 ns q~11 2 COMB LCCOMB_X39_Y6_N0 1 " "Info: 2: + IC(0.318 ns) + CELL(0.053 ns) = 0.371 ns; Loc. = LCCOMB_X39_Y6_N0; Fanout = 1; COMB Node = 'q~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { q$latch q~11 } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 0.623 ns q\$latch 3 REG LCCOMB_X39_Y6_N22 2 " "Info: 3: + IC(0.199 ns) + CELL(0.053 ns) = 0.623 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { q~11 q$latch } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.106 ns ( 17.01 % ) " "Info: Total cell delay = 0.106 ns ( 17.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.517 ns ( 82.99 % ) " "Info: Total interconnect delay = 0.517 ns ( 82.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { q$latch q~11 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.623 ns" { q$latch {} q~11 {} q$latch {} } { 0.000ns 0.318ns 0.199ns } { 0.000ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.689 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 1.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_R4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.272 ns) 1.689 ns q\$latch 2 REG LCCOMB_X39_Y6_N22 2 " "Info: 2: + IC(0.607 ns) + CELL(0.272 ns) = 1.689 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { clk q$latch } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.082 ns ( 64.06 % ) " "Info: Total cell delay = 1.082 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.607 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.607 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { clk q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.689 ns" { clk {} clk~combout {} q$latch {} } { 0.000ns 0.000ns 0.607ns } { 0.000ns 0.810ns 0.272ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.689 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 1.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_R4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.272 ns) 1.689 ns q\$latch 2 REG LCCOMB_X39_Y6_N22 2 " "Info: 2: + IC(0.607 ns) + CELL(0.272 ns) = 1.689 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { clk q$latch } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.082 ns ( 64.06 % ) " "Info: Total cell delay = 1.082 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.607 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.607 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { clk q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.689 ns" { clk {} clk~combout {} q$latch {} } { 0.000ns 0.000ns 0.607ns } { 0.000ns 0.810ns 0.272ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { clk q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.689 ns" { clk {} clk~combout {} q$latch {} } { 0.000ns 0.000ns 0.607ns } { 0.000ns 0.810ns 0.272ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.689 ns" { clk {} clk~combout {} q$latch {} } { 0.000ns 0.000ns 0.607ns } { 0.000ns 0.810ns 0.272ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.649 ns + " "Info: + Micro setup delay of destination is 0.649 ns" {  } { { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { q$latch q~11 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.623 ns" { q$latch {} q~11 {} q$latch {} } { 0.000ns 0.318ns 0.199ns } { 0.000ns 0.053ns 0.053ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { clk q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.689 ns" { clk {} clk~combout {} q$latch {} } { 0.000ns 0.000ns 0.607ns } { 0.000ns 0.810ns 0.272ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.689 ns" { clk {} clk~combout {} q$latch {} } { 0.000ns 0.000ns 0.607ns } { 0.000ns 0.810ns 0.272ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { q$latch {} } {  } {  } "" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "q\$latch j clk 4.307 ns register " "Info: tsu for register \"q\$latch\" (data pin = \"j\", clock pin = \"clk\") is 4.307 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.347 ns + Longest pin register " "Info: + Longest pin to register delay is 5.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns j 1 PIN PIN_W7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W7; Fanout = 1; PIN Node = 'j'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.104 ns) + CELL(0.154 ns) 5.095 ns q~11 2 COMB LCCOMB_X39_Y6_N0 1 " "Info: 2: + IC(4.104 ns) + CELL(0.154 ns) = 5.095 ns; Loc. = LCCOMB_X39_Y6_N0; Fanout = 1; COMB Node = 'q~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.258 ns" { j q~11 } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 5.347 ns q\$latch 3 REG LCCOMB_X39_Y6_N22 2 " "Info: 3: + IC(0.199 ns) + CELL(0.053 ns) = 5.347 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { q~11 q$latch } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.044 ns ( 19.52 % ) " "Info: Total cell delay = 1.044 ns ( 19.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.303 ns ( 80.48 % ) " "Info: Total interconnect delay = 4.303 ns ( 80.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { j q~11 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.347 ns" { j {} j~combout {} q~11 {} q$latch {} } { 0.000ns 0.000ns 4.104ns 0.199ns } { 0.000ns 0.837ns 0.154ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.649 ns + " "Info: + Micro setup delay of destination is 0.649 ns" {  } { { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.689 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 1.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_R4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.272 ns) 1.689 ns q\$latch 2 REG LCCOMB_X39_Y6_N22 2 " "Info: 2: + IC(0.607 ns) + CELL(0.272 ns) = 1.689 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { clk q$latch } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.082 ns ( 64.06 % ) " "Info: Total cell delay = 1.082 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.607 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.607 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { clk q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.689 ns" { clk {} clk~combout {} q$latch {} } { 0.000ns 0.000ns 0.607ns } { 0.000ns 0.810ns 0.272ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { j q~11 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.347 ns" { j {} j~combout {} q~11 {} q$latch {} } { 0.000ns 0.000ns 4.104ns 0.199ns } { 0.000ns 0.837ns 0.154ns 0.053ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { clk q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.689 ns" { clk {} clk~combout {} q$latch {} } { 0.000ns 0.000ns 0.607ns } { 0.000ns 0.810ns 0.272ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q q\$latch 4.447 ns register " "Info: tco from clock \"clk\" to destination pin \"q\" through register \"q\$latch\" is 4.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.689 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 1.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_R4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.272 ns) 1.689 ns q\$latch 2 REG LCCOMB_X39_Y6_N22 2 " "Info: 2: + IC(0.607 ns) + CELL(0.272 ns) = 1.689 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { clk q$latch } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.082 ns ( 64.06 % ) " "Info: Total cell delay = 1.082 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.607 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.607 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { clk q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.689 ns" { clk {} clk~combout {} q$latch {} } { 0.000ns 0.000ns 0.607ns } { 0.000ns 0.810ns 0.272ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.758 ns + Longest register pin " "Info: + Longest register to pin delay is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\$latch 1 REG LCCOMB_X39_Y6_N22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { q$latch } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.624 ns) + CELL(2.134 ns) 2.758 ns q 2 PIN PIN_T6 0 " "Info: 2: + IC(0.624 ns) + CELL(2.134 ns) = 2.758 ns; Loc. = PIN_T6; Fanout = 0; PIN Node = 'q'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { q$latch q } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 77.37 % ) " "Info: Total cell delay = 2.134 ns ( 77.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.624 ns ( 22.63 % ) " "Info: Total interconnect delay = 0.624 ns ( 22.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { q$latch q } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { q$latch {} q {} } { 0.000ns 0.624ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { clk q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.689 ns" { clk {} clk~combout {} q$latch {} } { 0.000ns 0.000ns 0.607ns } { 0.000ns 0.810ns 0.272ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { q$latch q } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { q$latch {} q {} } { 0.000ns 0.624ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "q\$latch k clk -3.403 ns register " "Info: th for register \"q\$latch\" (data pin = \"k\", clock pin = \"clk\") is -3.403 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.689 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 1.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_R4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.272 ns) 1.689 ns q\$latch 2 REG LCCOMB_X39_Y6_N22 2 " "Info: 2: + IC(0.607 ns) + CELL(0.272 ns) = 1.689 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { clk q$latch } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.082 ns ( 64.06 % ) " "Info: Total cell delay = 1.082 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.607 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.607 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { clk q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.689 ns" { clk {} clk~combout {} q$latch {} } { 0.000ns 0.000ns 0.607ns } { 0.000ns 0.810ns 0.272ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.092 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns k 1 PIN PIN_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_N8; Fanout = 1; PIN Node = 'k'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { k } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.778 ns) + CELL(0.272 ns) 4.840 ns q~11 2 COMB LCCOMB_X39_Y6_N0 1 " "Info: 2: + IC(3.778 ns) + CELL(0.272 ns) = 4.840 ns; Loc. = LCCOMB_X39_Y6_N0; Fanout = 1; COMB Node = 'q~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { k q~11 } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 5.092 ns q\$latch 3 REG LCCOMB_X39_Y6_N22 2 " "Info: 3: + IC(0.199 ns) + CELL(0.053 ns) = 5.092 ns; Loc. = LCCOMB_X39_Y6_N22; Fanout = 2; REG Node = 'q\$latch'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { q~11 q$latch } "NODE_NAME" } } { "jk_latch1.vhd" "" { Text "D:/project/quartus/jk_latch1.vhd" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 21.90 % ) " "Info: Total cell delay = 1.115 ns ( 21.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.977 ns ( 78.10 % ) " "Info: Total interconnect delay = 3.977 ns ( 78.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.092 ns" { k q~11 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.092 ns" { k {} k~combout {} q~11 {} q$latch {} } { 0.000ns 0.000ns 3.778ns 0.199ns } { 0.000ns 0.790ns 0.272ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { clk q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.689 ns" { clk {} clk~combout {} q$latch {} } { 0.000ns 0.000ns 0.607ns } { 0.000ns 0.810ns 0.272ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.092 ns" { k q~11 q$latch } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.092 ns" { k {} k~combout {} q~11 {} q$latch {} } { 0.000ns 0.000ns 3.778ns 0.199ns } { 0.000ns 0.790ns 0.272ns 0.053ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 02 14:07:26 2020 " "Info: Processing ended: Fri Oct 02 14:07:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
