<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_3_103</h1></br><li>7.10.1.1.19 SYR_SM_MCU_3_103</br></li><li>7.10.1.1.19.1 Description</br></li><li>7.10.1.1.19.1.0-1 Brief description:The FCCU error 0 output is connected to the port PB[11]. Different functionalities share this port according to the value of relevant SIUL2_MSCR[SSS] filed. This value must be set to 0x05.
Set SSS of SIUL2_MSCR_MUX 27 to 0x05.
</br></li><li>7.10.1.1.19.1.0-2 Preconditions:</br></li><li>7.10.1.1.19.1.0-3 Trigger:</br></li><li>7.10.1.1.19.1.0-4 Input data:</br></li><li>7.10.1.1.19.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.19.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.19.1.0-7 Output data:</br></li><li>7.10.1.1.19.1.0-8 Postconditions:</br></li><li>7.10.1.1.19.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.19.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.19.2 Differences to CRS</br></li><li>7.10.1.1.19.2.0-1 xxx</br></li><li>7.10.1.1.19.3 Questions and Answers</br></li><li>7.10.1.1.19.3.0-1 xxx</br></li>