TimeQuest Timing Analyzer report for Lab11step3
Sun Apr 12 17:01:14 2015
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_generator:inst3|clock_divider_1024:inst101|inst10'
 12. Slow Model Setup: 'clk'
 13. Slow Model Setup: 'clock_generator:inst3|clock_divider_1024:inst102|inst10'
 14. Slow Model Setup: 'clock_generator:inst3|inst7'
 15. Slow Model Hold: 'clk'
 16. Slow Model Hold: 'clock_generator:inst3|clock_divider_1024:inst101|inst10'
 17. Slow Model Hold: 'clock_generator:inst3|clock_divider_1024:inst102|inst10'
 18. Slow Model Hold: 'clock_generator:inst3|inst7'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'clock_generator:inst3|clock_divider_1024:inst101|inst10'
 21. Slow Model Minimum Pulse Width: 'clock_generator:inst3|clock_divider_1024:inst102|inst10'
 22. Slow Model Minimum Pulse Width: 'clock_generator:inst3|inst7'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'clock_generator:inst3|clock_divider_1024:inst101|inst10'
 33. Fast Model Setup: 'clk'
 34. Fast Model Setup: 'clock_generator:inst3|clock_divider_1024:inst102|inst10'
 35. Fast Model Setup: 'clock_generator:inst3|inst7'
 36. Fast Model Hold: 'clk'
 37. Fast Model Hold: 'clock_generator:inst3|clock_divider_1024:inst101|inst10'
 38. Fast Model Hold: 'clock_generator:inst3|clock_divider_1024:inst102|inst10'
 39. Fast Model Hold: 'clock_generator:inst3|inst7'
 40. Fast Model Minimum Pulse Width: 'clk'
 41. Fast Model Minimum Pulse Width: 'clock_generator:inst3|clock_divider_1024:inst101|inst10'
 42. Fast Model Minimum Pulse Width: 'clock_generator:inst3|clock_divider_1024:inst102|inst10'
 43. Fast Model Minimum Pulse Width: 'clock_generator:inst3|inst7'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; Lab11step3                                                       ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; Clock Name                                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                     ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+
; clk                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                     ;
; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst3|clock_divider_1024:inst101|inst10 } ;
; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst3|clock_divider_1024:inst102|inst10 } ;
; clock_generator:inst3|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst3|inst7 }                             ;
+---------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                 ;
+-------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                              ; Note                                                          ;
+-------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
; 506.07 MHz  ; 500.0 MHz       ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 566.57 MHz  ; 420.17 MHz      ; clk                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 686.81 MHz  ; 500.0 MHz       ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 1333.33 MHz ; 500.0 MHz       ; clock_generator:inst3|inst7                             ; limit due to high minimum pulse width violation (tch)         ;
+-------------+-----------------+---------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                         ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; -0.976 ; -4.460        ;
; clk                                                     ; -0.765 ; -3.864        ;
; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; -0.456 ; -1.505        ;
; clock_generator:inst3|inst7                             ; 0.250  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -2.558 ; -2.558        ;
; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; -2.158 ; -2.158        ;
; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; -1.992 ; -1.992        ;
; clock_generator:inst3|inst7                             ; 0.391  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.380 ; -11.380       ;
; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst3|inst7                             ; -0.500 ; -2.000        ;
+---------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst3|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.976 ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 2.012      ;
; -0.765 ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.801      ;
; -0.721 ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.757      ;
; -0.659 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.695      ;
; -0.658 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.694      ;
; -0.657 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.693      ;
; -0.655 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.691      ;
; -0.654 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.690      ;
; -0.654 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.690      ;
; -0.635 ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.671      ;
; -0.575 ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.611      ;
; -0.572 ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.608      ;
; -0.496 ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.532      ;
; -0.440 ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.476      ;
; -0.440 ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.476      ;
; -0.439 ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.475      ;
; -0.438 ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.474      ;
; -0.437 ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.473      ;
; -0.436 ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.472      ;
; -0.435 ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.471      ;
; -0.435 ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.471      ;
; -0.341 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.377      ;
; -0.340 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.376      ;
; -0.339 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.375      ;
; -0.337 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.373      ;
; -0.336 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.372      ;
; -0.336 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.372      ;
; -0.249 ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.285      ;
; -0.248 ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.284      ;
; -0.223 ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.259      ;
; -0.222 ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.258      ;
; -0.219 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.255      ;
; -0.218 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.254      ;
; -0.217 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.253      ;
; -0.215 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.251      ;
; -0.214 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.250      ;
; -0.214 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.250      ;
; -0.092 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.128      ;
; -0.081 ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.117      ;
; -0.049 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.085      ;
; -0.046 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.082      ;
; -0.032 ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.068      ;
; 0.043  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.993      ;
; 0.043  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.993      ;
; 0.048  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.988      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.428  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.299      ; 0.657      ;
; 2.928  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.299      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -0.765 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.801      ;
; -0.762 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.798      ;
; -0.726 ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.762      ;
; -0.646 ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.682      ;
; -0.636 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.672      ;
; -0.617 ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.653      ;
; -0.591 ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.627      ;
; -0.505 ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.541      ;
; -0.490 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.526      ;
; -0.489 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.525      ;
; -0.487 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.523      ;
; -0.486 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.522      ;
; -0.486 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.522      ;
; -0.485 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.521      ;
; -0.485 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.521      ;
; -0.483 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.519      ;
; -0.482 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.518      ;
; -0.482 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.518      ;
; -0.478 ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.514      ;
; -0.476 ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.512      ;
; -0.440 ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.476      ;
; -0.361 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.397      ;
; -0.360 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.396      ;
; -0.357 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.393      ;
; -0.356 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.392      ;
; -0.356 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.392      ;
; -0.306 ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.342      ;
; -0.250 ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.286      ;
; -0.242 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.278      ;
; -0.203 ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.239      ;
; -0.202 ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.238      ;
; -0.199 ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.235      ;
; -0.198 ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.234      ;
; -0.198 ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.234      ;
; -0.193 ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.229      ;
; -0.069 ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.104      ;
; -0.068 ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.104      ;
; -0.054 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.090      ;
; -0.052 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.088      ;
; -0.047 ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.083      ;
; -0.046 ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 1.082      ;
; 0.043  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.993      ;
; 0.044  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.992      ;
; 0.046  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.990      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 2.828  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 2.699      ; 0.657      ;
; 3.328  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 2.699      ; 0.657      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst3|clock_divider_1024:inst102|inst10'                                                                                                                                                     ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -0.456 ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.492      ;
; -0.453 ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.489      ;
; -0.452 ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.488      ;
; -0.418 ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.454      ;
; -0.415 ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.451      ;
; -0.414 ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.450      ;
; -0.303 ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.339      ;
; -0.300 ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.336      ;
; -0.299 ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.335      ;
; -0.163 ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.199      ;
; -0.160 ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.196      ;
; -0.159 ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.195      ;
; -0.073 ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst3 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.109      ;
; -0.071 ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.107      ;
; -0.067 ; clock_generator:inst3|inst6 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.103      ;
; -0.034 ; clock_generator:inst3|inst5 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.070      ;
; -0.032 ; clock_generator:inst3|inst5 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.068      ;
; -0.027 ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.063      ;
; 0.041  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst2 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.995      ;
; 0.041  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst3 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.995      ;
; 0.041  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.995      ;
; 0.379  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst1 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|inst6 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|inst5 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst3 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst2 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.262  ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7                             ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.133      ; 0.657      ;
; 2.762  ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7                             ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.133      ; 0.657      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst3|inst7'                                                                                  ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.250 ; inst1     ; inst2   ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; 1.000        ; 0.000      ; 0.786      ;
; 0.379 ; inst1     ; inst1   ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379 ; inst2     ; inst2   ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; 1.000        ; 0.000      ; 0.657      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -2.558 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 2.699      ; 0.657      ;
; -2.058 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 2.699      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.724  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.990      ;
; 0.726  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.992      ;
; 0.727  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.993      ;
; 0.816  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.082      ;
; 0.817  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.083      ;
; 0.822  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.088      ;
; 0.824  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.090      ;
; 0.838  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.105      ;
; 0.963  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.229      ;
; 0.968  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.234      ;
; 0.968  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.234      ;
; 0.969  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.235      ;
; 0.972  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.238      ;
; 0.973  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.239      ;
; 1.012  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.278      ;
; 1.020  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.286      ;
; 1.076  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.342      ;
; 1.126  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.392      ;
; 1.126  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.392      ;
; 1.127  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.393      ;
; 1.130  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.396      ;
; 1.131  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.397      ;
; 1.210  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.476      ;
; 1.246  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.512      ;
; 1.248  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.514      ;
; 1.252  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.518      ;
; 1.252  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.518      ;
; 1.253  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.519      ;
; 1.255  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.521      ;
; 1.255  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.521      ;
; 1.256  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.522      ;
; 1.256  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.522      ;
; 1.257  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.523      ;
; 1.259  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.525      ;
; 1.260  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.526      ;
; 1.275  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.541      ;
; 1.361  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.627      ;
; 1.387  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.653      ;
; 1.406  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.672      ;
; 1.416  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.682      ;
; 1.496  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.762      ;
; 1.532  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.798      ;
; 1.535  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 1.801      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst3|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -2.158 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.299      ; 0.657      ;
; -1.658 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.299      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.722  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.988      ;
; 0.727  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.993      ;
; 0.727  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.993      ;
; 0.802  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.068      ;
; 0.816  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.082      ;
; 0.819  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.085      ;
; 0.851  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.117      ;
; 0.862  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.128      ;
; 0.984  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.250      ;
; 0.984  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.250      ;
; 0.985  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.251      ;
; 0.987  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.253      ;
; 0.988  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.254      ;
; 0.989  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.255      ;
; 0.992  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.258      ;
; 0.993  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.259      ;
; 1.018  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.284      ;
; 1.019  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.285      ;
; 1.106  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.372      ;
; 1.106  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.372      ;
; 1.107  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.373      ;
; 1.109  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.375      ;
; 1.110  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.376      ;
; 1.111  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.377      ;
; 1.205  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.471      ;
; 1.205  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.471      ;
; 1.206  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.472      ;
; 1.207  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.473      ;
; 1.208  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.474      ;
; 1.209  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.475      ;
; 1.210  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.476      ;
; 1.210  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.476      ;
; 1.266  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.532      ;
; 1.342  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.608      ;
; 1.345  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.611      ;
; 1.405  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.671      ;
; 1.424  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.690      ;
; 1.424  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.690      ;
; 1.425  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.691      ;
; 1.427  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.693      ;
; 1.428  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.694      ;
; 1.429  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.695      ;
; 1.491  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.757      ;
; 1.535  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.801      ;
; 1.746  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 2.012      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst3|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.992 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7                             ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.133      ; 0.657      ;
; -1.492 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7                             ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.133      ; 0.657      ;
; 0.391  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst1 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst2 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst3 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|inst5 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst3|inst6 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.729  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst2 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.995      ;
; 0.729  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst3 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.995      ;
; 0.729  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.995      ;
; 0.797  ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.063      ;
; 0.802  ; clock_generator:inst3|inst5 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.068      ;
; 0.804  ; clock_generator:inst3|inst5 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.070      ;
; 0.837  ; clock_generator:inst3|inst6 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.103      ;
; 0.841  ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.107      ;
; 0.843  ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst3 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.109      ;
; 0.929  ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.195      ;
; 0.930  ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.196      ;
; 0.933  ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.199      ;
; 1.069  ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.335      ;
; 1.070  ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.336      ;
; 1.073  ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.339      ;
; 1.184  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.450      ;
; 1.185  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.451      ;
; 1.188  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.454      ;
; 1.222  ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.488      ;
; 1.223  ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.489      ;
; 1.226  ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.492      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst3|inst7'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.391 ; inst1     ; inst1   ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst2     ; inst2   ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.520 ; inst1     ; inst2   ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; 0.000        ; 0.000      ; 0.786      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst3|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst3|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst3|inst7'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst1                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst1                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst2                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst2                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst1|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst1|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst3|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst3|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst3|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst3|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst3|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst3|inst7~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w         ; clock_generator:inst3|inst7 ; 1.606 ; 1.606 ; Rise       ; clock_generator:inst3|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w         ; clock_generator:inst3|inst7 ; -1.376 ; -1.376 ; Rise       ; clock_generator:inst3|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; a         ; clock_generator:inst3|inst7 ; 7.025 ; 7.025 ; Rise       ; clock_generator:inst3|inst7 ;
; c         ; clock_generator:inst3|inst7 ; 7.025 ; 7.025 ; Rise       ; clock_generator:inst3|inst7 ;
; d         ; clock_generator:inst3|inst7 ; 6.434 ; 6.434 ; Rise       ; clock_generator:inst3|inst7 ;
; e         ; clock_generator:inst3|inst7 ; 5.697 ; 5.697 ; Rise       ; clock_generator:inst3|inst7 ;
; f         ; clock_generator:inst3|inst7 ; 6.371 ; 6.371 ; Rise       ; clock_generator:inst3|inst7 ;
; g         ; clock_generator:inst3|inst7 ; 5.671 ; 5.671 ; Rise       ; clock_generator:inst3|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; a         ; clock_generator:inst3|inst7 ; 6.696 ; 6.696 ; Rise       ; clock_generator:inst3|inst7 ;
; c         ; clock_generator:inst3|inst7 ; 6.695 ; 6.695 ; Rise       ; clock_generator:inst3|inst7 ;
; d         ; clock_generator:inst3|inst7 ; 6.105 ; 6.105 ; Rise       ; clock_generator:inst3|inst7 ;
; e         ; clock_generator:inst3|inst7 ; 5.697 ; 5.697 ; Rise       ; clock_generator:inst3|inst7 ;
; f         ; clock_generator:inst3|inst7 ; 6.074 ; 6.074 ; Rise       ; clock_generator:inst3|inst7 ;
; g         ; clock_generator:inst3|inst7 ; 5.671 ; 5.671 ; Rise       ; clock_generator:inst3|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.120 ; 0.000         ;
; clk                                                     ; 0.182 ; 0.000         ;
; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.318 ; 0.000         ;
; clock_generator:inst3|inst7                             ; 0.643 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                          ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.599 ; -1.599        ;
; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; -1.326 ; -1.326        ;
; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; -1.252 ; -1.252        ;
; clock_generator:inst3|inst7                             ; 0.215  ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; clk                                                     ; -1.380 ; -11.380       ;
; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:inst3|inst7                             ; -0.500 ; -2.000        ;
+---------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst3|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.120 ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.912      ;
; 0.209 ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.823      ;
; 0.225 ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.807      ;
; 0.228 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.804      ;
; 0.230 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.802      ;
; 0.231 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.801      ;
; 0.232 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.800      ;
; 0.233 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.799      ;
; 0.234 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.798      ;
; 0.268 ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.764      ;
; 0.297 ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.735      ;
; 0.299 ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.733      ;
; 0.304 ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.728      ;
; 0.324 ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.708      ;
; 0.326 ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.706      ;
; 0.327 ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.327 ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.328 ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.704      ;
; 0.329 ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.703      ;
; 0.330 ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.702      ;
; 0.330 ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.702      ;
; 0.363 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.669      ;
; 0.365 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.667      ;
; 0.366 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.666      ;
; 0.367 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.665      ;
; 0.368 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.664      ;
; 0.369 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.663      ;
; 0.427 ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.605      ;
; 0.429 ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.603      ;
; 0.431 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.601      ;
; 0.433 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.599      ;
; 0.433 ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.599      ;
; 0.434 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.598      ;
; 0.434 ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.598      ;
; 0.435 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.597      ;
; 0.436 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.596      ;
; 0.437 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.595      ;
; 0.491 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.541      ;
; 0.499 ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.533      ;
; 0.510 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.522      ;
; 0.513 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.519      ;
; 0.521 ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.511      ;
; 0.545 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.545 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.549 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.483      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.706 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.400      ; 0.367      ;
; 2.206 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.400      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; 0.182 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.850      ;
; 0.186 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.846      ;
; 0.225 ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.807      ;
; 0.231 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.801      ;
; 0.260 ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.772      ;
; 0.277 ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.755      ;
; 0.284 ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.748      ;
; 0.296 ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.736      ;
; 0.301 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.731      ;
; 0.302 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.730      ;
; 0.304 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.728      ;
; 0.304 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.728      ;
; 0.305 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.727      ;
; 0.305 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.727      ;
; 0.306 ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.726      ;
; 0.306 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.726      ;
; 0.308 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.724      ;
; 0.308 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.724      ;
; 0.309 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.723      ;
; 0.323 ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.709      ;
; 0.347 ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.685      ;
; 0.350 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.682      ;
; 0.351 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.681      ;
; 0.353 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.679      ;
; 0.353 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.679      ;
; 0.354 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.678      ;
; 0.409 ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.623      ;
; 0.426 ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.606      ;
; 0.428 ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.604      ;
; 0.431 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.601      ;
; 0.442 ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.590      ;
; 0.443 ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.589      ;
; 0.445 ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.587      ;
; 0.445 ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.587      ;
; 0.446 ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.586      ;
; 0.497 ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.535      ;
; 0.503 ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.529      ;
; 0.504 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.528      ;
; 0.505 ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.527      ;
; 0.506 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.526      ;
; 0.512 ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.520      ;
; 0.513 ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.519      ;
; 0.546 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.486      ;
; 0.547 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.485      ;
; 0.549 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.483      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 1.979 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 1.673      ; 0.367      ;
; 2.479 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 1.673      ; 0.367      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst3|clock_divider_1024:inst102|inst10'                                                                                                                                                    ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.318 ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.714      ;
; 0.322 ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.710      ;
; 0.323 ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.709      ;
; 0.339 ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.693      ;
; 0.343 ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.689      ;
; 0.344 ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.688      ;
; 0.381 ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.651      ;
; 0.385 ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.647      ;
; 0.386 ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.646      ;
; 0.463 ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.569      ;
; 0.467 ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.565      ;
; 0.468 ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.564      ;
; 0.503 ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst3 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.529      ;
; 0.505 ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.527      ;
; 0.506 ; clock_generator:inst3|inst6 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.526      ;
; 0.517 ; clock_generator:inst3|inst5 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.515      ;
; 0.519 ; clock_generator:inst3|inst5 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.513      ;
; 0.521 ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.511      ;
; 0.544 ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst3 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.488      ;
; 0.544 ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.488      ;
; 0.545 ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst2 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.665 ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst1 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|inst6 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|inst5 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst3 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst2 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.632 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7                             ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.326      ; 0.367      ;
; 2.132 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7                             ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.326      ; 0.367      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst3|inst7'                                                                                  ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.643 ; inst1     ; inst2   ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; 1.000        ; 0.000      ; 0.389      ;
; 0.665 ; inst1     ; inst1   ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; inst2     ; inst2   ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+
; -1.599 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 1.673      ; 0.367      ;
; -1.099 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 1.673      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.331  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.483      ;
; 0.333  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.485      ;
; 0.334  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.486      ;
; 0.367  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.374  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.529      ;
; 0.383  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.535      ;
; 0.434  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.586      ;
; 0.435  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.587      ;
; 0.435  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.587      ;
; 0.437  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.589      ;
; 0.438  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.590      ;
; 0.449  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.601      ;
; 0.452  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.604      ;
; 0.454  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.606      ;
; 0.471  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.623      ;
; 0.526  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.678      ;
; 0.527  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.679      ;
; 0.527  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.679      ;
; 0.529  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.681      ;
; 0.530  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.682      ;
; 0.533  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.685      ;
; 0.557  ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.709      ;
; 0.571  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.724      ;
; 0.572  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.724      ;
; 0.574  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.726      ;
; 0.574  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.726      ;
; 0.575  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.727      ;
; 0.575  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.727      ;
; 0.576  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.728      ;
; 0.576  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.728      ;
; 0.578  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.730      ;
; 0.579  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.584  ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.736      ;
; 0.596  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.748      ;
; 0.603  ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.755      ;
; 0.620  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.772      ;
; 0.649  ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.801      ;
; 0.655  ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.807      ;
; 0.694  ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.846      ;
; 0.698  ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; clk         ; 0.000        ; 0.000      ; 0.850      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst3|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.326 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.400      ; 0.367      ;
; -0.826 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.400      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.331  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.483      ;
; 0.335  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.335  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.359  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.511      ;
; 0.367  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.519      ;
; 0.370  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.522      ;
; 0.381  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.533      ;
; 0.389  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.541      ;
; 0.443  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.595      ;
; 0.444  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.596      ;
; 0.445  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.597      ;
; 0.446  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.598      ;
; 0.446  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.598      ;
; 0.447  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.599      ;
; 0.447  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.599      ;
; 0.449  ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.601      ;
; 0.451  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.603      ;
; 0.453  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.605      ;
; 0.511  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.667      ;
; 0.517  ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.669      ;
; 0.550  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.702      ;
; 0.550  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.702      ;
; 0.551  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.705      ;
; 0.554  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.706      ;
; 0.556  ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.708      ;
; 0.576  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.728      ;
; 0.581  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.733      ;
; 0.583  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.735      ;
; 0.612  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.764      ;
; 0.646  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.798      ;
; 0.647  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.799      ;
; 0.648  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.800      ;
; 0.649  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.801      ;
; 0.650  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.802      ;
; 0.652  ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.804      ;
; 0.655  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.807      ;
; 0.671  ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.823      ;
; 0.760  ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.912      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst3|clock_divider_1024:inst102|inst10'                                                                                                                                                      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; -1.252 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7                             ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.326      ; 0.367      ;
; -0.752 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7                             ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.326      ; 0.367      ;
; 0.215  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst1 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst2 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst3 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|inst5 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst3|inst6 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.335  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst2 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.336  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst3 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.488      ;
; 0.336  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.488      ;
; 0.359  ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.511      ;
; 0.361  ; clock_generator:inst3|inst5 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; clock_generator:inst3|inst5 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.515      ;
; 0.374  ; clock_generator:inst3|inst6 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst4 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.527      ;
; 0.377  ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst3 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.529      ;
; 0.412  ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.564      ;
; 0.413  ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.565      ;
; 0.417  ; clock_generator:inst3|inst3 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.569      ;
; 0.494  ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.647      ;
; 0.499  ; clock_generator:inst3|inst4 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.651      ;
; 0.536  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.689      ;
; 0.541  ; clock_generator:inst3|inst1 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.693      ;
; 0.557  ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst5 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.709      ;
; 0.558  ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst6 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.710      ;
; 0.562  ; clock_generator:inst3|inst2 ; clock_generator:inst3|inst7 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.714      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst3|inst7'                                                                                   ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; inst1     ; inst1   ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst2     ; inst2   ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; inst1     ; inst2   ; clock_generator:inst3|inst7 ; clock_generator:inst3|inst7 ; 0.000        ; 0.000      ; 0.389      ;
+-------+-----------+---------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:inst3|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst3|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst3|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst3|clock_divider_1024:inst101|inst10'                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst3|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; Rise       ; inst3|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst3|clock_divider_1024:inst102|inst10'                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst3|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; Rise       ; inst3|inst7|clk                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst3|inst7'                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst1                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst1                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst2                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst2                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst1|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst1|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst2|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst3|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst3|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst3|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst3|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst3|inst7 ; Rise       ; inst3|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst3|inst7 ; Rise       ; inst3|inst7~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w         ; clock_generator:inst3|inst7 ; 0.577 ; 0.577 ; Rise       ; clock_generator:inst3|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w         ; clock_generator:inst3|inst7 ; -0.457 ; -0.457 ; Rise       ; clock_generator:inst3|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; a         ; clock_generator:inst3|inst7 ; 3.825 ; 3.825 ; Rise       ; clock_generator:inst3|inst7 ;
; c         ; clock_generator:inst3|inst7 ; 3.800 ; 3.800 ; Rise       ; clock_generator:inst3|inst7 ;
; d         ; clock_generator:inst3|inst7 ; 3.534 ; 3.534 ; Rise       ; clock_generator:inst3|inst7 ;
; e         ; clock_generator:inst3|inst7 ; 3.196 ; 3.196 ; Rise       ; clock_generator:inst3|inst7 ;
; f         ; clock_generator:inst3|inst7 ; 3.487 ; 3.487 ; Rise       ; clock_generator:inst3|inst7 ;
; g         ; clock_generator:inst3|inst7 ; 3.174 ; 3.174 ; Rise       ; clock_generator:inst3|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; a         ; clock_generator:inst3|inst7 ; 3.657 ; 3.657 ; Rise       ; clock_generator:inst3|inst7 ;
; c         ; clock_generator:inst3|inst7 ; 3.659 ; 3.659 ; Rise       ; clock_generator:inst3|inst7 ;
; d         ; clock_generator:inst3|inst7 ; 3.366 ; 3.366 ; Rise       ; clock_generator:inst3|inst7 ;
; e         ; clock_generator:inst3|inst7 ; 3.196 ; 3.196 ; Rise       ; clock_generator:inst3|inst7 ;
; f         ; clock_generator:inst3|inst7 ; 3.346 ; 3.346 ; Rise       ; clock_generator:inst3|inst7 ;
; g         ; clock_generator:inst3|inst7 ; 3.174 ; 3.174 ; Rise       ; clock_generator:inst3|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+----------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                    ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                         ; -0.976 ; -2.558 ; N/A      ; N/A     ; -1.380              ;
;  clk                                                     ; -0.765 ; -2.558 ; N/A      ; N/A     ; -1.380              ;
;  clock_generator:inst3|clock_divider_1024:inst101|inst10 ; -0.976 ; -2.158 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst3|clock_divider_1024:inst102|inst10 ; -0.456 ; -1.992 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst3|inst7                             ; 0.250  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                          ; -9.829 ; -6.708 ; 0.0      ; 0.0     ; -30.38              ;
;  clk                                                     ; -3.864 ; -2.558 ; N/A      ; N/A     ; -11.380             ;
;  clock_generator:inst3|clock_divider_1024:inst101|inst10 ; -4.460 ; -2.158 ; N/A      ; N/A     ; -10.000             ;
;  clock_generator:inst3|clock_divider_1024:inst102|inst10 ; -1.505 ; -1.992 ; N/A      ; N/A     ; -7.000              ;
;  clock_generator:inst3|inst7                             ; 0.000  ; 0.000  ; N/A      ; N/A     ; -2.000              ;
+----------------------------------------------------------+--------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; w         ; clock_generator:inst3|inst7 ; 1.606 ; 1.606 ; Rise       ; clock_generator:inst3|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; w         ; clock_generator:inst3|inst7 ; -0.457 ; -0.457 ; Rise       ; clock_generator:inst3|inst7 ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; a         ; clock_generator:inst3|inst7 ; 7.025 ; 7.025 ; Rise       ; clock_generator:inst3|inst7 ;
; c         ; clock_generator:inst3|inst7 ; 7.025 ; 7.025 ; Rise       ; clock_generator:inst3|inst7 ;
; d         ; clock_generator:inst3|inst7 ; 6.434 ; 6.434 ; Rise       ; clock_generator:inst3|inst7 ;
; e         ; clock_generator:inst3|inst7 ; 5.697 ; 5.697 ; Rise       ; clock_generator:inst3|inst7 ;
; f         ; clock_generator:inst3|inst7 ; 6.371 ; 6.371 ; Rise       ; clock_generator:inst3|inst7 ;
; g         ; clock_generator:inst3|inst7 ; 5.671 ; 5.671 ; Rise       ; clock_generator:inst3|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; a         ; clock_generator:inst3|inst7 ; 3.657 ; 3.657 ; Rise       ; clock_generator:inst3|inst7 ;
; c         ; clock_generator:inst3|inst7 ; 3.659 ; 3.659 ; Rise       ; clock_generator:inst3|inst7 ;
; d         ; clock_generator:inst3|inst7 ; 3.366 ; 3.366 ; Rise       ; clock_generator:inst3|inst7 ;
; e         ; clock_generator:inst3|inst7 ; 3.196 ; 3.196 ; Rise       ; clock_generator:inst3|inst7 ;
; f         ; clock_generator:inst3|inst7 ; 3.346 ; 3.346 ; Rise       ; clock_generator:inst3|inst7 ;
; g         ; clock_generator:inst3|inst7 ; 3.174 ; 3.174 ; Rise       ; clock_generator:inst3|inst7 ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk                                                     ; clk                                                     ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst3|inst7                             ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst3|inst7                             ; clock_generator:inst3|inst7                             ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; clk                                                     ; clk                                                     ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clk                                                     ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst3|inst7                             ; clock_generator:inst3|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst3|inst7                             ; clock_generator:inst3|inst7                             ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Apr 12 17:01:12 2015
Info: Command: quartus_sta Lab11step3 -c Lab11step3
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab11step3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:inst3|inst7 clock_generator:inst3|inst7
    Info (332105): create_clock -period 1.000 -name clock_generator:inst3|clock_divider_1024:inst102|inst10 clock_generator:inst3|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:inst3|clock_divider_1024:inst101|inst10 clock_generator:inst3|clock_divider_1024:inst101|inst10
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.976
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.976        -4.460 clock_generator:inst3|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.765        -3.864 clk 
    Info (332119):    -0.456        -1.505 clock_generator:inst3|clock_divider_1024:inst102|inst10 
    Info (332119):     0.250         0.000 clock_generator:inst3|inst7 
Info (332146): Worst-case hold slack is -2.558
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.558        -2.558 clk 
    Info (332119):    -2.158        -2.158 clock_generator:inst3|clock_divider_1024:inst101|inst10 
    Info (332119):    -1.992        -1.992 clock_generator:inst3|clock_divider_1024:inst102|inst10 
    Info (332119):     0.391         0.000 clock_generator:inst3|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:inst3|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst3|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -2.000 clock_generator:inst3|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.120
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.120         0.000 clock_generator:inst3|clock_divider_1024:inst101|inst10 
    Info (332119):     0.182         0.000 clk 
    Info (332119):     0.318         0.000 clock_generator:inst3|clock_divider_1024:inst102|inst10 
    Info (332119):     0.643         0.000 clock_generator:inst3|inst7 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.599
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.599        -1.599 clk 
    Info (332119):    -1.326        -1.326 clock_generator:inst3|clock_divider_1024:inst101|inst10 
    Info (332119):    -1.252        -1.252 clock_generator:inst3|clock_divider_1024:inst102|inst10 
    Info (332119):     0.215         0.000 clock_generator:inst3|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:inst3|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:inst3|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -2.000 clock_generator:inst3|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 589 megabytes
    Info: Processing ended: Sun Apr 12 17:01:14 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


