# system info stepmotor_tb on 2018.10.09.09:03:22
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1539086589
#
#
# Files generated for stepmotor_tb on 2018.10.09.09:03:22
files:
filepath,kind,attributes,module,is_top
stepmotor/testbench/stepmotor_tb/simulation/stepmotor_tb.vhd,VHDL,,stepmotor_tb,true
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor.vhd,VHDL,,stepmotor,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/StepMotorPeripheral.vhd,VHDL,,StepMotorPeripheral,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_jtag_uart_0.v,VERILOG,,stepmotor_jtag_uart_0,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0.v,VERILOG,,stepmotor_nios2_gen2_0,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_onchip_memory2_0.hex,HEX,,stepmotor_onchip_memory2_0,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_onchip_memory2_0.v,VERILOG,,stepmotor_onchip_memory2_0,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_onchip_memory2_1.hex,HEX,,stepmotor_onchip_memory2_1,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_onchip_memory2_1.v,VERILOG,,stepmotor_onchip_memory2_1,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_pio_0.v,VERILOG,,stepmotor_pio_0,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0.v,VERILOG,,stepmotor_mm_interconnect_0,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_irq_mapper.sv,SYSTEM_VERILOG,,stepmotor_irq_mapper,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu.sdc,SDC,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_test_bench.v,VERILOG,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu.v,VERILOG,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,stepmotor_nios2_gen2_0_cpu,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_router,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_router_001,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_router_002,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_router_004,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_cmd_demux,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_cmd_demux_001,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_cmd_mux,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_cmd_mux,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_cmd_mux_002,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_cmd_mux_002,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_rsp_demux,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_rsp_mux,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_rsp_mux,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_rsp_mux_001,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_rsp_mux_001,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,stepmotor_mm_interconnect_0_avalon_st_adapter,false
stepmotor/testbench/stepmotor_tb/simulation/submodules/stepmotor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,stepmotor_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
stepmotor_tb.stepmotor_inst,stepmotor
stepmotor_tb.stepmotor_inst.SMController_0,StepMotorPeripheral
stepmotor_tb.stepmotor_inst.jtag_uart_0,stepmotor_jtag_uart_0
stepmotor_tb.stepmotor_inst.nios2_gen2_0,stepmotor_nios2_gen2_0
stepmotor_tb.stepmotor_inst.nios2_gen2_0.cpu,stepmotor_nios2_gen2_0_cpu
stepmotor_tb.stepmotor_inst.onchip_memory2_0,stepmotor_onchip_memory2_0
stepmotor_tb.stepmotor_inst.onchip_memory2_1,stepmotor_onchip_memory2_1
stepmotor_tb.stepmotor_inst.pio_0,stepmotor_pio_0
stepmotor_tb.stepmotor_inst.mm_interconnect_0,stepmotor_mm_interconnect_0
stepmotor_tb.stepmotor_inst.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
stepmotor_tb.stepmotor_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
stepmotor_tb.stepmotor_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
stepmotor_tb.stepmotor_inst.mm_interconnect_0.SMController_0_avalon_slave_0_translator,altera_merlin_slave_translator
stepmotor_tb.stepmotor_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
stepmotor_tb.stepmotor_inst.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
stepmotor_tb.stepmotor_inst.mm_interconnect_0.onchip_memory2_1_s1_translator,altera_merlin_slave_translator
stepmotor_tb.stepmotor_inst.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
stepmotor_tb.stepmotor_inst.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
stepmotor_tb.stepmotor_inst.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
stepmotor_tb.stepmotor_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
stepmotor_tb.stepmotor_inst.mm_interconnect_0.SMController_0_avalon_slave_0_agent,altera_merlin_slave_agent
stepmotor_tb.stepmotor_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
stepmotor_tb.stepmotor_inst.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
stepmotor_tb.stepmotor_inst.mm_interconnect_0.onchip_memory2_1_s1_agent,altera_merlin_slave_agent
stepmotor_tb.stepmotor_inst.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
stepmotor_tb.stepmotor_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
stepmotor_tb.stepmotor_inst.mm_interconnect_0.SMController_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
stepmotor_tb.stepmotor_inst.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
stepmotor_tb.stepmotor_inst.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
stepmotor_tb.stepmotor_inst.mm_interconnect_0.onchip_memory2_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
stepmotor_tb.stepmotor_inst.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
stepmotor_tb.stepmotor_inst.mm_interconnect_0.router,stepmotor_mm_interconnect_0_router
stepmotor_tb.stepmotor_inst.mm_interconnect_0.router_001,stepmotor_mm_interconnect_0_router_001
stepmotor_tb.stepmotor_inst.mm_interconnect_0.router_002,stepmotor_mm_interconnect_0_router_002
stepmotor_tb.stepmotor_inst.mm_interconnect_0.router_003,stepmotor_mm_interconnect_0_router_002
stepmotor_tb.stepmotor_inst.mm_interconnect_0.router_005,stepmotor_mm_interconnect_0_router_002
stepmotor_tb.stepmotor_inst.mm_interconnect_0.router_007,stepmotor_mm_interconnect_0_router_002
stepmotor_tb.stepmotor_inst.mm_interconnect_0.router_004,stepmotor_mm_interconnect_0_router_004
stepmotor_tb.stepmotor_inst.mm_interconnect_0.router_006,stepmotor_mm_interconnect_0_router_004
stepmotor_tb.stepmotor_inst.mm_interconnect_0.cmd_demux,stepmotor_mm_interconnect_0_cmd_demux
stepmotor_tb.stepmotor_inst.mm_interconnect_0.cmd_demux_001,stepmotor_mm_interconnect_0_cmd_demux_001
stepmotor_tb.stepmotor_inst.mm_interconnect_0.rsp_demux_002,stepmotor_mm_interconnect_0_cmd_demux_001
stepmotor_tb.stepmotor_inst.mm_interconnect_0.rsp_demux_004,stepmotor_mm_interconnect_0_cmd_demux_001
stepmotor_tb.stepmotor_inst.mm_interconnect_0.cmd_mux,stepmotor_mm_interconnect_0_cmd_mux
stepmotor_tb.stepmotor_inst.mm_interconnect_0.cmd_mux_001,stepmotor_mm_interconnect_0_cmd_mux
stepmotor_tb.stepmotor_inst.mm_interconnect_0.cmd_mux_003,stepmotor_mm_interconnect_0_cmd_mux
stepmotor_tb.stepmotor_inst.mm_interconnect_0.cmd_mux_005,stepmotor_mm_interconnect_0_cmd_mux
stepmotor_tb.stepmotor_inst.mm_interconnect_0.cmd_mux_002,stepmotor_mm_interconnect_0_cmd_mux_002
stepmotor_tb.stepmotor_inst.mm_interconnect_0.cmd_mux_004,stepmotor_mm_interconnect_0_cmd_mux_002
stepmotor_tb.stepmotor_inst.mm_interconnect_0.rsp_demux,stepmotor_mm_interconnect_0_rsp_demux
stepmotor_tb.stepmotor_inst.mm_interconnect_0.rsp_demux_001,stepmotor_mm_interconnect_0_rsp_demux
stepmotor_tb.stepmotor_inst.mm_interconnect_0.rsp_demux_003,stepmotor_mm_interconnect_0_rsp_demux
stepmotor_tb.stepmotor_inst.mm_interconnect_0.rsp_demux_005,stepmotor_mm_interconnect_0_rsp_demux
stepmotor_tb.stepmotor_inst.mm_interconnect_0.rsp_mux,stepmotor_mm_interconnect_0_rsp_mux
stepmotor_tb.stepmotor_inst.mm_interconnect_0.rsp_mux_001,stepmotor_mm_interconnect_0_rsp_mux_001
stepmotor_tb.stepmotor_inst.mm_interconnect_0.avalon_st_adapter,stepmotor_mm_interconnect_0_avalon_st_adapter
stepmotor_tb.stepmotor_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,stepmotor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
stepmotor_tb.stepmotor_inst.mm_interconnect_0.avalon_st_adapter_001,stepmotor_mm_interconnect_0_avalon_st_adapter
stepmotor_tb.stepmotor_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,stepmotor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
stepmotor_tb.stepmotor_inst.mm_interconnect_0.avalon_st_adapter_002,stepmotor_mm_interconnect_0_avalon_st_adapter
stepmotor_tb.stepmotor_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,stepmotor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
stepmotor_tb.stepmotor_inst.mm_interconnect_0.avalon_st_adapter_003,stepmotor_mm_interconnect_0_avalon_st_adapter
stepmotor_tb.stepmotor_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,stepmotor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
stepmotor_tb.stepmotor_inst.mm_interconnect_0.avalon_st_adapter_004,stepmotor_mm_interconnect_0_avalon_st_adapter
stepmotor_tb.stepmotor_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,stepmotor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
stepmotor_tb.stepmotor_inst.mm_interconnect_0.avalon_st_adapter_005,stepmotor_mm_interconnect_0_avalon_st_adapter
stepmotor_tb.stepmotor_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,stepmotor_mm_interconnect_0_avalon_st_adapter_error_adapter_0
stepmotor_tb.stepmotor_inst.irq_mapper,stepmotor_irq_mapper
stepmotor_tb.stepmotor_inst.rst_controller,altera_reset_controller
stepmotor_tb.stepmotor_inst_clk_bfm,altera_avalon_clock_source
stepmotor_tb.stepmotor_inst_reset_bfm,altera_avalon_reset_source
