00 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
01 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
02 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
03 0000400008000000000000000000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
04 0000000006000000000000000000  nop || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data0, @builtin_one.q || set justRead_REG_enable@[mux].sel, 0 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
05 0000000001000000000000000000  nop || mov fu_id_23174.a, justRead_REG.q || mov headerType_0@[orgvar]_id_13554_line46.d, fu_id_23174.q || mov headerType_0@[orgvar]_id_13554_line46.sclr, @builtin_zero.q || mov headerType_0@[orgvar]_id_13554_line46.enable, @builtin_one.q || mov headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].data1, @builtin_one.q || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 1 || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
06 0000000000800000000000000000  nop || mov fu_id_20752_line224_49.a, headerType_0@[orgvar]_id_13554_line46.q || mov fu_id_20752_line224_49.b, @constant_0[w4].q || mov fu_id_20752_line224_49.sign, @builtin_zero.q || mov fu_id_20752_line224_49.equals, @builtin_one.q || mov fu_id_20752_line224_49.less, @builtin_zero.q || mov fu_id_20752_line224_49.invert, @builtin_one.q || mov isNotImageData_0@[orgvar]_id_13556_line83.d, fu_id_20752_line224_49.q || mov isNotImageData_0@[orgvar]_id_13556_line83.sclr, @builtin_zero.q || mov isNotImageData_0@[orgvar]_id_13556_line83.enable, @builtin_one.q || mov isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].data1, @builtin_one.q || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 1 || mov fu_id_20782_line235_50.a, headerType_0@[orgvar]_id_13554_line46.q || mov fu_id_20782_line235_50.b, @constant_15[w4].q || mov fu_id_20782_line235_50.sign, @builtin_zero.q || mov fu_id_20782_line235_50.equals, @builtin_one.q || mov fu_id_20782_line235_50.less, @builtin_zero.q || mov fu_id_20782_line235_50.invert, @builtin_zero.q || mov isControlPacket_0@[orgvar]_id_13558_line217.d, fu_id_20782_line235_50.q || mov isControlPacket_0@[orgvar]_id_13558_line217.sclr, @builtin_zero.q || mov isControlPacket_0@[orgvar]_id_13558_line217.enable, @builtin_one.q || mov isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].data1, @builtin_one.q || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 1 || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
07 8040200008000000000000000000  nop || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data4, isNotImageData_0@[orgvar]_id_13556_line83.q || set dout_takeb_trigger@[mux].sel, 16 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data4, isNotImageData_0@[orgvar]_id_13556_line83.q || set dout_seteop_trigger@[mux].sel, 16 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data2, din.eop || set dout_eop@[mux].sel, 4 || mov fu_id_23190.a, din.eop || mov fu_id_23190.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23190.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
08 000000000c000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23194.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
09 804008000a000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23194.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23194.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23190.a, din.eop || mov fu_id_23190.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23190.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0a 000000000c000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23194.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0b 804008000a000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23194.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23194.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23190.a, din.eop || mov fu_id_23190.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23190.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0c 000000000c000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23194.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0d 804008000a000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23194.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23194.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23190.a, din.eop || mov fu_id_23190.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23190.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0e 000000000c000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23194.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0f 804008000a000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23194.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23194.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23190.a, din.eop || mov fu_id_23190.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23190.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
10 000000000c000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23194.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
11 804008000a000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23194.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23194.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23190.a, din.eop || mov fu_id_23190.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23190.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
12 000000000c000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23194.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
13 804008000a000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23194.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23194.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23190.a, din.eop || mov fu_id_23190.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23190.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
14 000000000c000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23194.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
15 804008000a000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23194.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23194.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23190.a, din.eop || mov fu_id_23190.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23190.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
16 000000000c000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23194.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
17 804008000a000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23194.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23194.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23190.a, din.eop || mov fu_id_23190.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23190.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
18 000000020c000a00000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23194.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data6, fu_id_23458.q || set @pc_usenextpc_trigger@[mux].sel, 64 || set @pc_nextpc[consts].index, 33 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_20752_line224_49.a, headerType_0@[orgvar]_id_13554_line46.q || mov fu_id_20752_line224_49.b, @constant_0[w4].q || mov fu_id_20752_line224_49.sign, @builtin_zero.q || mov fu_id_20752_line224_49.equals, @builtin_one.q || mov fu_id_20752_line224_49.less, @builtin_zero.q || mov fu_id_20752_line224_49.invert, @builtin_one.q || mov fu_id_23458.a, fu_id_20752_line224_49.q || mov fu_id_23458.b, din.eop || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
19 c000080008000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23194.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23194.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov fu_id_23174.a, justRead_REG.q || mov interlacingFlag_REG.d, fu_id_23174.q || mov interlacingFlag_REG.sclr, @builtin_zero.q || mov interlacingFlag_REG.enable, isControlPacket_0@[orgvar]_id_13558_line217.q || mov interlacingFlag_REG_enable_trigger@[mux].data1, @builtin_one.q || set interlacingFlag_REG_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isControlPacket_0@[orgvar]_id_13558_line217_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1a 0000000000000000000000000000  nop || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1b 0000010000001c00000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data13, isNotImageData_0@[orgvar]_id_13556_line83.q || set @pc_usenextpc_trigger@[mux].sel, 8192 || set @pc_nextpc[consts].index, 156 || mov @pc.nextpc, @pc_nextpc[consts].q || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
1c 0000000000000000000000000000  nop || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1d 0000000000000000000000000000  nop || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1e 0000008000000600000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data12, fu_id_26096.q || set @pc_usenextpc_trigger@[mux].sel, 4096 || set @pc_nextpc[consts].index, 27 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_26096.a, fu_id_20752_line224_49.q || mov fu_id_26096.b, din.eop || mov fu_id_20752_line224_49.a, headerType_0@[orgvar]_id_13554_line46.q || mov fu_id_20752_line224_49.b, @constant_0[w4].q || mov fu_id_20752_line224_49.sign, @builtin_zero.q || mov fu_id_20752_line224_49.equals, @builtin_one.q || mov fu_id_20752_line224_49.less, @builtin_zero.q || mov fu_id_20752_line224_49.invert, @builtin_one.q || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
1f 0000000000000000000000000000  nop || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
20 0000000000000000000000000000  nop || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
21 0000030000000200000000000000  nop || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data13, isNotImageData_0@[orgvar]_id_13556_line83.q || set @pc_usenextpc_trigger@[mux].sel, 8192 || set @pc_nextpc[consts].index, 3 || mov @pc.nextpc, @pc_nextpc[consts].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0
22 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
23 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
24 80000400020041c7abf600000000  nop || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || set dout_wdata[consts].index, 15 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data0, dout_wdata[consts].q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov output_REG[id=118][fuarr=8].d, interlacingFlag_REG.q || mov output_REG[id=118][fuarr=8].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=8].enable, @builtin_one.q || mov output_REG[id=118][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=8]_enable_trigger@[mux].sel, 1 || mov rows_written_@[orgvar]_id_13560_line2564.l, @constant_0[w9].q || mov rows_written_@[orgvar]_id_13560_line2564.enable, @builtin_one.q || mov rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].data1, @builtin_one.q || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 2 || mov rows_written_@[orgvar]_id_13560_line2564.sclr, @builtin_zero.q || mov rows_written_@[orgvar]_id_13560_line2564.sload, rows_written_@[orgvar]_id_13560_line2564_sload@[mux].q || mov rows_written_@[orgvar]_id_13560_line2564_sload@[mux].data1, @builtin_one.q || set rows_written_@[orgvar]_id_13560_line2564_sload@[mux].sel, 1 || mov n_rows_read_AU.l, @constant_1[w8].q || mov n_rows_read_AU.enable, n_rows_read_AU_enable@[mux].q || mov n_rows_read_AU_enable@[mux].data0, @builtin_one.q || set n_rows_read_AU_enable@[mux].sel, 0 || mov n_rows_read_AU_enable_trigger@[mux].data1, @builtin_one.q || set n_rows_read_AU_enable_trigger@[mux].sel, 1 || mov n_rows_read_AU.sclr, @builtin_zero.q || mov n_rows_read_AU.sload, n_rows_read_AU_sload@[mux].q || mov n_rows_read_AU_sload@[mux].data1, @builtin_one.q || set n_rows_read_AU_sload@[mux].sel, 1 || mov run_out_of_pixel_rows_REG.d, run_out_of_pixel_rows_REG_d@[mux].q || mov run_out_of_pixel_rows_REG_d@[mux].data0, @builtin_zero.q || set run_out_of_pixel_rows_REG_d@[mux].sel, 0 || mov run_out_of_pixel_rows_REG.sclr, @builtin_zero.q || mov run_out_of_pixel_rows_REG.enable, run_out_of_pixel_rows_REG_enable@[mux].q || mov run_out_of_pixel_rows_REG_enable@[mux].data0, @builtin_one.q || set run_out_of_pixel_rows_REG_enable@[mux].sel, 0 || mov run_out_of_pixel_rows_REG_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 1 || mov v_off_edge_AU.l, @constant_12[w4].q || mov v_off_edge_AU.enable, v_off_edge_AU_enable@[mux].q || mov v_off_edge_AU_enable@[mux].data0, @builtin_one.q || set v_off_edge_AU_enable@[mux].sel, 0 || mov v_off_edge_AU_enable_trigger@[mux].data1, @builtin_one.q || set v_off_edge_AU_enable_trigger@[mux].sel, 1 || mov v_off_edge_AU.sclr, @builtin_zero.q || mov v_off_edge_AU.sload, v_off_edge_AU_sload@[mux].q || mov v_off_edge_AU_sload@[mux].data1, @builtin_one.q || set v_off_edge_AU_sload@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data0, @constant_0[w8].q || set just_read_REG_d@[mux].sel, 0 || mov just_read_REG.sclr, @builtin_zero.q || mov just_read_REG.enable, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data1, @builtin_one.q || set just_read_REG_enable_trigger@[mux].sel, 2 || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 0 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 0 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 0 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 0 || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data0, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 0 || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data0, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data0, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data0, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data0, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data0, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data0, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data0, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 0 || mov v_coeff_pos_AU.l, @constant_15[w4].q || mov v_coeff_pos_AU.enable, v_coeff_pos_AU_enable@[mux].q || mov v_coeff_pos_AU_enable@[mux].data0, @builtin_one.q || set v_coeff_pos_AU_enable@[mux].sel, 0 || mov v_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set v_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov v_coeff_pos_AU.sclr, @builtin_zero.q || mov v_coeff_pos_AU.sload, v_coeff_pos_AU_sload@[mux].q || mov v_coeff_pos_AU_sload@[mux].data1, @builtin_one.q || set v_coeff_pos_AU_sload@[mux].sel, 1 || mov fu_id_6256_@[orgvar]_id_13563.l, @constant_241[w9].q || mov fu_id_6256_@[orgvar]_id_13563.enable, @builtin_one.q || mov fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 1 || mov fu_id_6256_@[orgvar]_id_13563.sclr, @builtin_zero.q || mov fu_id_6256_@[orgvar]_id_13563.sload, fu_id_6256_@[orgvar]_id_13563_sload@[mux].q || mov fu_id_6256_@[orgvar]_id_13563_sload@[mux].data1, @builtin_one.q || set fu_id_6256_@[orgvar]_id_13563_sload@[mux].sel, 1 || mov error_v_coeff_pos_AU.l, @constant_3[w2].q || mov error_v_coeff_pos_AU.enable, error_v_coeff_pos_AU_enable@[mux].q || mov error_v_coeff_pos_AU_enable@[mux].data0, @builtin_one.q || set error_v_coeff_pos_AU_enable@[mux].sel, 0 || mov error_v_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_v_coeff_pos_AU.sclr, @builtin_zero.q || mov error_v_coeff_pos_AU.sload, error_v_coeff_pos_AU_sload@[mux].q || mov error_v_coeff_pos_AU_sload@[mux].data1, @builtin_one.q || set error_v_coeff_pos_AU_sload@[mux].sel, 1 || mov error_j_AU[id=128].l, @constant_3[w2].q || mov error_j_AU[id=128].enable, error_j_AU[id=128]_enable@[mux].q || mov error_j_AU[id=128]_enable@[mux].data0, @builtin_one.q || set error_j_AU[id=128]_enable@[mux].sel, 0 || mov error_j_AU[id=128]_enable_trigger@[mux].data1, @builtin_one.q || set error_j_AU[id=128]_enable_trigger@[mux].sel, 1 || mov error_j_AU[id=128].sclr, @builtin_zero.q || mov error_j_AU[id=128].sload, error_j_AU[id=128]_sload@[mux].q || mov error_j_AU[id=128]_sload@[mux].data1, @builtin_one.q || set error_j_AU[id=128]_sload@[mux].sel, 1 || mov thisOutput_2_comb_id_26288.d, @constant_0[w8].q || mov thisOutput_2_comb_id_26288.sclr, @builtin_zero.q || mov thisOutput_2_comb_id_26288.enable, @builtin_one.q || mov thisOutput_2_comb_id_26288_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_2_comb_id_26288_enable_trigger@[mux].sel, 1 || mov thisOutput_5_comb_id_26291.d, @constant_1[w8].q || mov thisOutput_5_comb_id_26291.sclr, @builtin_zero.q || mov thisOutput_5_comb_id_26291.enable, @builtin_one.q || mov thisOutput_5_comb_id_26291_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_5_comb_id_26291_enable_trigger@[mux].sel, 1 || mov thisOutput_8_comb_id_26294.d, @constant_4[w8].q || mov thisOutput_8_comb_id_26294.sclr, @builtin_zero.q || mov thisOutput_8_comb_id_26294.enable, @builtin_one.q || mov thisOutput_8_comb_id_26294_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_8_comb_id_26294_enable_trigger@[mux].sel, 1 || mov thisOutput_11_comb_id_26297.d, @constant_0[w8].q || mov thisOutput_11_comb_id_26297.sclr, @builtin_zero.q || mov thisOutput_11_comb_id_26297.enable, @builtin_one.q || mov thisOutput_11_comb_id_26297_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_11_comb_id_26297_enable_trigger@[mux].sel, 1 || mov thisOutput_14_comb_id_26300.d, @constant_0[w8].q || mov thisOutput_14_comb_id_26300.sclr, @builtin_zero.q || mov thisOutput_14_comb_id_26300.enable, @builtin_one.q || mov thisOutput_14_comb_id_26300_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_14_comb_id_26300_enable_trigger@[mux].sel, 1 || mov thisOutput_17_comb_id_26303.d, @constant_0[w8].q || mov thisOutput_17_comb_id_26303.sclr, @builtin_zero.q || mov thisOutput_17_comb_id_26303.enable, @builtin_one.q || mov thisOutput_17_comb_id_26303_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_17_comb_id_26303_enable_trigger@[mux].sel, 1 || mov thisOutput_20_comb_id_26306.d, @constant_15[w8].q || mov thisOutput_20_comb_id_26306.sclr, @builtin_zero.q || mov thisOutput_20_comb_id_26306.enable, @builtin_one.q || mov thisOutput_20_comb_id_26306_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_20_comb_id_26306_enable_trigger@[mux].sel, 1 || mov thisOutput_23_comb_id_26309.d, @constant_0[w8].q || mov thisOutput_23_comb_id_26309.sclr, @builtin_zero.q || mov thisOutput_23_comb_id_26309.enable, @builtin_one.q || mov thisOutput_23_comb_id_26309_enable_trigger@[mux].data1, @builtin_one.q || set thisOutput_23_comb_id_26309_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
25 8000060000200000000000000000  nop || mov output_REG[id=118][fuarr=7].d, output_REG[id=118][fuarr=8].q || mov output_REG[id=118][fuarr=7].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=7].enable, @builtin_one.q || mov output_REG[id=118][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=7]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data9, thisOutput_2_comb_id_26288.q || set dout_wdata@[mux].sel, 512 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=8]_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_2_comb_id_26288_enable_trigger@[mux].sel, 0 || set thisOutput_5_comb_id_26291_enable_trigger@[mux].sel, 0 || set thisOutput_8_comb_id_26294_enable_trigger@[mux].sel, 0 || set thisOutput_11_comb_id_26297_enable_trigger@[mux].sel, 0 || set thisOutput_14_comb_id_26300_enable_trigger@[mux].sel, 0 || set thisOutput_17_comb_id_26303_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26306_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26309_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
26 8000060000400000000000000000  nop || mov output_REG[id=118][fuarr=6].d, output_REG[id=118][fuarr=7].q || mov output_REG[id=118][fuarr=6].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=6].enable, @builtin_one.q || mov output_REG[id=118][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=6]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data10, thisOutput_5_comb_id_26291.q || set dout_wdata@[mux].sel, 1024 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_5_comb_id_26291_enable_trigger@[mux].sel, 0 || set thisOutput_8_comb_id_26294_enable_trigger@[mux].sel, 0 || set thisOutput_11_comb_id_26297_enable_trigger@[mux].sel, 0 || set thisOutput_14_comb_id_26300_enable_trigger@[mux].sel, 0 || set thisOutput_17_comb_id_26303_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26306_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26309_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
27 8000060004000000000000000000  nop || mov output_REG[id=118][fuarr=5].d, output_REG[id=118][fuarr=6].q || mov output_REG[id=118][fuarr=5].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=5].enable, @builtin_one.q || mov output_REG[id=118][fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=5]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data11, thisOutput_8_comb_id_26294.q || set dout_wdata@[mux].sel, 2048 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_8_comb_id_26294_enable_trigger@[mux].sel, 0 || set thisOutput_11_comb_id_26297_enable_trigger@[mux].sel, 0 || set thisOutput_14_comb_id_26300_enable_trigger@[mux].sel, 0 || set thisOutput_17_comb_id_26303_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26306_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26309_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=6]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
28 8000060000010000000000000000  nop || mov output_REG[id=118][fuarr=4].d, output_REG[id=118][fuarr=5].q || mov output_REG[id=118][fuarr=4].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=4].enable, @builtin_one.q || mov output_REG[id=118][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=4]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data4, thisOutput_11_comb_id_26297.q || set dout_wdata@[mux].sel, 16 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_11_comb_id_26297_enable_trigger@[mux].sel, 0 || set thisOutput_14_comb_id_26300_enable_trigger@[mux].sel, 0 || set thisOutput_17_comb_id_26303_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26306_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26309_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=5]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
29 8000060000020000000000000000  nop || mov output_REG[id=118][fuarr=3].d, output_REG[id=118][fuarr=4].q || mov output_REG[id=118][fuarr=3].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=3].enable, @builtin_one.q || mov output_REG[id=118][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=3]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data5, thisOutput_14_comb_id_26300.q || set dout_wdata@[mux].sel, 32 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_14_comb_id_26300_enable_trigger@[mux].sel, 0 || set thisOutput_17_comb_id_26303_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26306_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26309_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=4]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
2a 8000060000040000000000000000  nop || mov output_REG[id=118][fuarr=2].d, output_REG[id=118][fuarr=3].q || mov output_REG[id=118][fuarr=2].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=2].enable, @builtin_one.q || mov output_REG[id=118][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=2]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data6, thisOutput_17_comb_id_26303.q || set dout_wdata@[mux].sel, 64 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_17_comb_id_26303_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26306_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26309_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=3]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
2b 8000060000080000000000000000  nop || mov output_REG[id=118][fuarr=1].d, output_REG[id=118][fuarr=2].q || mov output_REG[id=118][fuarr=1].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=1].enable, @builtin_one.q || mov output_REG[id=118][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=1]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data7, thisOutput_20_comb_id_26306.q || set dout_wdata@[mux].sel, 128 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_20_comb_id_26306_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26309_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=2]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
2c 8000060000100000000000000000  nop || mov output_REG[id=118][fuarr=0].d, output_REG[id=118][fuarr=1].q || mov output_REG[id=118][fuarr=0].sclr, @builtin_zero.q || mov output_REG[id=118][fuarr=0].enable, @builtin_one.q || mov output_REG[id=118][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set output_REG[id=118][fuarr=0]_enable_trigger@[mux].sel, 1 || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data8, thisOutput_23_comb_id_26309.q || set dout_wdata@[mux].sel, 256 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set thisOutput_23_comb_id_26309_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=1]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
2d 8000060000008000000000000000  nop || mov fu_id_23464.a, output_REG[id=118][fuarr=0].q || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, fu_id_23464.q || set dout_wdata@[mux].sel, 2 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data1, @builtin_one.q || set dout_eop@[mux].sel, 2 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set output_REG[id=118][fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
2e 0000020000000000000000000000  nop || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
2f 8000040000004000000000000000  nop || mov dout.takeb, @builtin_one.q || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 2 || set dout_wdata[consts].index, 0 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data0, dout_wdata[consts].q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
30 0000000000004000000180000000  nop || mov fu_id_23468.a, error_j_AU[id=128].q || mov fu_id_20842_line2600_45.a, v_off_edge_AU.q || set fu_id_20842_line2600_45_b[consts].index, 14 || mov fu_id_20842_line2600_45.b, fu_id_20842_line2600_45_b[consts].q || mov fu_id_20842_line2600_45.sign, @builtin_one.q || mov fu_id_20842_line2600_45.equals, @builtin_zero.q || mov fu_id_20842_line2600_45.less, @builtin_one.q || mov fu_id_20842_line2600_45.invert, fu_id_20842_line2600_45_invert@[mux].q || mov fu_id_20842_line2600_45_invert@[mux].data1, @builtin_one.q || set fu_id_20842_line2600_45_invert@[mux].sel, 1 || mov kernel_y_is_active_0@[orgvar]_id_13566_line2457.d, fu_id_20842_line2600_45.q || mov kernel_y_is_active_0@[orgvar]_id_13566_line2457.sclr, @builtin_zero.q || mov kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable, @builtin_one.q || mov kernel_y_is_active_0@[orgvar]_id_13566_line2457_enable_trigger@[mux].data1, @builtin_one.q || set kernel_y_is_active_0@[orgvar]_id_13566_line2457_enable_trigger@[mux].sel, 1 || mov pre_error_j_AU[id=134].a, @constant_1[w2].q || mov pre_error_j_AU[id=134].b, @constant_0[w2].q || mov pre_error_j_AU[id=134].l, @constant_0[w2].q || mov pre_error_j_AU[id=134].enable, @builtin_one.q || mov pre_error_j_AU[id=134]_enable_trigger@[mux].data1, @builtin_one.q || set pre_error_j_AU[id=134]_enable_trigger@[mux].sel, 1 || mov pre_error_j_AU[id=134].sload, fu_id_23468.q || mov pre_error_j_AU[id=134].subNadd, @builtin_zero.q || mov pre_error_j_AU[id=134].sclr, @builtin_zero.q || mov fu_id_23492.a, error_v_coeff_pos_AU.q || mov pre_v_coeff_pos_AU.a, @constant_0[w4].q || mov pre_v_coeff_pos_AU.b, @constant_0[w4].q || mov pre_v_coeff_pos_AU.l, @constant_1[w4].q || mov pre_v_coeff_pos_AU.enable, @builtin_one.q || mov pre_v_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_v_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_v_coeff_pos_AU.sload, fu_id_23492.q || mov pre_v_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_v_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_v_coeff_pos_AU.a, @constant_0[w2].q || mov pre_error_v_coeff_pos_AU.b, @constant_0[w2].q || mov pre_error_v_coeff_pos_AU.l, @constant_3[w2].q || mov pre_error_v_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_v_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_error_v_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_error_v_coeff_pos_AU.sload, fu_id_23492.q || mov pre_error_v_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_v_coeff_pos_AU.sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].l, these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].l, these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].l, these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].l, these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].sel, 0 || mov i_@[orgvar]_id_13574_line1595.l, @constant_0[w11].q || mov i_@[orgvar]_id_13574_line1595.enable, @builtin_one.q || mov i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13574_line1595.sclr, @builtin_zero.q || mov i_@[orgvar]_id_13574_line1595.sload, i_@[orgvar]_id_13574_line1595_sload@[mux].q || mov i_@[orgvar]_id_13574_line1595_sload@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13574_line1595_sload@[mux].sel, 1 || mov error_j_wrapped_0_comb_id_26312.d, fu_id_23468.q || mov error_j_wrapped_0_comb_id_26312.sclr, @builtin_zero.q || mov error_j_wrapped_0_comb_id_26312.enable, @builtin_one.q || mov error_j_wrapped_0_comb_id_26312_enable_trigger@[mux].data1, @builtin_one.q || set error_j_wrapped_0_comb_id_26312_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
31 0000000004000020000420000000  nop || mov error_j_AU[id=128].a, error_j_AU[id=128].q || mov error_j_AU[id=128].b, pre_error_j_AU[id=134].q || mov error_j_AU[id=128].enable, error_j_AU[id=128]_enable@[mux].q || mov error_j_AU[id=128]_enable@[mux].data1, kernel_y_is_active_0@[orgvar]_id_13566_line2457.q || set error_j_AU[id=128]_enable@[mux].sel, 1 || mov error_j_AU[id=128]_enable_trigger@[mux].data1, @builtin_one.q || set error_j_AU[id=128]_enable_trigger@[mux].sel, 1 || mov error_j_AU[id=128].subNadd, @builtin_one.q || mov error_j_AU[id=128].sclr, @builtin_zero.q || mov error_j_AU[id=128].sload, error_j_AU[id=128]_sload@[mux].q || mov error_j_AU[id=128]_sload@[mux].data0, @builtin_zero.q || set error_j_AU[id=128]_sload@[mux].sel, 0 || mov fu_id_23476.a, kernel_y_is_active_0@[orgvar]_id_13566_line2457.q || mov fu_id_23476.b, error_j_wrapped_0_comb_id_26312.q || mov fu_id_23486.a, kernel_y_is_active_0@[orgvar]_id_13566_line2457.q || mov fu_id_23486.b, kernel_y_is_active_0@[orgvar]_id_13566_line2457.q || mov read_enable_j_AU.l, read_enable_j_AU_l@[mux].q || mov read_enable_j_AU_l@[mux].data1, fu_id_23486.q || set read_enable_j_AU_l@[mux].sel, 1 || mov read_enable_j_AU.enable, read_enable_j_AU_enable@[mux].q || mov read_enable_j_AU_enable@[mux].data0, @builtin_one.q || set read_enable_j_AU_enable@[mux].sel, 0 || mov read_enable_j_AU_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_j_AU_enable_trigger@[mux].sel, 1 || mov read_enable_j_AU.sclr, @builtin_zero.q || mov read_enable_j_AU.sload, @builtin_one.q || mov write_enable_j_AU.l, fu_id_23476.q || mov write_enable_j_AU.enable, @builtin_one.q || mov write_enable_j_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_j_AU_enable_trigger@[mux].sel, 1 || mov write_enable_j_AU.sclr, @builtin_zero.q || mov write_enable_j_AU.sload, @builtin_one.q || mov v_coeff_pos_AU.a, v_coeff_pos_AU.q || mov v_coeff_pos_AU.b, pre_v_coeff_pos_AU.q || mov v_coeff_pos_AU.enable, v_coeff_pos_AU_enable@[mux].q || mov v_coeff_pos_AU_enable@[mux].data1, kernel_y_is_active_0@[orgvar]_id_13566_line2457.q || set v_coeff_pos_AU_enable@[mux].sel, 1 || mov v_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set v_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov v_coeff_pos_AU.subNadd, @builtin_zero.q || mov v_coeff_pos_AU.sclr, @builtin_zero.q || mov v_coeff_pos_AU.sload, v_coeff_pos_AU_sload@[mux].q || mov v_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set v_coeff_pos_AU_sload@[mux].sel, 0 || mov error_v_coeff_pos_AU.a, error_v_coeff_pos_AU.q || mov error_v_coeff_pos_AU.b, pre_error_v_coeff_pos_AU.q || mov error_v_coeff_pos_AU.enable, error_v_coeff_pos_AU_enable@[mux].q || mov error_v_coeff_pos_AU_enable@[mux].data1, kernel_y_is_active_0@[orgvar]_id_13566_line2457.q || set error_v_coeff_pos_AU_enable@[mux].sel, 1 || mov error_v_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_v_coeff_pos_AU.subNadd, @builtin_one.q || mov error_v_coeff_pos_AU.sclr, @builtin_zero.q || mov error_v_coeff_pos_AU.sload, error_v_coeff_pos_AU_sload@[mux].q || mov error_v_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_v_coeff_pos_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set kernel_y_is_active_0@[orgvar]_id_13566_line2457_enable_trigger@[mux].sel, 0 || set pre_error_j_AU[id=134]_enable_trigger@[mux].sel, 0 || set pre_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set pre_error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].sel, 0 || set error_j_wrapped_0_comb_id_26312_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
32 0000000004000040000120000000  nop || mov cond2629_0@[orgvar]_id_13568.d, write_enable_j_AU.q || mov cond2629_0@[orgvar]_id_13568.sclr, @builtin_zero.q || mov cond2629_0@[orgvar]_id_13568.enable, @builtin_one.q || mov cond2629_0@[orgvar]_id_13568_enable_trigger@[mux].data1, @builtin_one.q || set cond2629_0@[orgvar]_id_13568_enable_trigger@[mux].sel, 1 || mov fu_id_20941_line2651_56.a, v_coeff_pos_AU.q || mov fu_id_20941_line2651_56.b, @constant_8[w4].q || mov fu_id_20941_line2651_56.sign, @builtin_zero.q || mov fu_id_20941_line2651_56.equals, @builtin_one.q || mov fu_id_20941_line2651_56.less, @builtin_one.q || mov fu_id_20941_line2651_56.invert, @builtin_one.q || mov v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.d, fu_id_20941_line2651_56.q || mov v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.sclr, @builtin_zero.q || mov v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable, @builtin_one.q || mov v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676_enable_trigger@[mux].data1, @builtin_one.q || set v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676_enable_trigger@[mux].sel, 1 || mov fu_id_23496.a, v_coeff_pos_AU.q || mov v_coeff_access_AU.a, v_coeff_access_AU_a@[mux].q || mov v_coeff_access_AU_a@[mux].data0, @constant_16[w6].q || set v_coeff_access_AU_a@[mux].sel, 0 || mov v_coeff_access_AU.b, v_coeff_access_AU_b@[mux].q || mov v_coeff_access_AU_b@[mux].data1, fu_id_23496.q || set v_coeff_access_AU_b@[mux].sel, 1 || mov v_coeff_access_AU.enable, @builtin_one.q || mov v_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set v_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov v_coeff_access_AU.subNadd, v_coeff_access_AU_subNadd@[mux].q || mov v_coeff_access_AU_subNadd@[mux].data1, @builtin_one.q || set v_coeff_access_AU_subNadd@[mux].sel, 1 || mov v_coeff_access_AU.sclr, @builtin_zero.q || mov v_coeff_access_AU.sload, v_coeff_access_AU_sload@[mux].q || mov v_coeff_access_AU_sload@[mux].data0, @builtin_zero.q || set v_coeff_access_AU_sload@[mux].sel, 0 || mov fu_id_20842_line2600_45.a, v_off_edge_AU.q || set fu_id_20842_line2600_45_b[consts].index, 0 || mov fu_id_20842_line2600_45.b, fu_id_20842_line2600_45_b[consts].q || mov fu_id_20842_line2600_45.sign, @builtin_one.q || mov fu_id_20842_line2600_45.equals, @builtin_zero.q || mov fu_id_20842_line2600_45.less, @builtin_one.q || mov fu_id_20842_line2600_45.invert, fu_id_20842_line2600_45_invert@[mux].q || mov fu_id_20842_line2600_45_invert@[mux].data0, @builtin_zero.q || set fu_id_20842_line2600_45_invert@[mux].sel, 0 || mov fu_id_23534.a, read_enable_j_AU.q || mov fu_id_23534.b, fu_id_20842_line2600_45.q || mov fu_id_23534.c, run_out_of_pixel_rows_REG.q || mov v_off_edge_AU.a, v_off_edge_AU.q || mov v_off_edge_AU.b, @constant_1[w4].q || mov v_off_edge_AU.enable, v_off_edge_AU_enable@[mux].q || mov v_off_edge_AU_enable@[mux].data1, fu_id_23534.q || set v_off_edge_AU_enable@[mux].sel, 1 || mov v_off_edge_AU_enable_trigger@[mux].data1, @builtin_one.q || set v_off_edge_AU_enable_trigger@[mux].sel, 1 || mov v_off_edge_AU.subNadd, @builtin_zero.q || mov v_off_edge_AU.sclr, @builtin_zero.q || mov v_off_edge_AU.sload, v_off_edge_AU_sload@[mux].q || mov v_off_edge_AU_sload@[mux].data0, @builtin_zero.q || set v_off_edge_AU_sload@[mux].sel, 0 || mov read_enable_j_AU.l, read_enable_j_AU_l@[mux].q || mov read_enable_j_AU_l@[mux].data0, @builtin_zero.q || set read_enable_j_AU_l@[mux].sel, 0 || mov read_enable_j_AU.enable, read_enable_j_AU_enable@[mux].q || mov read_enable_j_AU_enable@[mux].data1, run_out_of_pixel_rows_REG.q || set read_enable_j_AU_enable@[mux].sel, 1 || mov read_enable_j_AU_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_j_AU_enable_trigger@[mux].sel, 1 || mov read_enable_j_AU.sclr, @builtin_zero.q || mov read_enable_j_AU.sload, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
33 0000000008000000000108000000  nop || mov rows_written_@[orgvar]_id_13560_line2564.a, rows_written_@[orgvar]_id_13560_line2564.q || mov rows_written_@[orgvar]_id_13560_line2564.b, @constant_1[w9].q || cmov rows_written_@[orgvar]_id_13560_line2564.enable, @builtin_one.q, @builtin_one.q || mov rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].data2, cond2629_0@[orgvar]_id_13568.q || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 4 || mov rows_written_@[orgvar]_id_13560_line2564.subNadd, @builtin_zero.q || mov rows_written_@[orgvar]_id_13560_line2564.sclr, @builtin_zero.q || mov rows_written_@[orgvar]_id_13560_line2564.sload, rows_written_@[orgvar]_id_13560_line2564_sload@[mux].q || mov rows_written_@[orgvar]_id_13560_line2564_sload@[mux].data0, @builtin_zero.q || set rows_written_@[orgvar]_id_13560_line2564_sload@[mux].sel, 0 || mov fu_id_23496.a, v_coeff_pos_AU.q || mov v_coeff_access_AU.a, v_coeff_access_AU_a@[mux].q || mov v_coeff_access_AU_a@[mux].data1, fu_id_23496.q || set v_coeff_access_AU_a@[mux].sel, 1 || mov v_coeff_access_AU.b, v_coeff_access_AU_b@[mux].q || mov v_coeff_access_AU_b@[mux].data0, @constant_0[w6].q || set v_coeff_access_AU_b@[mux].sel, 0 || mov v_coeff_access_AU.l, v_coeff_access_AU.q || mov v_coeff_access_AU.enable, @builtin_one.q || mov v_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set v_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov v_coeff_access_AU.sload, v_coeff_access_AU_sload@[mux].q || mov v_coeff_access_AU_sload@[mux].data1, v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.q || set v_coeff_access_AU_sload@[mux].sel, 1 || mov v_coeff_access_AU.subNadd, v_coeff_access_AU_subNadd@[mux].q || mov v_coeff_access_AU_subNadd@[mux].data0, @builtin_zero.q || set v_coeff_access_AU_subNadd@[mux].sel, 0 || mov v_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_20842_line2600_45.a, v_off_edge_AU.q || set fu_id_20842_line2600_45_b[consts].index, 0 || mov fu_id_20842_line2600_45.b, fu_id_20842_line2600_45_b[consts].q || mov fu_id_20842_line2600_45.sign, @builtin_one.q || mov fu_id_20842_line2600_45.equals, @builtin_zero.q || mov fu_id_20842_line2600_45.less, @builtin_one.q || mov fu_id_20842_line2600_45.invert, fu_id_20842_line2600_45_invert@[mux].q || mov fu_id_20842_line2600_45_invert@[mux].data0, @builtin_zero.q || set fu_id_20842_line2600_45_invert@[mux].sel, 0 || mov fu_id_23542.a, v_off_edge_AU.q || mov shift_iterations_AU[id=180].a, shift_iterations_AU[id=180]_a@[mux].q || mov shift_iterations_AU[id=180]_a@[mux].data0, @constant_0[w4].q || set shift_iterations_AU[id=180]_a@[mux].sel, 0 || mov shift_iterations_AU[id=180].b, shift_iterations_AU[id=180]_b@[mux].q || mov shift_iterations_AU[id=180]_b@[mux].data1, fu_id_23542.q || set shift_iterations_AU[id=180]_b@[mux].sel, 1 || mov shift_iterations_AU[id=180].enable, @builtin_one.q || mov shift_iterations_AU[id=180]_enable_trigger@[mux].data1, @builtin_one.q || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 2 || mov shift_iterations_AU[id=180].subNadd, shift_iterations_AU[id=180]_subNadd@[mux].q || mov shift_iterations_AU[id=180]_subNadd@[mux].data1, @builtin_one.q || set shift_iterations_AU[id=180]_subNadd@[mux].sel, 1 || mov shift_iterations_AU[id=180].sclr, @builtin_zero.q || mov shift_iterations_AU[id=180].sload, shift_iterations_AU[id=180]_sload@[mux].q || mov shift_iterations_AU[id=180]_sload@[mux].data0, @builtin_zero.q || set shift_iterations_AU[id=180]_sload@[mux].sel, 0 || mov kernel_y_is_active_0@[orgvar]_id_13566_line2457.d, fu_id_20842_line2600_45.q || mov kernel_y_is_active_0@[orgvar]_id_13566_line2457.sclr, @builtin_zero.q || mov kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable, @builtin_one.q || mov kernel_y_is_active_0@[orgvar]_id_13566_line2457_enable_trigger@[mux].data1, @builtin_one.q || set kernel_y_is_active_0@[orgvar]_id_13566_line2457_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set cond2629_0@[orgvar]_id_13568_enable_trigger@[mux].sel, 0 || set v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
34 0000000000004000000008000000  nop || mov fu_id_20876_line2639_13.a, rows_written_@[orgvar]_id_13560_line2564.q || mov fu_id_20876_line2639_13.b, @constant_240[w9].q || mov fu_id_20876_line2639_13.sign, @builtin_one.q || mov fu_id_20876_line2639_13.equals, @builtin_one.q || mov fu_id_20876_line2639_13.less, @builtin_zero.q || mov fu_id_20876_line2639_13.invert, @builtin_zero.q || mov is_last_row_0@[orgvar]_id_13570_line2555.d, fu_id_20876_line2639_13.q || mov is_last_row_0@[orgvar]_id_13570_line2555.sclr, @builtin_zero.q || mov is_last_row_0@[orgvar]_id_13570_line2555.enable, @builtin_one.q || mov is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].data1, @builtin_one.q || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 1 || mov direct_v_coeff_access_AU.l, v_coeff_access_AU.q || mov direct_v_coeff_access_AU.enable, @builtin_one.q || mov direct_v_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set direct_v_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov direct_v_coeff_access_AU.sclr, @builtin_zero.q || mov direct_v_coeff_access_AU.sload, @builtin_one.q || mov fu_id_23548.a, v_off_edge_AU.q || mov fu_id_23550.a, shift_iterations_AU[id=180].q || mov shift_iterations_AU[id=180].a, shift_iterations_AU[id=180]_a@[mux].q || mov shift_iterations_AU[id=180]_a@[mux].data1, fu_id_23548.q || set shift_iterations_AU[id=180]_a@[mux].sel, 1 || mov shift_iterations_AU[id=180].b, shift_iterations_AU[id=180]_b@[mux].q || mov shift_iterations_AU[id=180]_b@[mux].data0, @constant_0[w4].q || set shift_iterations_AU[id=180]_b@[mux].sel, 0 || mov shift_iterations_AU[id=180].l, shift_iterations_AU[id=180]_l@[mux].q || mov shift_iterations_AU[id=180]_l@[mux].data1, fu_id_23550.q || set shift_iterations_AU[id=180]_l@[mux].sel, 1 || mov shift_iterations_AU[id=180].enable, @builtin_one.q || mov shift_iterations_AU[id=180]_enable_trigger@[mux].data1, @builtin_one.q || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 2 || mov shift_iterations_AU[id=180].sload, shift_iterations_AU[id=180]_sload@[mux].q || mov shift_iterations_AU[id=180]_sload@[mux].data2, kernel_y_is_active_0@[orgvar]_id_13566_line2457.q || set shift_iterations_AU[id=180]_sload@[mux].sel, 4 || mov shift_iterations_AU[id=180].subNadd, shift_iterations_AU[id=180]_subNadd@[mux].q || mov shift_iterations_AU[id=180]_subNadd@[mux].data0, @builtin_zero.q || set shift_iterations_AU[id=180]_subNadd@[mux].sel, 0 || mov shift_iterations_AU[id=180].sclr, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set kernel_y_is_active_0@[orgvar]_id_13566_line2457_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676_enable_trigger@[mux].sel, 0 || set v_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
35 2000000400000c00000000000000  nop || mov fu_id_23500.a, direct_v_coeff_access_AU.q || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data0, fu_id_23500.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 0 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data7, fu_id_23554.q || set @pc_usenextpc_trigger@[mux].sel, 128 || set @pc_nextpc[consts].index, 60 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_20986_line2215_58.a, @constant_0[w3].q || mov fu_id_20986_line2215_58.b, fu_id_23552.q || mov fu_id_20986_line2215_58.sign, @builtin_zero.q || mov fu_id_20986_line2215_58.equals, @builtin_zero.q || mov fu_id_20986_line2215_58.less, @builtin_one.q || mov fu_id_20986_line2215_58.invert, @builtin_zero.q || mov fu_id_23554.a, fu_id_20986_line2215_58.q || mov fu_id_23552.a, shift_iterations_AU[id=180].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set direct_v_coeff_access_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
36 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
37 0000000000000000000006000000  nop || mov fu_id_23504.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23508.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23510.a, fu_id_23508.q || mov fu_id_23514.a, fu_id_23508.q || mov fu_id_23516.a, fu_id_23514.q || mov fu_id_23520.a, fu_id_23514.q || mov fu_id_23522.a, fu_id_23520.q || mov these_v_coeffs_AU[fuarr=0].a, these_v_coeffs_AU[fuarr=0]_a@[mux].q || mov these_v_coeffs_AU[fuarr=0]_a@[mux].data0, fu_id_23504.q || set these_v_coeffs_AU[fuarr=0]_a@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=0].b, these_v_coeffs_AU[fuarr=0]_b@[mux].q || mov these_v_coeffs_AU[fuarr=0]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=0]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=0].l, these_v_coeffs_AU[fuarr=0]_l@[mux].q || mov these_v_coeffs_AU[fuarr=0]_l@[mux].data1, fu_id_23522.q || set these_v_coeffs_AU[fuarr=0]_l@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].sload, these_v_coeffs_AU[fuarr=0]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=0]_sload@[mux].data3, v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.q || set these_v_coeffs_AU[fuarr=0]_sload@[mux].sel, 8 || mov these_v_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].a, these_v_coeffs_AU[fuarr=1]_a@[mux].q || mov these_v_coeffs_AU[fuarr=1]_a@[mux].data0, fu_id_23510.q || set these_v_coeffs_AU[fuarr=1]_a@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=1].b, these_v_coeffs_AU[fuarr=1]_b@[mux].q || mov these_v_coeffs_AU[fuarr=1]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=1]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=1].l, these_v_coeffs_AU[fuarr=1]_l@[mux].q || mov these_v_coeffs_AU[fuarr=1]_l@[mux].data0, fu_id_23516.q || set these_v_coeffs_AU[fuarr=1]_l@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].sload, these_v_coeffs_AU[fuarr=1]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=1]_sload@[mux].data3, v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.q || set these_v_coeffs_AU[fuarr=1]_sload@[mux].sel, 8 || mov these_v_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].a, these_v_coeffs_AU[fuarr=2]_a@[mux].q || mov these_v_coeffs_AU[fuarr=2]_a@[mux].data0, fu_id_23516.q || set these_v_coeffs_AU[fuarr=2]_a@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=2].b, these_v_coeffs_AU[fuarr=2]_b@[mux].q || mov these_v_coeffs_AU[fuarr=2]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=2]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=2].l, these_v_coeffs_AU[fuarr=2]_l@[mux].q || mov these_v_coeffs_AU[fuarr=2]_l@[mux].data0, fu_id_23510.q || set these_v_coeffs_AU[fuarr=2]_l@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].sload, these_v_coeffs_AU[fuarr=2]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=2]_sload@[mux].data3, v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.q || set these_v_coeffs_AU[fuarr=2]_sload@[mux].sel, 8 || mov these_v_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].a, these_v_coeffs_AU[fuarr=3]_a@[mux].q || mov these_v_coeffs_AU[fuarr=3]_a@[mux].data0, fu_id_23522.q || set these_v_coeffs_AU[fuarr=3]_a@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=3].b, these_v_coeffs_AU[fuarr=3]_b@[mux].q || mov these_v_coeffs_AU[fuarr=3]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=3]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=3].l, these_v_coeffs_AU[fuarr=3]_l@[mux].q || mov these_v_coeffs_AU[fuarr=3]_l@[mux].data1, fu_id_23504.q || set these_v_coeffs_AU[fuarr=3]_l@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].sload, these_v_coeffs_AU[fuarr=3]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=3]_sload@[mux].data3, v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.q || set these_v_coeffs_AU[fuarr=3]_sload@[mux].sel, 8 || mov these_v_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
38 00000000040000000000c2000000  nop || mov fu_id_20842_line2600_45.a, v_off_edge_AU.q || set fu_id_20842_line2600_45_b[consts].index, 0 || mov fu_id_20842_line2600_45.b, fu_id_20842_line2600_45_b[consts].q || mov fu_id_20842_line2600_45.sign, @builtin_one.q || mov fu_id_20842_line2600_45.equals, @builtin_zero.q || mov fu_id_20842_line2600_45.less, @builtin_one.q || mov fu_id_20842_line2600_45.invert, fu_id_20842_line2600_45_invert@[mux].q || mov fu_id_20842_line2600_45_invert@[mux].data0, @builtin_zero.q || set fu_id_20842_line2600_45_invert@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].a, these_v_coeffs_mirrored_AU[id=178][fuarr=1].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].b, @constant_0[w9].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].l, these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].data1, these_v_coeffs_AU[fuarr=0].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].data1, fu_id_20842_line2600_45.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].subNadd, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25086.a, fu_id_20842_line2600_45.q || mov these_v_coeffs_AU[fuarr=0].a, these_v_coeffs_AU[fuarr=0]_a@[mux].q || mov these_v_coeffs_AU[fuarr=0]_a@[mux].data2, these_v_coeffs_AU[fuarr=1].q || set these_v_coeffs_AU[fuarr=0]_a@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=0].b, these_v_coeffs_AU[fuarr=0]_b@[mux].q || mov these_v_coeffs_AU[fuarr=0]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=0]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=0].l, these_v_coeffs_AU[fuarr=0]_l@[mux].q || mov these_v_coeffs_AU[fuarr=0]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=0]_l@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].sload, these_v_coeffs_AU[fuarr=0]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=0]_sload@[mux].data2, fu_id_25086.q || set these_v_coeffs_AU[fuarr=0]_sload@[mux].sel, 4 || mov these_v_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].a, these_v_coeffs_mirrored_AU[id=178][fuarr=2].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].b, @constant_0[w9].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].l, these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=0].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].data1, fu_id_20842_line2600_45.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].subNadd, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].a, these_v_coeffs_AU[fuarr=1]_a@[mux].q || mov these_v_coeffs_AU[fuarr=1]_a@[mux].data1, these_v_coeffs_AU[fuarr=0].q || set these_v_coeffs_AU[fuarr=1]_a@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].b, these_v_coeffs_AU[fuarr=1]_b@[mux].q || mov these_v_coeffs_AU[fuarr=1]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=1]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=1].l, these_v_coeffs_AU[fuarr=1]_l@[mux].q || mov these_v_coeffs_AU[fuarr=1]_l@[mux].data2, these_v_coeffs_AU[fuarr=2].q || set these_v_coeffs_AU[fuarr=1]_l@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].sload, these_v_coeffs_AU[fuarr=1]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=1]_sload@[mux].data2, fu_id_20842_line2600_45.q || set these_v_coeffs_AU[fuarr=1]_sload@[mux].sel, 4 || mov these_v_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].a, these_v_coeffs_mirrored_AU[id=178][fuarr=3].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].b, @constant_0[w9].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].l, these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=1].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].data1, fu_id_20842_line2600_45.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].subNadd, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].a, these_v_coeffs_AU[fuarr=2]_a@[mux].q || mov these_v_coeffs_AU[fuarr=2]_a@[mux].data1, these_v_coeffs_AU[fuarr=1].q || set these_v_coeffs_AU[fuarr=2]_a@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].b, these_v_coeffs_AU[fuarr=2]_b@[mux].q || mov these_v_coeffs_AU[fuarr=2]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=2]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=2].l, these_v_coeffs_AU[fuarr=2]_l@[mux].q || mov these_v_coeffs_AU[fuarr=2]_l@[mux].data2, these_v_coeffs_AU[fuarr=3].q || set these_v_coeffs_AU[fuarr=2]_l@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].sload, these_v_coeffs_AU[fuarr=2]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=2]_sload@[mux].data2, fu_id_20842_line2600_45.q || set these_v_coeffs_AU[fuarr=2]_sload@[mux].sel, 4 || mov these_v_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].a, these_v_coeffs_AU[fuarr=3].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].b, @constant_0[w9].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].l, these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=2].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].data1, fu_id_20842_line2600_45.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].subNadd, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].a, these_v_coeffs_AU[fuarr=3]_a@[mux].q || mov these_v_coeffs_AU[fuarr=3]_a@[mux].data1, these_v_coeffs_AU[fuarr=2].q || set these_v_coeffs_AU[fuarr=3]_a@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].b, these_v_coeffs_AU[fuarr=3]_b@[mux].q || mov these_v_coeffs_AU[fuarr=3]_b@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=3]_b@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=3].l, these_v_coeffs_AU[fuarr=3]_l@[mux].q || mov these_v_coeffs_AU[fuarr=3]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=3]_l@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].sload, these_v_coeffs_AU[fuarr=3]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=3]_sload@[mux].data2, fu_id_20842_line2600_45.q || set these_v_coeffs_AU[fuarr=3]_sload@[mux].sel, 4 || mov these_v_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov i_@[orgvar]_id_13574_line1595.a, i_@[orgvar]_id_13574_line1595.q || mov i_@[orgvar]_id_13574_line1595.b, @constant_1[w11].q || mov i_@[orgvar]_id_13574_line1595.enable, @builtin_one.q || mov i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13574_line1595.subNadd, @builtin_zero.q || mov i_@[orgvar]_id_13574_line1595.sclr, @builtin_zero.q || mov i_@[orgvar]_id_13574_line1595.sload, i_@[orgvar]_id_13574_line1595_sload@[mux].q || mov i_@[orgvar]_id_13574_line1595_sload@[mux].data0, @builtin_zero.q || set i_@[orgvar]_id_13574_line1595_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
39 0000000080000800000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data4, fu_id_22344_line2215_58.q || set @pc_usenextpc_trigger@[mux].sel, 16 || set @pc_nextpc[consts].index, 56 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_22344_line2215_58.a, fu_id_25090.q || mov fu_id_22344_line2215_58.b, fu_id_23552.q || mov fu_id_22344_line2215_58.sign, @builtin_zero.q || mov fu_id_22344_line2215_58.equals, @builtin_zero.q || mov fu_id_22344_line2215_58.less, @builtin_one.q || mov fu_id_22344_line2215_58.invert, @builtin_zero.q || mov fu_id_25090.a, i_@[orgvar]_id_13574_line1595.q || mov fu_id_23552.a, shift_iterations_AU[id=180].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
3a 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
3b 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13574_line1595_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
3c 0000000004000000000110000000  nop || mov fu_id_20842_line2600_45.a, v_off_edge_AU.q || set fu_id_20842_line2600_45_b[consts].index, 0 || mov fu_id_20842_line2600_45.b, fu_id_20842_line2600_45_b[consts].q || mov fu_id_20842_line2600_45.sign, @builtin_one.q || mov fu_id_20842_line2600_45.equals, @builtin_zero.q || mov fu_id_20842_line2600_45.less, @builtin_one.q || mov fu_id_20842_line2600_45.invert, fu_id_20842_line2600_45_invert@[mux].q || mov fu_id_20842_line2600_45_invert@[mux].data0, @builtin_zero.q || set fu_id_20842_line2600_45_invert@[mux].sel, 0 || mov fu_id_26098.a, fu_id_20842_line2600_45.q || mov shift_iterations_AU[id=180].l, shift_iterations_AU[id=180]_l@[mux].q || mov shift_iterations_AU[id=180]_l@[mux].data0, @constant_0[w4].q || set shift_iterations_AU[id=180]_l@[mux].sel, 0 || cmov shift_iterations_AU[id=180].enable, @builtin_one.q, @builtin_one.q || mov shift_iterations_AU[id=180]_enable_trigger@[mux].data2, fu_id_26098.q || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 4 || mov shift_iterations_AU[id=180].sclr, @builtin_zero.q || mov shift_iterations_AU[id=180].sload, shift_iterations_AU[id=180]_sload@[mux].q || mov shift_iterations_AU[id=180]_sload@[mux].data1, @builtin_one.q || set shift_iterations_AU[id=180]_sload@[mux].sel, 2 || mov i_@[orgvar]_id_13577_line1595.l, @constant_0[w11].q || mov i_@[orgvar]_id_13577_line1595.enable, @builtin_one.q || mov i_@[orgvar]_id_13577_line1595_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13577_line1595_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13577_line1595.sclr, @builtin_zero.q || mov i_@[orgvar]_id_13577_line1595.sload, i_@[orgvar]_id_13577_line1595_sload@[mux].q || mov i_@[orgvar]_id_13577_line1595_sload@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13577_line1595_sload@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
3d 0000000400001400000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data7, fu_id_23554.q || set @pc_usenextpc_trigger@[mux].sel, 128 || set @pc_nextpc[consts].index, 68 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_20986_line2215_58.a, @constant_0[w3].q || mov fu_id_20986_line2215_58.b, fu_id_23552.q || mov fu_id_20986_line2215_58.sign, @builtin_zero.q || mov fu_id_20986_line2215_58.equals, @builtin_zero.q || mov fu_id_20986_line2215_58.less, @builtin_one.q || mov fu_id_20986_line2215_58.invert, @builtin_zero.q || mov fu_id_23554.a, fu_id_20986_line2215_58.q || mov fu_id_23552.a, shift_iterations_AU[id=180].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13577_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
3e 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13577_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
3f 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13577_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
40 00000000000020000001c3000000  nop || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].l, these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=2].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=3].l, these_v_coeffs_AU[fuarr=3]_l@[mux].q || mov these_v_coeffs_AU[fuarr=3]_l@[mux].data2, these_v_coeffs_AU[fuarr=2].q || set these_v_coeffs_AU[fuarr=3]_l@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].sload, these_v_coeffs_AU[fuarr=3]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=3]_sload@[mux].sel, 2 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].l, these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=1].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=2].l, these_v_coeffs_AU[fuarr=2]_l@[mux].q || mov these_v_coeffs_AU[fuarr=2]_l@[mux].data1, these_v_coeffs_AU[fuarr=1].q || set these_v_coeffs_AU[fuarr=2]_l@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].sload, these_v_coeffs_AU[fuarr=2]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=2]_sload@[mux].sel, 2 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].l, these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=0].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_l@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=1].l, these_v_coeffs_AU[fuarr=1]_l@[mux].q || mov these_v_coeffs_AU[fuarr=1]_l@[mux].data1, these_v_coeffs_AU[fuarr=0].q || set these_v_coeffs_AU[fuarr=1]_l@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].sload, these_v_coeffs_AU[fuarr=1]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=1]_sload@[mux].sel, 2 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].l, these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_l@[mux].sel, 0 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].sclr, @builtin_zero.q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0].sload, these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].q || mov these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].data0, @builtin_one.q || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=0].l, these_v_coeffs_AU[fuarr=0]_l@[mux].q || mov these_v_coeffs_AU[fuarr=0]_l@[mux].data0, @constant_0[w9].q || set these_v_coeffs_AU[fuarr=0]_l@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=0].sload, these_v_coeffs_AU[fuarr=0]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=0]_sload@[mux].sel, 2 || mov i_@[orgvar]_id_13577_line1595.a, i_@[orgvar]_id_13577_line1595.q || mov i_@[orgvar]_id_13577_line1595.b, @constant_1[w11].q || mov i_@[orgvar]_id_13577_line1595.enable, @builtin_one.q || mov i_@[orgvar]_id_13577_line1595_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13577_line1595_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13577_line1595.subNadd, @builtin_zero.q || mov i_@[orgvar]_id_13577_line1595.sclr, @builtin_zero.q || mov i_@[orgvar]_id_13577_line1595.sload, i_@[orgvar]_id_13577_line1595_sload@[mux].q || mov i_@[orgvar]_id_13577_line1595_sload@[mux].data0, @builtin_zero.q || set i_@[orgvar]_id_13577_line1595_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
41 0000000040001000000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data3, fu_id_22316_line2266_58.q || set @pc_usenextpc_trigger@[mux].sel, 8 || set @pc_nextpc[consts].index, 64 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_22316_line2266_58.a, fu_id_25084.q || mov fu_id_22316_line2266_58.b, shift_iterations_AU[id=180].q || mov fu_id_22316_line2266_58.sign, @builtin_zero.q || mov fu_id_22316_line2266_58.equals, @builtin_zero.q || mov fu_id_22316_line2266_58.less, @builtin_one.q || mov fu_id_22316_line2266_58.invert, @builtin_zero.q || mov fu_id_25084.a, i_@[orgvar]_id_13577_line1595.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13577_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
42 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13577_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
43 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13577_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set shift_iterations_AU[id=180]_enable_trigger@[mux].sel, 0
44 0000000000003000000002580000  nop || mov these_v_coeffs_AU[fuarr=0].a, these_v_coeffs_AU[fuarr=0]_a@[mux].q || mov these_v_coeffs_AU[fuarr=0]_a@[mux].data1, these_v_coeffs_AU[fuarr=0].q || set these_v_coeffs_AU[fuarr=0]_a@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].b, these_v_coeffs_AU[fuarr=0]_b@[mux].q || mov these_v_coeffs_AU[fuarr=0]_b@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=0].q || set these_v_coeffs_AU[fuarr=0]_b@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=0].sload, these_v_coeffs_AU[fuarr=0]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=0]_sload@[mux].data0, @builtin_zero.q || set these_v_coeffs_AU[fuarr=0]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=1].a, these_v_coeffs_AU[fuarr=1]_a@[mux].q || mov these_v_coeffs_AU[fuarr=1]_a@[mux].data2, these_v_coeffs_AU[fuarr=1].q || set these_v_coeffs_AU[fuarr=1]_a@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=1].b, these_v_coeffs_AU[fuarr=1]_b@[mux].q || mov these_v_coeffs_AU[fuarr=1]_b@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=1].q || set these_v_coeffs_AU[fuarr=1]_b@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=1].sload, these_v_coeffs_AU[fuarr=1]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=1]_sload@[mux].data0, @builtin_zero.q || set these_v_coeffs_AU[fuarr=1]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=2].a, these_v_coeffs_AU[fuarr=2]_a@[mux].q || mov these_v_coeffs_AU[fuarr=2]_a@[mux].data2, these_v_coeffs_AU[fuarr=2].q || set these_v_coeffs_AU[fuarr=2]_a@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=2].b, these_v_coeffs_AU[fuarr=2]_b@[mux].q || mov these_v_coeffs_AU[fuarr=2]_b@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=2].q || set these_v_coeffs_AU[fuarr=2]_b@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=2].sload, these_v_coeffs_AU[fuarr=2]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=2]_sload@[mux].data0, @builtin_zero.q || set these_v_coeffs_AU[fuarr=2]_sload@[mux].sel, 0 || mov these_v_coeffs_AU[fuarr=3].a, these_v_coeffs_AU[fuarr=3]_a@[mux].q || mov these_v_coeffs_AU[fuarr=3]_a@[mux].data2, these_v_coeffs_AU[fuarr=3].q || set these_v_coeffs_AU[fuarr=3]_a@[mux].sel, 2 || mov these_v_coeffs_AU[fuarr=3].b, these_v_coeffs_AU[fuarr=3]_b@[mux].q || mov these_v_coeffs_AU[fuarr=3]_b@[mux].data1, these_v_coeffs_mirrored_AU[id=178][fuarr=3].q || set these_v_coeffs_AU[fuarr=3]_b@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_v_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov these_v_coeffs_AU[fuarr=3].sload, these_v_coeffs_AU[fuarr=3]_sload@[mux].q || mov these_v_coeffs_AU[fuarr=3]_sload@[mux].data0, @builtin_zero.q || set these_v_coeffs_AU[fuarr=3]_sload@[mux].sel, 0 || mov write_pos_AU.l, @constant_640[w10].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data0, @builtin_one.q || set write_pos_AU_enable@[mux].sel, 1 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data1, @builtin_one.q || set write_pos_AU_sload@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data0, @builtin_zero.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 0 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_REG.enable, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 2 || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data0, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data0, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data0, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13580_line1595.l, @constant_1[w11].q || mov i_@[orgvar]_id_13580_line1595.enable, @builtin_one.q || mov i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13580_line1595.sclr, @builtin_zero.q || mov i_@[orgvar]_id_13580_line1595.sload, i_@[orgvar]_id_13580_line1595_sload@[mux].q || mov i_@[orgvar]_id_13580_line1595_sload@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13580_line1595_sload@[mux].sel, 1 || mov fu_id_6268_@[orgvar]_id_13583.l, @constant_1[w2].q || mov fu_id_6268_@[orgvar]_id_13583.enable, @builtin_one.q || mov fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 1 || mov fu_id_6268_@[orgvar]_id_13583.sclr, @builtin_zero.q || mov fu_id_6268_@[orgvar]_id_13583.sload, fu_id_6268_@[orgvar]_id_13583_sload@[mux].q || mov fu_id_6268_@[orgvar]_id_13583_sload@[mux].data1, @builtin_one.q || set fu_id_6268_@[orgvar]_id_13583_sload@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_mirrored_AU[id=178][fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
45 0000000004000000000004600000  nop || mov fu_id_21054_line1714_57.a, write_pos_AU.q || mov fu_id_21054_line1714_57.b, @constant_0[w10].q || mov fu_id_21054_line1714_57.sign, @builtin_zero.q || mov fu_id_21054_line1714_57.equals, @builtin_one.q || mov fu_id_21054_line1714_57.less, @builtin_zero.q || mov fu_id_21054_line1714_57.invert, @builtin_zero.q || mov fu_id_25118.a, run_out_of_pixels_this_row_REG.q || mov fu_id_25118.b, fu_id_21054_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w10].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data2, fu_id_25118.q || set write_pos_AU_enable@[mux].sel, 4 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data2, fu_id_21054_line1714_57.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 4 || mov fu_id_6268_@[orgvar]_id_13583.a, fu_id_6268_@[orgvar]_id_13583.q || mov fu_id_6268_@[orgvar]_id_13583.b, @constant_1[w2].q || mov fu_id_6268_@[orgvar]_id_13583.enable, @builtin_one.q || mov fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 1 || mov fu_id_6268_@[orgvar]_id_13583.subNadd, @builtin_one.q || mov fu_id_6268_@[orgvar]_id_13583.sclr, @builtin_zero.q || mov fu_id_6268_@[orgvar]_id_13583.sload, fu_id_6268_@[orgvar]_id_13583_sload@[mux].q || mov fu_id_6268_@[orgvar]_id_13583_sload@[mux].data0, @builtin_zero.q || set fu_id_6268_@[orgvar]_id_13583_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
46 0000000004000000000000040000  nop || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_25140.a, read_enable_j_AU.q || mov fu_id_25140.b, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13586.d, fu_id_25140.q || mov cond1745_0@[orgvar]_id_13586.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13586.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13586_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13586_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
47 1008000000000000000000000000  nop || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data6, cond1745_0@[orgvar]_id_13586.q || set din_takeb_trigger@[mux].sel, 64 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_25338.a, read_enable_j_AU.q || mov fu_id_25338.b, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13588.d, fu_id_25338.q || mov cond1738_0@[orgvar]_id_13588.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13588.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13588_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13588_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13586_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
48 0800800000000020000000000000  nop || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data6, cond1745_0@[orgvar]_id_13586.q || set just_read_REG_enable_trigger@[mux].sel, 64 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data2, cond1738_0@[orgvar]_id_13588.q || set din_takeb_trigger@[mux].sel, 4 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_25536.a, read_enable_j_AU.q || mov fu_id_25536.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13590.d, fu_id_25536.q || mov cond1738_0@[orgvar]_id_13590.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13590.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13590_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13590_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13586_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13588_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
49 0401000000000020004000000000  nop || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_25202.a, fu_id_25162.q || mov fu_id_25202.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25202.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25202.d, read_enable_j_AU.q || mov fu_id_25204.a, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25204.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25202.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data1, fu_id_25204.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25202.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25244.a, fu_id_25162.q || mov fu_id_25244.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25244.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25244.d, read_enable_j_AU.q || mov fu_id_25246.a, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25246.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25244.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data1, fu_id_25246.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25244.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25286.a, fu_id_25162.q || mov fu_id_25286.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25286.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25286.d, read_enable_j_AU.q || mov fu_id_25288.a, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25288.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25286.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data1, fu_id_25288.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25286.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_25320.a, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25320.b, read_enable_j_AU.q || mov fu_id_25322.a, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25322.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data1, fu_id_25320.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data1, fu_id_25322.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_25320.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data2, cond1738_0@[orgvar]_id_13588.q || set just_read_REG_enable_trigger@[mux].sel, 4 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data3, cond1738_0@[orgvar]_id_13590.q || set din_takeb_trigger@[mux].sel, 8 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13588_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13590_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
4a 0200000004000028002000210000  nop || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_25400.a, fu_id_25162.q || mov fu_id_25400.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_25400.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25400.d, read_enable_j_AU.q || mov fu_id_25402.a, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25402.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data1, fu_id_25400.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data1, fu_id_25402.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data2, fu_id_25400.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_25442.a, fu_id_25162.q || mov fu_id_25442.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_25442.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25442.d, read_enable_j_AU.q || mov fu_id_25444.a, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25444.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data1, fu_id_25442.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data1, fu_id_25444.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data2, fu_id_25442.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_25484.a, fu_id_25162.q || mov fu_id_25484.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_25484.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25484.d, read_enable_j_AU.q || mov fu_id_25486.a, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25486.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data1, fu_id_25484.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data1, fu_id_25486.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data2, fu_id_25484.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_25518.a, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25518.b, read_enable_j_AU.q || mov fu_id_25520.a, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_25520.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data1, fu_id_25518.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data1, fu_id_25520.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_25518.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data3, cond1738_0@[orgvar]_id_13590.q || set just_read_REG_enable_trigger@[mux].sel, 8 || mov fu_id_25728.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25728.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25732.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25732.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25736.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25736.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25740.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25740.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov v_data_0_3_comb_id_26318.d, v_kernel_AU[fuarr=0].q || mov v_data_0_3_comb_id_26318.sclr, @builtin_zero.q || mov v_data_0_3_comb_id_26318.enable, @builtin_one.q || mov v_data_0_3_comb_id_26318_enable_trigger@[mux].data1, @builtin_one.q || set v_data_0_3_comb_id_26318_enable_trigger@[mux].sel, 1 || mov v_data_1_3_comb_id_26321.d, v_kernel_AU[fuarr=3].q || mov v_data_1_3_comb_id_26321.sclr, @builtin_zero.q || mov v_data_1_3_comb_id_26321.enable, @builtin_one.q || mov v_data_1_3_comb_id_26321_enable_trigger@[mux].data1, @builtin_one.q || set v_data_1_3_comb_id_26321_enable_trigger@[mux].sel, 1 || mov v_data_2_3_comb_id_26324.d, v_kernel_AU[fuarr=6].q || mov v_data_2_3_comb_id_26324.sclr, @builtin_zero.q || mov v_data_2_3_comb_id_26324.enable, @builtin_one.q || mov v_data_2_3_comb_id_26324_enable_trigger@[mux].data1, @builtin_one.q || set v_data_2_3_comb_id_26324_enable_trigger@[mux].sel, 1 || mov v_data_3_3_comb_id_26327.d, v_kernel_AU[fuarr=9].q || mov v_data_3_3_comb_id_26327.sclr, @builtin_zero.q || mov v_data_3_3_comb_id_26327.enable, @builtin_one.q || mov v_data_3_3_comb_id_26327_enable_trigger@[mux].data1, @builtin_one.q || set v_data_3_3_comb_id_26327_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13590_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
4b 0100000004000800001000210000  nop || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_25598.a, fu_id_25162.q || mov fu_id_25598.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_25598.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25598.d, read_enable_j_AU.q || mov fu_id_25600.a, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25600.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data1, fu_id_25598.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data1, fu_id_25600.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data2, fu_id_25598.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_25640.a, fu_id_25162.q || mov fu_id_25640.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_25640.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25640.d, read_enable_j_AU.q || mov fu_id_25642.a, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25642.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data1, fu_id_25640.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data1, fu_id_25642.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data2, fu_id_25640.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_25682.a, fu_id_25162.q || mov fu_id_25682.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_25682.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25682.d, read_enable_j_AU.q || mov fu_id_25684.a, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25684.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data1, fu_id_25682.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data1, fu_id_25684.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data2, fu_id_25682.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_25716.a, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25716.b, read_enable_j_AU.q || mov fu_id_25718.a, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_25718.b, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data1, fu_id_25716.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data1, fu_id_25718.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_25716.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_25790.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25790.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25794.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25794.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25798.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25798.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25802.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25802.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov v_data_0_4_comb_id_26330.d, v_kernel_AU[fuarr=1].q || mov v_data_0_4_comb_id_26330.sclr, @builtin_zero.q || mov v_data_0_4_comb_id_26330.enable, @builtin_one.q || mov v_data_0_4_comb_id_26330_enable_trigger@[mux].data1, @builtin_one.q || set v_data_0_4_comb_id_26330_enable_trigger@[mux].sel, 1 || mov v_data_1_4_comb_id_26333.d, v_kernel_AU[fuarr=4].q || mov v_data_1_4_comb_id_26333.sclr, @builtin_zero.q || mov v_data_1_4_comb_id_26333.enable, @builtin_one.q || mov v_data_1_4_comb_id_26333_enable_trigger@[mux].data1, @builtin_one.q || set v_data_1_4_comb_id_26333_enable_trigger@[mux].sel, 1 || mov v_data_2_4_comb_id_26336.d, v_kernel_AU[fuarr=7].q || mov v_data_2_4_comb_id_26336.sclr, @builtin_zero.q || mov v_data_2_4_comb_id_26336.enable, @builtin_one.q || mov v_data_2_4_comb_id_26336_enable_trigger@[mux].data1, @builtin_one.q || set v_data_2_4_comb_id_26336_enable_trigger@[mux].sel, 1 || mov v_data_3_4_comb_id_26339.d, v_kernel_AU[fuarr=10].q || mov v_data_3_4_comb_id_26339.sclr, @builtin_zero.q || mov v_data_3_4_comb_id_26339.enable, @builtin_one.q || mov v_data_3_4_comb_id_26339_enable_trigger@[mux].data1, @builtin_one.q || set v_data_3_4_comb_id_26339_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_3_comb_id_26318_enable_trigger@[mux].sel, 0 || set v_data_1_3_comb_id_26321_enable_trigger@[mux].sel, 0 || set v_data_2_3_comb_id_26324_enable_trigger@[mux].sel, 0 || set v_data_3_3_comb_id_26327_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
4c 0080000000000000000000240000  nop || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25852.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25852.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25856.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25856.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25860.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25860.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25864.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25864.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov v_data_0_5_comb_id_26342.d, v_kernel_AU[fuarr=2].q || mov v_data_0_5_comb_id_26342.sclr, @builtin_zero.q || mov v_data_0_5_comb_id_26342.enable, @builtin_one.q || mov v_data_0_5_comb_id_26342_enable_trigger@[mux].data1, @builtin_one.q || set v_data_0_5_comb_id_26342_enable_trigger@[mux].sel, 1 || mov v_data_1_5_comb_id_26345.d, v_kernel_AU[fuarr=5].q || mov v_data_1_5_comb_id_26345.sclr, @builtin_zero.q || mov v_data_1_5_comb_id_26345.enable, @builtin_one.q || mov v_data_1_5_comb_id_26345_enable_trigger@[mux].data1, @builtin_one.q || set v_data_1_5_comb_id_26345_enable_trigger@[mux].sel, 1 || mov v_data_2_5_comb_id_26348.d, v_kernel_AU[fuarr=8].q || mov v_data_2_5_comb_id_26348.sclr, @builtin_zero.q || mov v_data_2_5_comb_id_26348.enable, @builtin_one.q || mov v_data_2_5_comb_id_26348_enable_trigger@[mux].data1, @builtin_one.q || set v_data_2_5_comb_id_26348_enable_trigger@[mux].sel, 1 || mov v_data_3_5_comb_id_26351.d, v_kernel_AU[fuarr=11].q || mov v_data_3_5_comb_id_26351.sclr, @builtin_zero.q || mov v_data_3_5_comb_id_26351.enable, @builtin_one.q || mov v_data_3_5_comb_id_26351_enable_trigger@[mux].data1, @builtin_one.q || set v_data_3_5_comb_id_26351_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_3_comb_id_26318_enable_trigger@[mux].sel, 0 || set v_data_1_3_comb_id_26321_enable_trigger@[mux].sel, 0 || set v_data_2_3_comb_id_26324_enable_trigger@[mux].sel, 0 || set v_data_3_3_comb_id_26327_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_4_comb_id_26330_enable_trigger@[mux].sel, 0 || set v_data_1_4_comb_id_26333_enable_trigger@[mux].sel, 0 || set v_data_2_4_comb_id_26336_enable_trigger@[mux].sel, 0 || set v_data_3_4_comb_id_26339_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
4d 0000000000000800000000248000  nop || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov fu_id_25914.a, v_data_0_3_comb_id_26318.q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data3, fu_id_25914.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 5 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25918.a, v_data_1_3_comb_id_26321.q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data3, fu_id_25918.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 5 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25922.a, v_data_2_3_comb_id_26324.q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data3, fu_id_25922.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 5 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25926.a, v_data_3_3_comb_id_26327.q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data3, fu_id_25926.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 5 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_3_comb_id_26318_enable_trigger@[mux].sel, 0 || set v_data_1_3_comb_id_26321_enable_trigger@[mux].sel, 0 || set v_data_2_3_comb_id_26324_enable_trigger@[mux].sel, 0 || set v_data_3_3_comb_id_26327_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_4_comb_id_26330_enable_trigger@[mux].sel, 0 || set v_data_1_4_comb_id_26333_enable_trigger@[mux].sel, 0 || set v_data_2_4_comb_id_26336_enable_trigger@[mux].sel, 0 || set v_data_3_4_comb_id_26339_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_5_comb_id_26342_enable_trigger@[mux].sel, 0 || set v_data_1_5_comb_id_26345_enable_trigger@[mux].sel, 0 || set v_data_2_5_comb_id_26348_enable_trigger@[mux].sel, 0 || set v_data_3_5_comb_id_26351_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
4e 000000000000000000000022c000  nop || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov fu_id_25972.a, v_data_0_4_comb_id_26330.q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data4, fu_id_25972.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 8 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25976.a, v_data_1_4_comb_id_26333.q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data4, fu_id_25976.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 8 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25980.a, v_data_2_4_comb_id_26336.q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data4, fu_id_25980.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 8 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25984.a, v_data_3_4_comb_id_26339.q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data4, fu_id_25984.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 8 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_4_comb_id_26330_enable_trigger@[mux].sel, 0 || set v_data_1_4_comb_id_26333_enable_trigger@[mux].sel, 0 || set v_data_2_4_comb_id_26336_enable_trigger@[mux].sel, 0 || set v_data_3_4_comb_id_26339_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_5_comb_id_26342_enable_trigger@[mux].sel, 0 || set v_data_1_5_comb_id_26345_enable_trigger@[mux].sel, 0 || set v_data_2_5_comb_id_26348_enable_trigger@[mux].sel, 0 || set v_data_3_5_comb_id_26351_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
4f 000000000000080000000022e000  nop || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov fu_id_26030.a, v_data_0_5_comb_id_26342.q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data5, fu_id_26030.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 9 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_26034.a, v_data_1_5_comb_id_26345.q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data5, fu_id_26034.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 9 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_26038.a, v_data_2_5_comb_id_26348.q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data5, fu_id_26038.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 9 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_26042.a, v_data_3_5_comb_id_26351.q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data5, fu_id_26042.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 9 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_data_0_5_comb_id_26342_enable_trigger@[mux].sel, 0 || set v_data_1_5_comb_id_26345_enable_trigger@[mux].sel, 0 || set v_data_2_5_comb_id_26348_enable_trigger@[mux].sel, 0 || set v_data_3_5_comb_id_26351_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
50 000000000000000000000000f000  nop || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
51 000000000000000000000000f800  nop || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
52 0000000004000000c0080000f800  nop || mov fu_id_25774.a, i_@[orgvar]_id_13580_line1595.q || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_21175_line1834_75.a, fu_id_25774.q || set fu_id_21175_line1834_75_b[consts].index, 1 || mov fu_id_21175_line1834_75.b, fu_id_21175_line1834_75_b[consts].q || mov fu_id_21175_line1834_75.sign, @builtin_zero.q || mov fu_id_21175_line1834_75.equals, @builtin_one.q || mov fu_id_21175_line1834_75.less, @builtin_zero.q || mov fu_id_21175_line1834_75.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data0, fu_id_25776.q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data1, fu_id_21175_line1834_75.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25778.a, i_@[orgvar]_id_13580_line1595.q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_21191_line1840_79.a, fu_id_25778.q || mov fu_id_21191_line1840_79.b, @constant_1[w2].q || mov fu_id_21191_line1840_79.sign, @builtin_zero.q || mov fu_id_21191_line1840_79.equals, @builtin_one.q || mov fu_id_21191_line1840_79.less, @builtin_zero.q || mov fu_id_21191_line1840_79.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data0, fu_id_25780.q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data1, fu_id_21191_line1840_79.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
53 0000000004000000300800007800  nop || mov fu_id_25774.a, i_@[orgvar]_id_13580_line1595.q || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_21175_line1834_75.a, fu_id_25774.q || set fu_id_21175_line1834_75_b[consts].index, 1 || mov fu_id_21175_line1834_75.b, fu_id_21175_line1834_75_b[consts].q || mov fu_id_21175_line1834_75.sign, @builtin_zero.q || mov fu_id_21175_line1834_75.equals, @builtin_one.q || mov fu_id_21175_line1834_75.less, @builtin_zero.q || mov fu_id_21175_line1834_75.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data0, fu_id_25776.q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data1, fu_id_21175_line1834_75.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25778.a, i_@[orgvar]_id_13580_line1595.q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_21191_line1840_79.a, fu_id_25778.q || mov fu_id_21191_line1840_79.b, @constant_1[w2].q || mov fu_id_21191_line1840_79.sign, @builtin_zero.q || mov fu_id_21191_line1840_79.equals, @builtin_one.q || mov fu_id_21191_line1840_79.less, @builtin_zero.q || mov fu_id_21191_line1840_79.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data0, fu_id_25780.q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data1, fu_id_21191_line1840_79.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 0 || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
54 00000000040000000c0800003800  nop || mov fu_id_25774.a, i_@[orgvar]_id_13580_line1595.q || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_21175_line1834_75.a, fu_id_25774.q || set fu_id_21175_line1834_75_b[consts].index, 1 || mov fu_id_21175_line1834_75.b, fu_id_21175_line1834_75_b[consts].q || mov fu_id_21175_line1834_75.sign, @builtin_zero.q || mov fu_id_21175_line1834_75.equals, @builtin_one.q || mov fu_id_21175_line1834_75.less, @builtin_zero.q || mov fu_id_21175_line1834_75.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data0, fu_id_25776.q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data1, fu_id_21175_line1834_75.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25778.a, i_@[orgvar]_id_13580_line1595.q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_21191_line1840_79.a, fu_id_25778.q || mov fu_id_21191_line1840_79.b, @constant_1[w2].q || mov fu_id_21191_line1840_79.sign, @builtin_zero.q || mov fu_id_21191_line1840_79.equals, @builtin_one.q || mov fu_id_21191_line1840_79.less, @builtin_zero.q || mov fu_id_21191_line1840_79.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data0, fu_id_25780.q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data1, fu_id_21191_line1840_79.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
55 0000004000000e00020000001800  nop || mov fu_id_25774.a, i_@[orgvar]_id_13580_line1595.q || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_21175_line1834_75.a, fu_id_25774.q || set fu_id_21175_line1834_75_b[consts].index, 2 || mov fu_id_21175_line1834_75.b, fu_id_21175_line1834_75_b[consts].q || mov fu_id_21175_line1834_75.sign, @builtin_zero.q || mov fu_id_21175_line1834_75.equals, @builtin_one.q || mov fu_id_21175_line1834_75.less, @builtin_zero.q || mov fu_id_21175_line1834_75.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data0, fu_id_25776.q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data1, fu_id_21175_line1834_75.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data11, fu_id_26086.q || set @pc_usenextpc_trigger@[mux].sel, 2048 || set @pc_nextpc[consts].index, 69 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_26086.a, fu_id_6268_@[orgvar]_id_13583.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
56 0000000004000000010000000800  nop || mov fu_id_25774.a, i_@[orgvar]_id_13580_line1595.q || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_21175_line1834_75.a, fu_id_25774.q || set fu_id_21175_line1834_75_b[consts].index, 2 || mov fu_id_21175_line1834_75.b, fu_id_21175_line1834_75_b[consts].q || mov fu_id_21175_line1834_75.sign, @builtin_zero.q || mov fu_id_21175_line1834_75.equals, @builtin_one.q || mov fu_id_21175_line1834_75.less, @builtin_zero.q || mov fu_id_21175_line1834_75.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data0, fu_id_25776.q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data1, fu_id_21175_line1834_75.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
57 0000000004000000008000080000  nop || mov fu_id_25774.a, i_@[orgvar]_id_13580_line1595.q || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_21175_line1834_75.a, fu_id_25774.q || set fu_id_21175_line1834_75_b[consts].index, 2 || mov fu_id_21175_line1834_75.b, fu_id_21175_line1834_75_b[consts].q || mov fu_id_21175_line1834_75.sign, @builtin_zero.q || mov fu_id_21175_line1834_75.equals, @builtin_one.q || mov fu_id_21175_line1834_75.less, @builtin_zero.q || mov fu_id_21175_line1834_75.invert, @builtin_zero.q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data0, fu_id_25776.q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 0 || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data1, fu_id_21175_line1834_75.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 2 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov i_@[orgvar]_id_13580_line1595.a, i_@[orgvar]_id_13580_line1595.q || mov i_@[orgvar]_id_13580_line1595.b, @constant_1[w11].q || mov i_@[orgvar]_id_13580_line1595.enable, @builtin_one.q || mov i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].data1, @builtin_one.q || set i_@[orgvar]_id_13580_line1595_enable_trigger@[mux].sel, 1 || mov i_@[orgvar]_id_13580_line1595.subNadd, @builtin_zero.q || mov i_@[orgvar]_id_13580_line1595.sclr, @builtin_zero.q || mov i_@[orgvar]_id_13580_line1595.sload, i_@[orgvar]_id_13580_line1595_sload@[mux].q || mov i_@[orgvar]_id_13580_line1595_sload@[mux].data0, @builtin_zero.q || set i_@[orgvar]_id_13580_line1595_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set fu_id_6268_@[orgvar]_id_13583_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
58 00000020000018000000000007c0  nop || mov h_coeff_pos_AU.l, @constant_7[w4].q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_sload@[mux].sel, 1 || mov error_h_coeff_pos_AU.l, @constant_7[w3].q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_sload@[mux].sel, 1 || mov error_i_AU.l, @constant_7[w3].q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data1, @builtin_one.q || set error_i_AU_sload@[mux].sel, 1 || mov write_enable_i_error_AU.l, @constant_7[w3].q || mov write_enable_i_error_AU.enable, @builtin_one.q || mov write_enable_i_error_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_error_AU_enable_trigger@[mux].sel, 1 || mov write_enable_i_error_AU.sclr, @builtin_zero.q || mov write_enable_i_error_AU.sload, write_enable_i_error_AU_sload@[mux].q || mov write_enable_i_error_AU_sload@[mux].data1, @builtin_one.q || set write_enable_i_error_AU_sload@[mux].sel, 1 || mov cols_written_AU.l, @constant_0[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data0, @builtin_one.q || set cols_written_AU_enable@[mux].sel, 0 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data1, @builtin_one.q || set cols_written_AU_sload@[mux].sel, 1 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data10, fu_id_25102.q || set @pc_usenextpc_trigger@[mux].sel, 1024 || set @pc_nextpc[consts].index, 106 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_25102.a, write_enable_j_AU.q || mov fu_id_25102.b, read_enable_j_AU.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
59 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
5a 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
5b 0000000000000000000200000000  nop || mov fu_id_6256_@[orgvar]_id_13563.a, fu_id_6256_@[orgvar]_id_13563.q || mov fu_id_6256_@[orgvar]_id_13563.b, @constant_1[w9].q || mov fu_id_6256_@[orgvar]_id_13563.enable, @builtin_one.q || mov fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 1 || mov fu_id_6256_@[orgvar]_id_13563.subNadd, @builtin_one.q || mov fu_id_6256_@[orgvar]_id_13563.sclr, @builtin_zero.q || mov fu_id_6256_@[orgvar]_id_13563.sload, fu_id_6256_@[orgvar]_id_13563_sload@[mux].q || mov fu_id_6256_@[orgvar]_id_13563_sload@[mux].data0, @builtin_zero.q || set fu_id_6256_@[orgvar]_id_13563_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
5c 0000001000000400000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data9, fu_id_25052.q || set @pc_usenextpc_trigger@[mux].sel, 512 || set @pc_nextpc[consts].index, 48 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_25052.a, fu_id_6256_@[orgvar]_id_13563.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
5d 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
5e 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
5f 0000400008000000000000000000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
60 0000000020001a00000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data2, din.eop || set @pc_usenextpc_trigger@[mux].sel, 4 || set @pc_nextpc[consts].index, 103 || mov @pc.nextpc, @pc_nextpc[consts].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
61 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
62 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
63 0000400008000000000000000000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 2 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
64 0000000100001600000000000000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data5, fu_id_23082.q || set @pc_usenextpc_trigger@[mux].sel, 32 || set @pc_nextpc[consts].index, 99 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_23082.a, din.eop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
65 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
66 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
67 0000020010000200000000000000  nop || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 2 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov @pc.usenextpc, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data1, @builtin_one.q || set @pc_usenextpc_trigger@[mux].sel, 2 || set @pc_nextpc[consts].index, 3 || mov @pc.nextpc, @pc_nextpc[consts].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0
68 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
69 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
6a 0000000004000000000000000020  nop || mov fu_id_6262_@[orgvar]_id_13845.l, @constant_639[w11].q || mov fu_id_6262_@[orgvar]_id_13845.enable, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 1 || mov fu_id_6262_@[orgvar]_id_13845.sclr, @builtin_zero.q || mov fu_id_6262_@[orgvar]_id_13845.sload, fu_id_6262_@[orgvar]_id_13845_sload@[mux].q || mov fu_id_6262_@[orgvar]_id_13845_sload@[mux].data1, @builtin_one.q || set fu_id_6262_@[orgvar]_id_13845_sload@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
6b 0000000000000000000000000020  nop || mov fu_id_6262_@[orgvar]_id_13845.a, fu_id_6262_@[orgvar]_id_13845.q || mov fu_id_6262_@[orgvar]_id_13845.b, @constant_1[w11].q || mov fu_id_6262_@[orgvar]_id_13845.enable, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 1 || mov fu_id_6262_@[orgvar]_id_13845.subNadd, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845.sclr, @builtin_zero.q || mov fu_id_6262_@[orgvar]_id_13845.sload, fu_id_6262_@[orgvar]_id_13845_sload@[mux].q || mov fu_id_6262_@[orgvar]_id_13845_sload@[mux].data0, @builtin_zero.q || set fu_id_6262_@[orgvar]_id_13845_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
6c 0000000000001000000000e00120  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov fu_id_23564.a, error_i_CMP[id=191].q || mov fu_id_23564.b, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13848_line1599.d, fu_id_23564.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21054_line1714_57.a, write_pos_AU.q || mov fu_id_21054_line1714_57.b, @constant_0[w10].q || mov fu_id_21054_line1714_57.sign, @builtin_zero.q || mov fu_id_21054_line1714_57.equals, @builtin_one.q || mov fu_id_21054_line1714_57.less, @builtin_zero.q || mov fu_id_21054_line1714_57.invert, @builtin_zero.q || mov fu_id_23584.a, fu_id_23564.q || mov fu_id_23584.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23584.c, fu_id_21054_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w10].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23584.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23592.a, fu_id_23564.q || mov fu_id_23592.b, fu_id_21054_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23592.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6262_@[orgvar]_id_13845.a, fu_id_6262_@[orgvar]_id_13845.q || mov fu_id_6262_@[orgvar]_id_13845.b, @constant_1[w11].q || mov fu_id_6262_@[orgvar]_id_13845.enable, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 1 || mov fu_id_6262_@[orgvar]_id_13845.subNadd, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845.sclr, @builtin_zero.q || mov fu_id_6262_@[orgvar]_id_13845.sload, fu_id_6262_@[orgvar]_id_13845_sload@[mux].q || mov fu_id_6262_@[orgvar]_id_13845_sload@[mux].data0, @builtin_zero.q || set fu_id_6262_@[orgvar]_id_13845_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
6d 0000000000000000000000140000  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23610.a, read_enable_j_AU.q || mov fu_id_23610.b, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov fu_id_23610.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13850.d, fu_id_23610.q || mov cond1745_0@[orgvar]_id_13850.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13850.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
6e 1010000000002000000000000000  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23832.a, read_enable_j_AU.q || mov fu_id_23832.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23832.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13852.d, fu_id_23832.q || mov cond1738_0@[orgvar]_id_13852.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13852.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
6f 0802000000001020000000e00120  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov fu_id_23564.a, error_i_CMP[id=191].q || mov fu_id_23564.b, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13848_line1599.d, fu_id_23564.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21054_line1714_57.a, write_pos_AU.q || mov fu_id_21054_line1714_57.b, @constant_0[w10].q || mov fu_id_21054_line1714_57.sign, @builtin_zero.q || mov fu_id_21054_line1714_57.equals, @builtin_one.q || mov fu_id_21054_line1714_57.less, @builtin_zero.q || mov fu_id_21054_line1714_57.invert, @builtin_zero.q || mov fu_id_23584.a, fu_id_23564.q || mov fu_id_23584.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23584.c, fu_id_21054_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w10].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23584.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23592.a, fu_id_23564.q || mov fu_id_23592.b, fu_id_21054_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23592.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6262_@[orgvar]_id_13845.a, fu_id_6262_@[orgvar]_id_13845.q || mov fu_id_6262_@[orgvar]_id_13845.b, @constant_1[w11].q || mov fu_id_6262_@[orgvar]_id_13845.enable, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 1 || mov fu_id_6262_@[orgvar]_id_13845.subNadd, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845.sclr, @builtin_zero.q || mov fu_id_6262_@[orgvar]_id_13845.sload, fu_id_6262_@[orgvar]_id_13845_sload@[mux].q || mov fu_id_6262_@[orgvar]_id_13845_sload@[mux].data0, @builtin_zero.q || set fu_id_6262_@[orgvar]_id_13845_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_24054.a, read_enable_j_AU.q || mov fu_id_24054.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_24054.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13854.d, fu_id_24054.q || mov cond1738_0@[orgvar]_id_13854.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13854.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 1 || mov fu_id_25044.a, fu_id_6262_@[orgvar]_id_13845.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0
70 0404000000000020004000140000  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23610.a, read_enable_j_AU.q || mov fu_id_23610.b, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov fu_id_23610.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13850.d, fu_id_23610.q || mov cond1745_0@[orgvar]_id_13850.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13850.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_25202.a, fu_id_25162.q || mov fu_id_25202.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25202.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25202.d, read_enable_j_AU.q || mov fu_id_23678.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23678.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23678.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25202.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23678.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25202.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25244.a, fu_id_25162.q || mov fu_id_25244.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25244.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25244.d, read_enable_j_AU.q || mov fu_id_23724.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23724.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23724.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25244.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23724.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25244.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25286.a, fu_id_25162.q || mov fu_id_25286.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25286.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25286.d, read_enable_j_AU.q || mov fu_id_23770.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23770.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23770.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25286.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23770.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25286.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23810.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23810.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23810.c, read_enable_j_AU.q || mov fu_id_23812.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23812.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23812.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23810.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23812.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23810.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
71 1210000000002030002000210000  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23832.a, read_enable_j_AU.q || mov fu_id_23832.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23832.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13852.d, fu_id_23832.q || mov cond1738_0@[orgvar]_id_13852.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13852.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_23898.a, fu_id_25162.q || mov fu_id_23898.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23898.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23898.d, read_enable_j_AU.q || mov fu_id_23900.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23900.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23900.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23898.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23900.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23898.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23944.a, fu_id_25162.q || mov fu_id_23944.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23944.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23944.d, read_enable_j_AU.q || mov fu_id_23946.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23946.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23946.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23944.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23946.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23944.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23990.a, fu_id_25162.q || mov fu_id_23990.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23990.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23990.d, read_enable_j_AU.q || mov fu_id_23992.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23992.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23992.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23990.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23992.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23990.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_24032.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24032.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24032.c, read_enable_j_AU.q || mov fu_id_24034.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24034.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24034.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_24032.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_24034.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_24032.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25728.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25728.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25732.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25732.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25736.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25736.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25740.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25740.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
72 0902000000001820001800e10320  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov fu_id_23564.a, error_i_CMP[id=191].q || mov fu_id_23564.b, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13848_line1599.d, fu_id_23564.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21054_line1714_57.a, write_pos_AU.q || mov fu_id_21054_line1714_57.b, @constant_0[w10].q || mov fu_id_21054_line1714_57.sign, @builtin_zero.q || mov fu_id_21054_line1714_57.equals, @builtin_one.q || mov fu_id_21054_line1714_57.less, @builtin_zero.q || mov fu_id_21054_line1714_57.invert, @builtin_zero.q || mov fu_id_23584.a, fu_id_23564.q || mov fu_id_23584.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23584.c, fu_id_21054_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w10].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23584.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23592.a, fu_id_23564.q || mov fu_id_23592.b, fu_id_21054_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23592.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6262_@[orgvar]_id_13845.a, fu_id_6262_@[orgvar]_id_13845.q || mov fu_id_6262_@[orgvar]_id_13845.b, @constant_1[w11].q || mov fu_id_6262_@[orgvar]_id_13845.enable, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 1 || mov fu_id_6262_@[orgvar]_id_13845.subNadd, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845.sclr, @builtin_zero.q || mov fu_id_6262_@[orgvar]_id_13845.sload, fu_id_6262_@[orgvar]_id_13845_sload@[mux].q || mov fu_id_6262_@[orgvar]_id_13845_sload@[mux].data0, @builtin_zero.q || set fu_id_6262_@[orgvar]_id_13845_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_24054.a, read_enable_j_AU.q || mov fu_id_24054.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_24054.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13854.d, fu_id_24054.q || mov cond1738_0@[orgvar]_id_13854.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13854.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 1 || mov fu_id_25044.a, fu_id_6262_@[orgvar]_id_13845.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_24120.a, fu_id_25162.q || mov fu_id_24120.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24120.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24120.d, read_enable_j_AU.q || mov fu_id_24122.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24122.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24122.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24120.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24122.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24120.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24166.a, fu_id_25162.q || mov fu_id_24166.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24166.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24166.d, read_enable_j_AU.q || mov fu_id_24168.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24168.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24168.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24166.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24168.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24166.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24212.a, fu_id_25162.q || mov fu_id_24212.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24212.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24212.d, read_enable_j_AU.q || mov fu_id_24214.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24214.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24214.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24212.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24214.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24212.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24254.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24254.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24254.c, read_enable_j_AU.q || mov fu_id_24256.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24256.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24256.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24254.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24256.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24254.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24268.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24268.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24280.a, error_h_coeff_pos_AU.q || mov fu_id_24280.b, fu_id_24268.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25790.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25790.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25794.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25794.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25798.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25798.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25802.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25802.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0
73 0484000000000020004000340400  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23610.a, read_enable_j_AU.q || mov fu_id_23610.b, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov fu_id_23610.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13850.d, fu_id_23610.q || mov cond1745_0@[orgvar]_id_13850.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13850.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_25202.a, fu_id_25162.q || mov fu_id_25202.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25202.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25202.d, read_enable_j_AU.q || mov fu_id_23678.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23678.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23678.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25202.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23678.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25202.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25244.a, fu_id_25162.q || mov fu_id_25244.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25244.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25244.d, read_enable_j_AU.q || mov fu_id_23724.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23724.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23724.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25244.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23724.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25244.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25286.a, fu_id_25162.q || mov fu_id_25286.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25286.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25286.d, read_enable_j_AU.q || mov fu_id_23770.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23770.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23770.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25286.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23770.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25286.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23810.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23810.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23810.c, read_enable_j_AU.q || mov fu_id_23812.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23812.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23812.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23810.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23812.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23810.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25852.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25852.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25856.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25856.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25860.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25860.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25864.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25864.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
74 1210000000002030002000218000  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23832.a, read_enable_j_AU.q || mov fu_id_23832.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23832.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13852.d, fu_id_23832.q || mov cond1738_0@[orgvar]_id_13852.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13852.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_23898.a, fu_id_25162.q || mov fu_id_23898.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23898.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23898.d, read_enable_j_AU.q || mov fu_id_23900.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23900.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23900.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23898.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23900.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23898.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23944.a, fu_id_25162.q || mov fu_id_23944.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23944.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23944.d, read_enable_j_AU.q || mov fu_id_23946.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23946.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23946.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23944.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23946.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23944.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23990.a, fu_id_25162.q || mov fu_id_23990.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23990.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23990.d, read_enable_j_AU.q || mov fu_id_23992.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23992.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23992.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23990.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23992.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23990.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_24032.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24032.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24032.c, read_enable_j_AU.q || mov fu_id_24034.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24034.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24034.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_24032.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_24034.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_24032.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25728.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25728.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25732.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25732.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25736.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25736.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25740.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25740.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21665_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21665_line2401_52.b, @constant_8[w4].q || mov fu_id_21665_line2401_52.sign, @builtin_zero.q || mov fu_id_21665_line2401_52.equals, @builtin_one.q || mov fu_id_21665_line2401_52.less, @builtin_one.q || mov fu_id_21665_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.d, fu_id_21665_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24282.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.b, fu_id_24282.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
75 0902000000001820001800e1c320  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov fu_id_23564.a, error_i_CMP[id=191].q || mov fu_id_23564.b, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13848_line1599.d, fu_id_23564.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21054_line1714_57.a, write_pos_AU.q || mov fu_id_21054_line1714_57.b, @constant_0[w10].q || mov fu_id_21054_line1714_57.sign, @builtin_zero.q || mov fu_id_21054_line1714_57.equals, @builtin_one.q || mov fu_id_21054_line1714_57.less, @builtin_zero.q || mov fu_id_21054_line1714_57.invert, @builtin_zero.q || mov fu_id_23584.a, fu_id_23564.q || mov fu_id_23584.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23584.c, fu_id_21054_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w10].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23584.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23592.a, fu_id_23564.q || mov fu_id_23592.b, fu_id_21054_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23592.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6262_@[orgvar]_id_13845.a, fu_id_6262_@[orgvar]_id_13845.q || mov fu_id_6262_@[orgvar]_id_13845.b, @constant_1[w11].q || mov fu_id_6262_@[orgvar]_id_13845.enable, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 1 || mov fu_id_6262_@[orgvar]_id_13845.subNadd, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845.sclr, @builtin_zero.q || mov fu_id_6262_@[orgvar]_id_13845.sload, fu_id_6262_@[orgvar]_id_13845_sload@[mux].q || mov fu_id_6262_@[orgvar]_id_13845_sload@[mux].data0, @builtin_zero.q || set fu_id_6262_@[orgvar]_id_13845_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_24054.a, read_enable_j_AU.q || mov fu_id_24054.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_24054.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13854.d, fu_id_24054.q || mov cond1738_0@[orgvar]_id_13854.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13854.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 1 || mov fu_id_25044.a, fu_id_6262_@[orgvar]_id_13845.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_24120.a, fu_id_25162.q || mov fu_id_24120.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24120.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24120.d, read_enable_j_AU.q || mov fu_id_24122.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24122.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24122.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24120.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24122.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24120.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24166.a, fu_id_25162.q || mov fu_id_24166.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24166.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24166.d, read_enable_j_AU.q || mov fu_id_24168.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24168.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24168.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24166.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24168.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24166.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24212.a, fu_id_25162.q || mov fu_id_24212.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24212.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24212.d, read_enable_j_AU.q || mov fu_id_24214.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24214.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24214.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24212.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24214.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24212.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24254.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24254.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24254.c, read_enable_j_AU.q || mov fu_id_24256.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24256.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24256.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24254.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24256.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24254.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24268.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24268.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24280.a, error_h_coeff_pos_AU.q || mov fu_id_24280.b, fu_id_24268.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25790.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25790.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25794.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25794.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25798.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25798.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25802.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25802.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24284.a, h_coeff_reflected_0@[orgvar]_id_13858_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24284.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0
76 048400000000002000400034e400  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23610.a, read_enable_j_AU.q || mov fu_id_23610.b, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov fu_id_23610.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13850.d, fu_id_23610.q || mov cond1745_0@[orgvar]_id_13850.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13850.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_25202.a, fu_id_25162.q || mov fu_id_25202.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25202.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25202.d, read_enable_j_AU.q || mov fu_id_23678.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23678.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23678.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25202.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23678.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25202.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25244.a, fu_id_25162.q || mov fu_id_25244.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25244.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25244.d, read_enable_j_AU.q || mov fu_id_23724.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23724.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23724.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25244.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23724.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25244.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25286.a, fu_id_25162.q || mov fu_id_25286.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25286.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25286.d, read_enable_j_AU.q || mov fu_id_23770.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23770.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23770.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25286.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23770.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25286.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23810.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23810.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23810.c, read_enable_j_AU.q || mov fu_id_23812.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23812.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23812.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23810.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23812.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23810.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25852.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25852.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25856.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25856.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25860.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25860.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25864.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25864.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
77 321000000000203000200021f000  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23832.a, read_enable_j_AU.q || mov fu_id_23832.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23832.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13852.d, fu_id_23832.q || mov cond1738_0@[orgvar]_id_13852.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13852.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_23898.a, fu_id_25162.q || mov fu_id_23898.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23898.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23898.d, read_enable_j_AU.q || mov fu_id_23900.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23900.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23900.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23898.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23900.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23898.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23944.a, fu_id_25162.q || mov fu_id_23944.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23944.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23944.d, read_enable_j_AU.q || mov fu_id_23946.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23946.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23946.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23944.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23946.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23944.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23990.a, fu_id_25162.q || mov fu_id_23990.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23990.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23990.d, read_enable_j_AU.q || mov fu_id_23992.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23992.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23992.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23990.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23992.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23990.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_24032.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24032.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24032.c, read_enable_j_AU.q || mov fu_id_24034.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24034.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24034.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_24032.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_24034.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_24032.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25728.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25728.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25732.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25732.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25736.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25736.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25740.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25740.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21665_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21665_line2401_52.b, @constant_8[w4].q || mov fu_id_21665_line2401_52.sign, @builtin_zero.q || mov fu_id_21665_line2401_52.equals, @builtin_one.q || mov fu_id_21665_line2401_52.less, @builtin_one.q || mov fu_id_21665_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.d, fu_id_21665_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24282.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.b, fu_id_24282.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13860_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26354.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
78 0902000000001820001800e1fb20  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov fu_id_23564.a, error_i_CMP[id=191].q || mov fu_id_23564.b, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13848_line1599.d, fu_id_23564.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21054_line1714_57.a, write_pos_AU.q || mov fu_id_21054_line1714_57.b, @constant_0[w10].q || mov fu_id_21054_line1714_57.sign, @builtin_zero.q || mov fu_id_21054_line1714_57.equals, @builtin_one.q || mov fu_id_21054_line1714_57.less, @builtin_zero.q || mov fu_id_21054_line1714_57.invert, @builtin_zero.q || mov fu_id_23584.a, fu_id_23564.q || mov fu_id_23584.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23584.c, fu_id_21054_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w10].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23584.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23592.a, fu_id_23564.q || mov fu_id_23592.b, fu_id_21054_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23592.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6262_@[orgvar]_id_13845.a, fu_id_6262_@[orgvar]_id_13845.q || mov fu_id_6262_@[orgvar]_id_13845.b, @constant_1[w11].q || mov fu_id_6262_@[orgvar]_id_13845.enable, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 1 || mov fu_id_6262_@[orgvar]_id_13845.subNadd, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845.sclr, @builtin_zero.q || mov fu_id_6262_@[orgvar]_id_13845.sload, fu_id_6262_@[orgvar]_id_13845_sload@[mux].q || mov fu_id_6262_@[orgvar]_id_13845_sload@[mux].data0, @builtin_zero.q || set fu_id_6262_@[orgvar]_id_13845_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_24054.a, read_enable_j_AU.q || mov fu_id_24054.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_24054.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13854.d, fu_id_24054.q || mov cond1738_0@[orgvar]_id_13854.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13854.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 1 || mov fu_id_25044.a, fu_id_6262_@[orgvar]_id_13845.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_24120.a, fu_id_25162.q || mov fu_id_24120.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24120.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24120.d, read_enable_j_AU.q || mov fu_id_24122.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24122.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24122.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24120.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24122.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24120.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24166.a, fu_id_25162.q || mov fu_id_24166.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24166.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24166.d, read_enable_j_AU.q || mov fu_id_24168.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24168.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24168.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24166.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24168.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24166.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24212.a, fu_id_25162.q || mov fu_id_24212.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24212.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24212.d, read_enable_j_AU.q || mov fu_id_24214.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24214.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24214.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24212.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24214.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24212.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24254.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24254.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24254.c, read_enable_j_AU.q || mov fu_id_24256.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24256.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24256.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24254.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24256.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24254.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24268.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24268.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24280.a, error_h_coeff_pos_AU.q || mov fu_id_24280.b, fu_id_24268.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25790.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25790.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25794.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25794.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25798.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25798.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25802.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25802.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24284.a, h_coeff_reflected_0@[orgvar]_id_13858_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24284.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26357.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0
79 0484000000000024c2400034fc00  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23610.a, read_enable_j_AU.q || mov fu_id_23610.b, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov fu_id_23610.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13850.d, fu_id_23610.q || mov cond1745_0@[orgvar]_id_13850.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13850.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_25202.a, fu_id_25162.q || mov fu_id_25202.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25202.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25202.d, read_enable_j_AU.q || mov fu_id_23678.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23678.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23678.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25202.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23678.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25202.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25244.a, fu_id_25162.q || mov fu_id_25244.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25244.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25244.d, read_enable_j_AU.q || mov fu_id_23724.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23724.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23724.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25244.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23724.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25244.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25286.a, fu_id_25162.q || mov fu_id_25286.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25286.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25286.d, read_enable_j_AU.q || mov fu_id_23770.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23770.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23770.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25286.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23770.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25286.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23810.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23810.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23810.c, read_enable_j_AU.q || mov fu_id_23812.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23812.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23812.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23810.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23812.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23810.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25852.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25852.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25856.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25856.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25860.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25860.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25864.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25864.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23504.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23508.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23510.a, fu_id_23508.q || mov fu_id_23514.a, fu_id_23508.q || mov fu_id_23516.a, fu_id_23514.q || mov fu_id_23520.a, fu_id_23514.q || mov fu_id_23522.a, fu_id_23520.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24388.a, fu_id_24378.q || mov fu_id_24388.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24388.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24398.a, fu_id_24378.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24398.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24408.a, fu_id_24378.q || mov fu_id_24408.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24408.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24436.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24436.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24438.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24438.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25780.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24436.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24438.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24436.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24466.a, fu_id_24378.q || mov fu_id_24466.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24466.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24468.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24468.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24466.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24468.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24466.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24486.a, fu_id_24378.q || mov fu_id_24486.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24486.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26354.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24486.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26360.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 1 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
7a 321000000000203231200021f808  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23832.a, read_enable_j_AU.q || mov fu_id_23832.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23832.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13852.d, fu_id_23832.q || mov cond1738_0@[orgvar]_id_13852.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13852.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_23898.a, fu_id_25162.q || mov fu_id_23898.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23898.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23898.d, read_enable_j_AU.q || mov fu_id_23900.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23900.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23900.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23898.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23900.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23898.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23944.a, fu_id_25162.q || mov fu_id_23944.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23944.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23944.d, read_enable_j_AU.q || mov fu_id_23946.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23946.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23946.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23944.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23946.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23944.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23990.a, fu_id_25162.q || mov fu_id_23990.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23990.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23990.d, read_enable_j_AU.q || mov fu_id_23992.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23992.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23992.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23990.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23992.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23990.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_24032.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24032.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24032.c, read_enable_j_AU.q || mov fu_id_24034.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24034.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24034.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_24032.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_24034.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_24032.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25728.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25728.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25732.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25732.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25736.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25736.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25740.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25740.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21665_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21665_line2401_52.b, @constant_8[w4].q || mov fu_id_21665_line2401_52.sign, @builtin_zero.q || mov fu_id_21665_line2401_52.equals, @builtin_one.q || mov fu_id_21665_line2401_52.less, @builtin_one.q || mov fu_id_21665_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.d, fu_id_21665_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24282.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.b, fu_id_24282.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13860_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26354.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24568.a, fu_id_24378.q || mov fu_id_24568.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24568.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24578.a, fu_id_24378.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24578.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24588.a, fu_id_24378.q || mov fu_id_24588.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24588.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24616.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24616.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24618.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24618.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25780.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24616.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24618.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24616.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24646.a, fu_id_24378.q || mov fu_id_24646.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24646.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24648.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24648.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24646.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24648.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24646.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24666.a, fu_id_24378.q || mov fu_id_24666.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24666.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26357.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24666.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
7b 09020000000018210c9800e1fb28  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov fu_id_23564.a, error_i_CMP[id=191].q || mov fu_id_23564.b, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13848_line1599.d, fu_id_23564.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21054_line1714_57.a, write_pos_AU.q || mov fu_id_21054_line1714_57.b, @constant_0[w10].q || mov fu_id_21054_line1714_57.sign, @builtin_zero.q || mov fu_id_21054_line1714_57.equals, @builtin_one.q || mov fu_id_21054_line1714_57.less, @builtin_zero.q || mov fu_id_21054_line1714_57.invert, @builtin_zero.q || mov fu_id_23584.a, fu_id_23564.q || mov fu_id_23584.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23584.c, fu_id_21054_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w10].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23584.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23592.a, fu_id_23564.q || mov fu_id_23592.b, fu_id_21054_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23592.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6262_@[orgvar]_id_13845.a, fu_id_6262_@[orgvar]_id_13845.q || mov fu_id_6262_@[orgvar]_id_13845.b, @constant_1[w11].q || mov fu_id_6262_@[orgvar]_id_13845.enable, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 1 || mov fu_id_6262_@[orgvar]_id_13845.subNadd, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845.sclr, @builtin_zero.q || mov fu_id_6262_@[orgvar]_id_13845.sload, fu_id_6262_@[orgvar]_id_13845_sload@[mux].q || mov fu_id_6262_@[orgvar]_id_13845_sload@[mux].data0, @builtin_zero.q || set fu_id_6262_@[orgvar]_id_13845_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_24054.a, read_enable_j_AU.q || mov fu_id_24054.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_24054.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13854.d, fu_id_24054.q || mov cond1738_0@[orgvar]_id_13854.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13854.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 1 || mov fu_id_25044.a, fu_id_6262_@[orgvar]_id_13845.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_24120.a, fu_id_25162.q || mov fu_id_24120.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24120.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24120.d, read_enable_j_AU.q || mov fu_id_24122.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24122.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24122.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24120.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24122.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24120.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24166.a, fu_id_25162.q || mov fu_id_24166.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24166.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24166.d, read_enable_j_AU.q || mov fu_id_24168.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24168.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24168.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24166.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24168.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24166.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24212.a, fu_id_25162.q || mov fu_id_24212.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24212.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24212.d, read_enable_j_AU.q || mov fu_id_24214.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24214.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24214.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24212.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24214.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24212.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24254.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24254.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24254.c, read_enable_j_AU.q || mov fu_id_24256.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24256.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24256.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24254.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24256.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24254.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24268.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24268.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24280.a, error_h_coeff_pos_AU.q || mov fu_id_24280.b, fu_id_24268.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25790.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25790.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25794.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25794.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25798.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25798.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25802.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25802.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24284.a, h_coeff_reflected_0@[orgvar]_id_13858_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24284.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26357.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24748.a, fu_id_24378.q || mov fu_id_24748.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24748.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24758.a, fu_id_24378.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24758.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24768.a, fu_id_24378.q || mov fu_id_24768.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24768.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24796.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24796.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24798.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24798.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25780.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24796.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24798.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24796.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24826.a, fu_id_24378.q || mov fu_id_24826.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24826.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24828.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24828.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24826.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24828.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24826.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24846.a, fu_id_24378.q || mov fu_id_24846.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24846.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26360.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24846.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0
7c 0484000000000024c2400034fc18  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23610.a, read_enable_j_AU.q || mov fu_id_23610.b, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov fu_id_23610.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13850.d, fu_id_23610.q || mov cond1745_0@[orgvar]_id_13850.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13850.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_25202.a, fu_id_25162.q || mov fu_id_25202.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25202.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25202.d, read_enable_j_AU.q || mov fu_id_23678.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23678.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23678.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25202.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23678.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25202.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25244.a, fu_id_25162.q || mov fu_id_25244.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25244.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25244.d, read_enable_j_AU.q || mov fu_id_23724.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23724.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23724.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25244.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23724.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25244.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25286.a, fu_id_25162.q || mov fu_id_25286.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25286.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25286.d, read_enable_j_AU.q || mov fu_id_23770.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23770.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23770.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25286.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23770.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25286.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23810.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23810.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23810.c, read_enable_j_AU.q || mov fu_id_23812.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23812.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23812.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23810.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23812.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23810.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25852.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25852.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25856.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25856.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25860.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25860.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25864.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25864.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23504.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23508.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23510.a, fu_id_23508.q || mov fu_id_23514.a, fu_id_23508.q || mov fu_id_23516.a, fu_id_23514.q || mov fu_id_23520.a, fu_id_23514.q || mov fu_id_23522.a, fu_id_23520.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24388.a, fu_id_24378.q || mov fu_id_24388.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24388.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24398.a, fu_id_24378.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24398.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24408.a, fu_id_24378.q || mov fu_id_24408.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24408.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24436.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24436.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24438.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24438.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25780.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24436.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24438.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24436.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24466.a, fu_id_24378.q || mov fu_id_24466.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24466.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24468.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24468.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24466.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24468.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24466.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24486.a, fu_id_24378.q || mov fu_id_24486.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24486.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26354.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24486.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26360.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
7d 321000000000203231200021f808  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23832.a, read_enable_j_AU.q || mov fu_id_23832.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23832.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13852.d, fu_id_23832.q || mov cond1738_0@[orgvar]_id_13852.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13852.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_23898.a, fu_id_25162.q || mov fu_id_23898.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23898.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23898.d, read_enable_j_AU.q || mov fu_id_23900.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23900.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23900.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23898.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23900.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23898.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23944.a, fu_id_25162.q || mov fu_id_23944.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23944.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23944.d, read_enable_j_AU.q || mov fu_id_23946.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23946.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23946.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23944.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23946.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23944.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23990.a, fu_id_25162.q || mov fu_id_23990.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23990.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23990.d, read_enable_j_AU.q || mov fu_id_23992.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23992.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23992.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23990.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23992.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23990.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_24032.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24032.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24032.c, read_enable_j_AU.q || mov fu_id_24034.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24034.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24034.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_24032.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_24034.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_24032.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25728.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25728.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25732.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25732.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25736.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25736.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25740.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25740.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21665_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21665_line2401_52.b, @constant_8[w4].q || mov fu_id_21665_line2401_52.sign, @builtin_zero.q || mov fu_id_21665_line2401_52.equals, @builtin_one.q || mov fu_id_21665_line2401_52.less, @builtin_one.q || mov fu_id_21665_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.d, fu_id_21665_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24282.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.b, fu_id_24282.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13860_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26354.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24568.a, fu_id_24378.q || mov fu_id_24568.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24568.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24578.a, fu_id_24378.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24578.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24588.a, fu_id_24378.q || mov fu_id_24588.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24588.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24616.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24616.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24618.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24618.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25780.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24616.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24618.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24616.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24646.a, fu_id_24378.q || mov fu_id_24646.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24646.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24648.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24648.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24646.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24648.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24646.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24666.a, fu_id_24378.q || mov fu_id_24666.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24666.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26357.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24666.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
7e 09020000000018210c9800e1fb2c  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov fu_id_23564.a, error_i_CMP[id=191].q || mov fu_id_23564.b, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13848_line1599.d, fu_id_23564.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21054_line1714_57.a, write_pos_AU.q || mov fu_id_21054_line1714_57.b, @constant_0[w10].q || mov fu_id_21054_line1714_57.sign, @builtin_zero.q || mov fu_id_21054_line1714_57.equals, @builtin_one.q || mov fu_id_21054_line1714_57.less, @builtin_zero.q || mov fu_id_21054_line1714_57.invert, @builtin_zero.q || mov fu_id_23584.a, fu_id_23564.q || mov fu_id_23584.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23584.c, fu_id_21054_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w10].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23584.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23592.a, fu_id_23564.q || mov fu_id_23592.b, fu_id_21054_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23592.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6262_@[orgvar]_id_13845.a, fu_id_6262_@[orgvar]_id_13845.q || mov fu_id_6262_@[orgvar]_id_13845.b, @constant_1[w11].q || mov fu_id_6262_@[orgvar]_id_13845.enable, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 1 || mov fu_id_6262_@[orgvar]_id_13845.subNadd, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845.sclr, @builtin_zero.q || mov fu_id_6262_@[orgvar]_id_13845.sload, fu_id_6262_@[orgvar]_id_13845_sload@[mux].q || mov fu_id_6262_@[orgvar]_id_13845_sload@[mux].data0, @builtin_zero.q || set fu_id_6262_@[orgvar]_id_13845_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_24054.a, read_enable_j_AU.q || mov fu_id_24054.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_24054.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13854.d, fu_id_24054.q || mov cond1738_0@[orgvar]_id_13854.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13854.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 1 || mov fu_id_25044.a, fu_id_6262_@[orgvar]_id_13845.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_24120.a, fu_id_25162.q || mov fu_id_24120.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24120.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24120.d, read_enable_j_AU.q || mov fu_id_24122.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24122.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24122.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24120.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24122.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24120.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24166.a, fu_id_25162.q || mov fu_id_24166.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24166.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24166.d, read_enable_j_AU.q || mov fu_id_24168.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24168.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24168.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24166.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24168.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24166.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24212.a, fu_id_25162.q || mov fu_id_24212.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24212.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24212.d, read_enable_j_AU.q || mov fu_id_24214.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24214.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24214.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24212.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24214.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24212.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24254.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24254.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24254.c, read_enable_j_AU.q || mov fu_id_24256.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24256.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24256.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24254.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24256.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24254.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24268.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24268.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24280.a, error_h_coeff_pos_AU.q || mov fu_id_24280.b, fu_id_24268.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25790.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25790.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25794.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25794.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25798.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25798.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25802.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25802.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24284.a, h_coeff_reflected_0@[orgvar]_id_13858_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24284.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26357.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24748.a, fu_id_24378.q || mov fu_id_24748.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24748.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24758.a, fu_id_24378.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24758.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24768.a, fu_id_24378.q || mov fu_id_24768.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24768.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24796.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24796.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24798.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24798.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25780.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24796.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24798.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24796.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24826.a, fu_id_24378.q || mov fu_id_24826.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24826.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24828.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24828.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24826.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24828.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24826.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24846.a, fu_id_24378.q || mov fu_id_24846.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24846.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26360.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24846.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0
7f 0484000000000024c2400034fc1e  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23610.a, read_enable_j_AU.q || mov fu_id_23610.b, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov fu_id_23610.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13850.d, fu_id_23610.q || mov cond1745_0@[orgvar]_id_13850.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13850.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_25202.a, fu_id_25162.q || mov fu_id_25202.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25202.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25202.d, read_enable_j_AU.q || mov fu_id_23678.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23678.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23678.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25202.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23678.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25202.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25244.a, fu_id_25162.q || mov fu_id_25244.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25244.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25244.d, read_enable_j_AU.q || mov fu_id_23724.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23724.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23724.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25244.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23724.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25244.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25286.a, fu_id_25162.q || mov fu_id_25286.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25286.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25286.d, read_enable_j_AU.q || mov fu_id_23770.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23770.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23770.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25286.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23770.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25286.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23810.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23810.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23810.c, read_enable_j_AU.q || mov fu_id_23812.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23812.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23812.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23810.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23812.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23810.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25852.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25852.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25856.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25856.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25860.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25860.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25864.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25864.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23504.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23508.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23510.a, fu_id_23508.q || mov fu_id_23514.a, fu_id_23508.q || mov fu_id_23516.a, fu_id_23514.q || mov fu_id_23520.a, fu_id_23514.q || mov fu_id_23522.a, fu_id_23520.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24388.a, fu_id_24378.q || mov fu_id_24388.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24388.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24398.a, fu_id_24378.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24398.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24408.a, fu_id_24378.q || mov fu_id_24408.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24408.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24436.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24436.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24438.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24438.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25780.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24436.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24438.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24436.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24466.a, fu_id_24378.q || mov fu_id_24466.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24466.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24468.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24468.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24466.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24468.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24466.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24486.a, fu_id_24378.q || mov fu_id_24486.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24486.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26354.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24486.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26360.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
80 321000000000203231210021f88f  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23832.a, read_enable_j_AU.q || mov fu_id_23832.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23832.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13852.d, fu_id_23832.q || mov cond1738_0@[orgvar]_id_13852.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13852.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_23898.a, fu_id_25162.q || mov fu_id_23898.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23898.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23898.d, read_enable_j_AU.q || mov fu_id_23900.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23900.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23900.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23898.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23900.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23898.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23944.a, fu_id_25162.q || mov fu_id_23944.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23944.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23944.d, read_enable_j_AU.q || mov fu_id_23946.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23946.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23946.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23944.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23946.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23944.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23990.a, fu_id_25162.q || mov fu_id_23990.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23990.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23990.d, read_enable_j_AU.q || mov fu_id_23992.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23992.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23992.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23990.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23992.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23990.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_24032.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24032.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24032.c, read_enable_j_AU.q || mov fu_id_24034.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24034.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24034.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_24032.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_24034.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_24032.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25728.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25728.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25732.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25732.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25736.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25736.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25740.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25740.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21665_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21665_line2401_52.b, @constant_8[w4].q || mov fu_id_21665_line2401_52.sign, @builtin_zero.q || mov fu_id_21665_line2401_52.equals, @builtin_one.q || mov fu_id_21665_line2401_52.less, @builtin_one.q || mov fu_id_21665_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.d, fu_id_21665_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24282.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.b, fu_id_24282.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13860_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26354.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24568.a, fu_id_24378.q || mov fu_id_24568.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24568.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24578.a, fu_id_24378.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24578.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24588.a, fu_id_24378.q || mov fu_id_24588.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24588.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24616.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24616.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24618.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24618.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25780.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24616.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24618.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24616.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24646.a, fu_id_24378.q || mov fu_id_24646.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24646.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24648.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24648.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24646.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24648.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24646.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24666.a, fu_id_24378.q || mov fu_id_24666.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24666.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26357.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24666.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24914.a, write_enable_i_error_AU.q || mov fu_id_24914.b, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24914.c, h_rounded_AU[id=262][fuarr=0].q || mov pre_write_enable_i_error_AU[id=275].a, @constant_1[w3].q || mov pre_write_enable_i_error_AU[id=275].b, @constant_0[w3].q || mov pre_write_enable_i_error_AU[id=275].l, @constant_7[w3].q || mov pre_write_enable_i_error_AU[id=275].enable, @builtin_one.q || mov pre_write_enable_i_error_AU[id=275].sload, fu_id_24914.q || mov pre_write_enable_i_error_AU[id=275].subNadd, @builtin_zero.q || mov pre_write_enable_i_error_AU[id=275].sclr, @builtin_zero.q || mov write_enable_i_error_AU.a, write_enable_i_error_AU.q || mov write_enable_i_error_AU.b, pre_write_enable_i_error_AU[id=275].q || mov write_enable_i_error_AU.enable, @builtin_one.q || mov write_enable_i_error_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_error_AU_enable_trigger@[mux].sel, 1 || mov write_enable_i_error_AU.subNadd, @builtin_one.q || mov write_enable_i_error_AU.sclr, @builtin_zero.q || mov write_enable_i_error_AU.sload, write_enable_i_error_AU_sload@[mux].q || mov write_enable_i_error_AU_sload@[mux].data0, @builtin_zero.q || set write_enable_i_error_AU_sload@[mux].sel, 0 || mov write_enable_i_AU[id=268].l, fu_id_24914.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
81 8902100800001e210c9800e1fb6f  nop || mov error_i_CMP[id=191].a, error_i_AU.q || mov error_i_CMP[id=191].b, @constant_0[w3].q || mov error_i_CMP[id=191].sign, @builtin_one.q || mov error_i_CMP[id=191].equals, @builtin_zero.q || mov error_i_CMP[id=191].less, @builtin_one.q || mov error_i_CMP[id=191].invert, @builtin_zero.q || mov pre_error_i_AU.a, @constant_1[w3].q || mov pre_error_i_AU.b, @constant_0[w3].q || mov pre_error_i_AU.l, @constant_7[w3].q || mov pre_error_i_AU.enable, @builtin_one.q || mov pre_error_i_AU.sload, error_i_CMP[id=191].q || mov pre_error_i_AU.subNadd, @builtin_zero.q || mov pre_error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.a, error_i_AU.q || mov error_i_AU.b, pre_error_i_AU.q || mov error_i_AU.enable, @builtin_one.q || mov error_i_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_i_AU_enable_trigger@[mux].sel, 1 || mov error_i_AU.subNadd, @builtin_one.q || mov error_i_AU.sclr, @builtin_zero.q || mov error_i_AU.sload, error_i_AU_sload@[mux].q || mov error_i_AU_sload@[mux].data0, @builtin_zero.q || set error_i_AU_sload@[mux].sel, 0 || mov fu_id_23564.a, error_i_CMP[id=191].q || mov fu_id_23564.b, error_i_CMP[id=191].q || mov read_enable_i_1@[orgvar]_id_13848_line1599.d, fu_id_23564.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.sclr, @builtin_zero.q || mov read_enable_i_1@[orgvar]_id_13848_line1599.enable, @builtin_one.q || mov read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 1 || mov fu_id_21054_line1714_57.a, write_pos_AU.q || mov fu_id_21054_line1714_57.b, @constant_0[w10].q || mov fu_id_21054_line1714_57.sign, @builtin_zero.q || mov fu_id_21054_line1714_57.equals, @builtin_one.q || mov fu_id_21054_line1714_57.less, @builtin_zero.q || mov fu_id_21054_line1714_57.invert, @builtin_zero.q || mov fu_id_23584.a, fu_id_23564.q || mov fu_id_23584.b, run_out_of_pixels_this_row_REG.q || mov fu_id_23584.c, fu_id_21054_line1714_57.q || mov write_pos_AU.a, write_pos_AU.q || mov write_pos_AU.b, @constant_1[w10].q || mov write_pos_AU.enable, write_pos_AU_enable@[mux].q || mov write_pos_AU_enable@[mux].data1, fu_id_23584.q || set write_pos_AU_enable@[mux].sel, 2 || mov write_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_AU_enable_trigger@[mux].sel, 1 || mov write_pos_AU.subNadd, @builtin_one.q || mov write_pos_AU.sclr, @builtin_zero.q || mov write_pos_AU.sload, write_pos_AU_sload@[mux].q || mov write_pos_AU_sload@[mux].data0, @builtin_zero.q || set write_pos_AU_sload@[mux].sel, 0 || mov fu_id_23592.a, fu_id_23564.q || mov fu_id_23592.b, fu_id_21054_line1714_57.q || mov run_out_of_pixels_this_row_REG.d, run_out_of_pixels_this_row_REG_d@[mux].q || mov run_out_of_pixels_this_row_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_REG_d@[mux].sel, 1 || mov run_out_of_pixels_this_row_REG.sclr, @builtin_zero.q || cmov run_out_of_pixels_this_row_REG.enable, @builtin_one.q, @builtin_one.q || mov run_out_of_pixels_this_row_REG_enable_trigger@[mux].data3, fu_id_23592.q || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 8 || mov fu_id_6262_@[orgvar]_id_13845.a, fu_id_6262_@[orgvar]_id_13845.q || mov fu_id_6262_@[orgvar]_id_13845.b, @constant_1[w11].q || mov fu_id_6262_@[orgvar]_id_13845.enable, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].data1, @builtin_one.q || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 1 || mov fu_id_6262_@[orgvar]_id_13845.subNadd, @builtin_one.q || mov fu_id_6262_@[orgvar]_id_13845.sclr, @builtin_zero.q || mov fu_id_6262_@[orgvar]_id_13845.sload, fu_id_6262_@[orgvar]_id_13845_sload@[mux].q || mov fu_id_6262_@[orgvar]_id_13845_sload@[mux].data0, @builtin_zero.q || set fu_id_6262_@[orgvar]_id_13845_sload@[mux].sel, 0 || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_24054.a, read_enable_j_AU.q || mov fu_id_24054.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_24054.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13854.d, fu_id_24054.q || mov cond1738_0@[orgvar]_id_13854.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13854.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 1 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data8, fu_id_25044.q || set @pc_usenextpc_trigger@[mux].sel, 256 || set @pc_nextpc[consts].index, 129 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_25044.a, fu_id_6262_@[orgvar]_id_13845.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_24120.a, fu_id_25162.q || mov fu_id_24120.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24120.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24120.d, read_enable_j_AU.q || mov fu_id_24122.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24122.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24122.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24120.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24122.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24120.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24166.a, fu_id_25162.q || mov fu_id_24166.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24166.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24166.d, read_enable_j_AU.q || mov fu_id_24168.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24168.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24168.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24166.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24168.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24166.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24212.a, fu_id_25162.q || mov fu_id_24212.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24212.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24212.d, read_enable_j_AU.q || mov fu_id_24214.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24214.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24214.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24212.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24214.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24212.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24254.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24254.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24254.c, read_enable_j_AU.q || mov fu_id_24256.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24256.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24256.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24254.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24256.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24254.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24268.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24268.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24280.a, error_h_coeff_pos_AU.q || mov fu_id_24280.b, fu_id_24268.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25790.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25790.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25794.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25794.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25798.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25798.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25802.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25802.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24284.a, h_coeff_reflected_0@[orgvar]_id_13858_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24284.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26357.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24748.a, fu_id_24378.q || mov fu_id_24748.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24748.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24758.a, fu_id_24378.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24758.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24768.a, fu_id_24378.q || mov fu_id_24768.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24768.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24796.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24796.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24798.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24798.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25780.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24796.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24798.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24796.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24826.a, fu_id_24378.q || mov fu_id_24826.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24826.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24828.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24828.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24826.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24828.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24826.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24846.a, fu_id_24378.q || mov fu_id_24846.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24846.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26360.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24846.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_25018.a, write_enable_i_AU[id=268].q || mov fu_id_25018.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_25018.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0
82 8484100000000024c2400034fc1f  nop || mov read_enable_i_d_REGS[fuarr=0].d, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov read_enable_i_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=0].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=0].d, write_pos_AU.q || mov write_pos_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=0].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].d, run_out_of_pixels_this_row_REG.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_23610.a, read_enable_j_AU.q || mov fu_id_23610.b, read_enable_i_1@[orgvar]_id_13848_line1599.q || mov fu_id_23610.c, run_out_of_pixels_this_row_REG.q || mov cond1745_0@[orgvar]_id_13850.d, fu_id_23610.q || mov cond1745_0@[orgvar]_id_13850.sclr, @builtin_zero.q || mov cond1745_0@[orgvar]_id_13850.enable, @builtin_one.q || mov cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].data1, @builtin_one.q || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_25202.a, fu_id_25162.q || mov fu_id_25202.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25202.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25202.d, read_enable_j_AU.q || mov fu_id_23678.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23678.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23678.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25202.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23678.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25202.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25244.a, fu_id_25162.q || mov fu_id_25244.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25244.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25244.d, read_enable_j_AU.q || mov fu_id_23724.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23724.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23724.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25244.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23724.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25244.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25286.a, fu_id_25162.q || mov fu_id_25286.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25286.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25286.d, read_enable_j_AU.q || mov fu_id_23770.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23770.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23770.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25286.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23770.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25286.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23810.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23810.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23810.c, read_enable_j_AU.q || mov fu_id_23812.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23812.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23812.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23810.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23812.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23810.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25852.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25852.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25856.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25856.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25860.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25860.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25864.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25864.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23504.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23508.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23510.a, fu_id_23508.q || mov fu_id_23514.a, fu_id_23508.q || mov fu_id_23516.a, fu_id_23514.q || mov fu_id_23520.a, fu_id_23514.q || mov fu_id_23522.a, fu_id_23520.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24388.a, fu_id_24378.q || mov fu_id_24388.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24388.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24398.a, fu_id_24378.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24398.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24408.a, fu_id_24378.q || mov fu_id_24408.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24408.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24436.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24436.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24438.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24438.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25780.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24436.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24438.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24436.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24466.a, fu_id_24378.q || mov fu_id_24466.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24466.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24468.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24468.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24466.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24468.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24466.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24486.a, fu_id_24378.q || mov fu_id_24486.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24486.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26354.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24486.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26360.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_1@[orgvar]_id_13848_line1599_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
83 b21010000000203231210021f88f  nop || mov read_enable_i_d_REGS[fuarr=1].d, read_enable_i_d_REGS[fuarr=1]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=1]_d@[mux].data1, read_enable_i_d_REGS[fuarr=0].q || set read_enable_i_d_REGS[fuarr=1]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=1].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=1].d, write_pos_d_REGS[fuarr=0].q || mov write_pos_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=1].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].d, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set din_takeb_trigger@[mux].sel, 128 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=0]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=0]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Aaddr, line_buf_REG_FILE[fuarr=0]_lua.q || mov line_buf_REG_FILE[fuarr=0].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=3]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Aaddr, line_buf_REG_FILE[fuarr=3]_lua.q || mov line_buf_REG_FILE[fuarr=3].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=6]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Aaddr, line_buf_REG_FILE[fuarr=6]_lua.q || mov line_buf_REG_FILE[fuarr=6].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lua.b, write_pos_AU.q || mov line_buf_REG_FILE[fuarr=9]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Aaddr, line_buf_REG_FILE[fuarr=9]_lua.q || mov line_buf_REG_FILE[fuarr=9].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 1 || mov fu_id_23832.a, read_enable_j_AU.q || mov fu_id_23832.b, read_enable_i_d_REGS[fuarr=0].q || mov fu_id_23832.c, run_out_of_pixels_this_row_d_REGS[fuarr=0].q || mov cond1738_0@[orgvar]_id_13852.d, fu_id_23832.q || mov cond1738_0@[orgvar]_id_13852.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13852.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_23898.a, fu_id_25162.q || mov fu_id_23898.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23898.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23898.d, read_enable_j_AU.q || mov fu_id_23900.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23900.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23900.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23898.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23900.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23898.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23944.a, fu_id_25162.q || mov fu_id_23944.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23944.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23944.d, read_enable_j_AU.q || mov fu_id_23946.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23946.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23946.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23944.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23946.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23944.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23990.a, fu_id_25162.q || mov fu_id_23990.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23990.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23990.d, read_enable_j_AU.q || mov fu_id_23992.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23992.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23992.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23990.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23992.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23990.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_24032.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24032.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24032.c, read_enable_j_AU.q || mov fu_id_24034.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24034.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24034.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_24032.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_24034.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_24032.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25728.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25728.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25732.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25732.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25736.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25736.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25740.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25740.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21665_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21665_line2401_52.b, @constant_8[w4].q || mov fu_id_21665_line2401_52.sign, @builtin_zero.q || mov fu_id_21665_line2401_52.equals, @builtin_one.q || mov fu_id_21665_line2401_52.less, @builtin_one.q || mov fu_id_21665_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.d, fu_id_21665_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24282.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.b, fu_id_24282.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13860_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26354.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24568.a, fu_id_24378.q || mov fu_id_24568.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24568.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24578.a, fu_id_24378.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24578.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24588.a, fu_id_24378.q || mov fu_id_24588.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24588.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24616.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24616.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24618.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24618.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25780.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24616.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24618.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24616.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24646.a, fu_id_24378.q || mov fu_id_24646.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24646.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24648.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24648.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24646.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24648.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24646.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24666.a, fu_id_24378.q || mov fu_id_24666.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24666.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26357.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24666.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24914.a, write_enable_i_error_AU.q || mov fu_id_24914.b, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24914.c, h_rounded_AU[id=262][fuarr=0].q || mov pre_write_enable_i_error_AU[id=275].a, @constant_1[w3].q || mov pre_write_enable_i_error_AU[id=275].b, @constant_0[w3].q || mov pre_write_enable_i_error_AU[id=275].l, @constant_7[w3].q || mov pre_write_enable_i_error_AU[id=275].enable, @builtin_one.q || mov pre_write_enable_i_error_AU[id=275].sload, fu_id_24914.q || mov pre_write_enable_i_error_AU[id=275].subNadd, @builtin_zero.q || mov pre_write_enable_i_error_AU[id=275].sclr, @builtin_zero.q || mov write_enable_i_error_AU.a, write_enable_i_error_AU.q || mov write_enable_i_error_AU.b, pre_write_enable_i_error_AU[id=275].q || mov write_enable_i_error_AU.enable, @builtin_one.q || mov write_enable_i_error_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_error_AU_enable_trigger@[mux].sel, 1 || mov write_enable_i_error_AU.subNadd, @builtin_one.q || mov write_enable_i_error_AU.sclr, @builtin_zero.q || mov write_enable_i_error_AU.sload, write_enable_i_error_AU_sload@[mux].q || mov write_enable_i_error_AU_sload@[mux].data0, @builtin_zero.q || set write_enable_i_error_AU_sload@[mux].sel, 0 || mov write_enable_i_AU[id=268].l, fu_id_24914.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22163_line2047_64.a, cols_written_AU.q || mov fu_id_22163_line2047_64.b, @constant_320[w11].q || mov fu_id_22163_line2047_64.sign, @builtin_one.q || mov fu_id_22163_line2047_64.equals, @builtin_one.q || mov fu_id_22163_line2047_64.less, @builtin_zero.q || mov fu_id_22163_line2047_64.invert, @builtin_zero.q || mov fu_id_25032.a, fu_id_22163_line2047_64.q || mov fu_id_25032.b, is_last_row_0@[orgvar]_id_13570_line2555.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_25032.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
84 89021000000018210c980021fa4f  nop || mov read_enable_i_d_REGS[fuarr=2].d, read_enable_i_d_REGS[fuarr=2]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=2]_d@[mux].data1, read_enable_i_d_REGS[fuarr=1].q || set read_enable_i_d_REGS[fuarr=2]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=2].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=2].d, write_pos_d_REGS[fuarr=1].q || mov write_pos_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=2].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].d, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data7, cond1745_0@[orgvar]_id_13850.q || set just_read_REG_enable_trigger@[mux].sel, 128 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set din_takeb_trigger@[mux].sel, 16 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=1]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=1]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Aaddr, line_buf_REG_FILE[fuarr=1]_lua.q || mov line_buf_REG_FILE[fuarr=1].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=4]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Aaddr, line_buf_REG_FILE[fuarr=4]_lua.q || mov line_buf_REG_FILE[fuarr=4].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=7]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Aaddr, line_buf_REG_FILE[fuarr=7]_lua.q || mov line_buf_REG_FILE[fuarr=7].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lua.b, write_pos_d_REGS[fuarr=0].q || mov line_buf_REG_FILE[fuarr=10]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Aaddr, line_buf_REG_FILE[fuarr=10]_lua.q || mov line_buf_REG_FILE[fuarr=10].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 1 || mov fu_id_24054.a, read_enable_j_AU.q || mov fu_id_24054.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_24054.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov cond1738_0@[orgvar]_id_13854.d, fu_id_24054.q || mov cond1738_0@[orgvar]_id_13854.sclr, @builtin_zero.q || mov cond1738_0@[orgvar]_id_13854.enable, @builtin_one.q || mov cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].data1, @builtin_one.q || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 1 || mov fu_id_25044.a, fu_id_6262_@[orgvar]_id_13845.q || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_24120.a, fu_id_25162.q || mov fu_id_24120.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24120.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24120.d, read_enable_j_AU.q || mov fu_id_24122.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24122.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24122.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24120.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24122.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24120.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24166.a, fu_id_25162.q || mov fu_id_24166.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24166.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24166.d, read_enable_j_AU.q || mov fu_id_24168.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24168.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24168.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24166.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24168.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24166.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24212.a, fu_id_25162.q || mov fu_id_24212.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24212.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24212.d, read_enable_j_AU.q || mov fu_id_24214.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24214.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24214.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24212.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24214.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24212.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24254.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24254.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24254.c, read_enable_j_AU.q || mov fu_id_24256.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24256.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24256.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24254.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24256.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24254.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24268.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24268.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24280.a, error_h_coeff_pos_AU.q || mov fu_id_24280.b, fu_id_24268.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25790.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25790.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25794.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25794.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25798.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25798.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25802.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25802.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24284.a, h_coeff_reflected_0@[orgvar]_id_13858_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24284.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26357.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24748.a, fu_id_24378.q || mov fu_id_24748.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24748.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24758.a, fu_id_24378.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24758.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24768.a, fu_id_24378.q || mov fu_id_24768.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24768.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24796.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24796.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24798.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24798.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25780.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24796.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24798.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24796.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24826.a, fu_id_24378.q || mov fu_id_24826.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24826.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24828.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24828.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24826.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24828.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24826.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24846.a, fu_id_24378.q || mov fu_id_24846.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24846.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26360.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24846.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_25018.a, write_enable_i_AU[id=268].q || mov fu_id_25018.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_25018.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set cond1745_0@[orgvar]_id_13850_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
85 8484100000000024c2400034fc1f  nop || mov read_enable_i_d_REGS[fuarr=3].d, read_enable_i_d_REGS[fuarr=3]_d@[mux].q || mov read_enable_i_d_REGS[fuarr=3]_d@[mux].data1, read_enable_i_d_REGS[fuarr=2].q || set read_enable_i_d_REGS[fuarr=3]_d@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=3].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=3].d, write_pos_d_REGS[fuarr=2].q || mov write_pos_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=3].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].d, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_25202.a, fu_id_25162.q || mov fu_id_25202.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25202.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25202.d, read_enable_j_AU.q || mov fu_id_23678.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23678.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23678.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=0].a, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=0].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=0].l, line_buf_REG_FILE[fuarr=0].Ardata || mov v_kernel_AU[fuarr=0]_lua.a, fu_id_25202.q || mov v_kernel_AU[fuarr=0]_lua.b, v_kernel_AU[fuarr=0]_lua_b@[mux].q || mov v_kernel_AU[fuarr=0]_lua_b@[mux].data0, fu_id_23678.q || set v_kernel_AU[fuarr=0]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=0]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=0].enable, v_kernel_AU[fuarr=0]_enable@[mux].q || mov v_kernel_AU[fuarr=0]_enable@[mux].data1, v_kernel_AU[fuarr=0]_lua.q || set v_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].sload, v_kernel_AU[fuarr=0]_sload@[mux].q || mov v_kernel_AU[fuarr=0]_sload@[mux].data1, fu_id_25202.q || set v_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=0].sclr, v_kernel_AU[fuarr=0]_sclr@[mux].q || mov v_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_25244.a, fu_id_25162.q || mov fu_id_25244.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25244.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25244.d, read_enable_j_AU.q || mov fu_id_23724.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23724.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23724.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=3].a, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=3].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=3].l, line_buf_REG_FILE[fuarr=3].Ardata || mov v_kernel_AU[fuarr=3]_lua.a, fu_id_25244.q || mov v_kernel_AU[fuarr=3]_lua.b, v_kernel_AU[fuarr=3]_lua_b@[mux].q || mov v_kernel_AU[fuarr=3]_lua_b@[mux].data0, fu_id_23724.q || set v_kernel_AU[fuarr=3]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=3]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=3].enable, v_kernel_AU[fuarr=3]_enable@[mux].q || mov v_kernel_AU[fuarr=3]_enable@[mux].data1, v_kernel_AU[fuarr=3]_lua.q || set v_kernel_AU[fuarr=3]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].sload, v_kernel_AU[fuarr=3]_sload@[mux].q || mov v_kernel_AU[fuarr=3]_sload@[mux].data1, fu_id_25244.q || set v_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=3].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=3].sclr, v_kernel_AU[fuarr=3]_sclr@[mux].q || mov v_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov fu_id_25286.a, fu_id_25162.q || mov fu_id_25286.b, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_25286.c, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_25286.d, read_enable_j_AU.q || mov fu_id_23770.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23770.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23770.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=6].a, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=6].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=6].l, line_buf_REG_FILE[fuarr=6].Ardata || mov v_kernel_AU[fuarr=6]_lua.a, fu_id_25286.q || mov v_kernel_AU[fuarr=6]_lua.b, v_kernel_AU[fuarr=6]_lua_b@[mux].q || mov v_kernel_AU[fuarr=6]_lua_b@[mux].data0, fu_id_23770.q || set v_kernel_AU[fuarr=6]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=6]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=6].enable, v_kernel_AU[fuarr=6]_enable@[mux].q || mov v_kernel_AU[fuarr=6]_enable@[mux].data1, v_kernel_AU[fuarr=6]_lua.q || set v_kernel_AU[fuarr=6]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].sload, v_kernel_AU[fuarr=6]_sload@[mux].q || mov v_kernel_AU[fuarr=6]_sload@[mux].data1, fu_id_25286.q || set v_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov v_kernel_AU[fuarr=6].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=6].sclr, v_kernel_AU[fuarr=6]_sclr@[mux].q || mov v_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov fu_id_23810.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23810.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23810.c, read_enable_j_AU.q || mov fu_id_23812.a, read_enable_i_d_REGS[fuarr=1].q || mov fu_id_23812.b, run_out_of_pixels_this_row_d_REGS[fuarr=1].q || mov fu_id_23812.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=9].a, just_read_REG.q || mov v_kernel_AU[fuarr=9].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=9].l, line_buf_REG_FILE[fuarr=9].Ardata || mov v_kernel_AU[fuarr=9]_lua.a, v_kernel_AU[fuarr=9]_lua_a@[mux].q || mov v_kernel_AU[fuarr=9]_lua_a@[mux].data0, fu_id_23810.q || set v_kernel_AU[fuarr=9]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.b, v_kernel_AU[fuarr=9]_lua_b@[mux].q || mov v_kernel_AU[fuarr=9]_lua_b@[mux].data0, fu_id_23812.q || set v_kernel_AU[fuarr=9]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=9].enable, v_kernel_AU[fuarr=9]_enable@[mux].q || mov v_kernel_AU[fuarr=9]_enable@[mux].data1, v_kernel_AU[fuarr=9]_lua.q || set v_kernel_AU[fuarr=9]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=9].sload, v_kernel_AU[fuarr=9]_sload@[mux].q || mov v_kernel_AU[fuarr=9]_sload@[mux].data1, fu_id_23810.q || set v_kernel_AU[fuarr=9]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=9].sclr, v_kernel_AU[fuarr=9]_sclr@[mux].q || mov v_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data4, cond1738_0@[orgvar]_id_13852.q || set just_read_REG_enable_trigger@[mux].sel, 16 || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set din_takeb_trigger@[mux].sel, 32 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov line_buf_REG_FILE[fuarr=2]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=2]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Aaddr, line_buf_REG_FILE[fuarr=2]_lua.q || mov line_buf_REG_FILE[fuarr=2].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=5]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Aaddr, line_buf_REG_FILE[fuarr=5]_lua.q || mov line_buf_REG_FILE[fuarr=5].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=8]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Aaddr, line_buf_REG_FILE[fuarr=8]_lua.q || mov line_buf_REG_FILE[fuarr=8].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lua.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lua.b, write_pos_d_REGS[fuarr=1].q || mov line_buf_REG_FILE[fuarr=11]_lua.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lua.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Aaddr, line_buf_REG_FILE[fuarr=11]_lua.q || mov line_buf_REG_FILE[fuarr=11].Aenable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25852.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25852.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25856.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25856.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25860.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25860.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25864.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25864.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23504.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23508.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23510.a, fu_id_23508.q || mov fu_id_23514.a, fu_id_23508.q || mov fu_id_23516.a, fu_id_23514.q || mov fu_id_23520.a, fu_id_23514.q || mov fu_id_23522.a, fu_id_23520.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24388.a, fu_id_24378.q || mov fu_id_24388.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24388.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24398.a, fu_id_24378.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24398.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24408.a, fu_id_24378.q || mov fu_id_24408.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24408.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24436.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24436.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24438.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24438.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25780.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24436.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24438.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24436.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24466.a, fu_id_24378.q || mov fu_id_24466.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24466.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24468.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24468.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24466.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24468.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24466.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24486.a, fu_id_24378.q || mov fu_id_24486.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24486.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26354.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24486.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26360.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13852_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
86 a20010000000203231210021f88f  nop || mov read_enable_i_d_REGS[fuarr=4].d, read_enable_i_d_REGS[fuarr=3].q || mov read_enable_i_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=4].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov write_pos_d_REGS[fuarr=4].d, write_pos_d_REGS[fuarr=3].q || mov write_pos_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov write_pos_d_REGS[fuarr=4].enable, @builtin_one.q || mov write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].d, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=0]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=0]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=0].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=0].Baddr, line_buf_REG_FILE[fuarr=0]_lub.q || mov line_buf_REG_FILE[fuarr=0].Bwdata, v_kernel_AU[fuarr=0].q || mov line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=3]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=3]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=3].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=3].Baddr, line_buf_REG_FILE[fuarr=3]_lub.q || mov line_buf_REG_FILE[fuarr=3].Bwdata, v_kernel_AU[fuarr=3].q || mov line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=6]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=6]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=6].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=6].Baddr, line_buf_REG_FILE[fuarr=6]_lub.q || mov line_buf_REG_FILE[fuarr=6].Bwdata, v_kernel_AU[fuarr=6].q || mov line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=9]_lub.b, write_pos_d_REGS[fuarr=2].q || mov line_buf_REG_FILE[fuarr=9]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=9].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=9].Baddr, line_buf_REG_FILE[fuarr=9]_lub.q || mov line_buf_REG_FILE[fuarr=9].Bwdata, v_kernel_AU[fuarr=9].q || mov line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_23898.a, fu_id_25162.q || mov fu_id_23898.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23898.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23898.d, read_enable_j_AU.q || mov fu_id_23900.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23900.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23900.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=1].a, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=1].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=1].l, line_buf_REG_FILE[fuarr=1].Ardata || mov v_kernel_AU[fuarr=1]_lua.a, v_kernel_AU[fuarr=1]_lua_a@[mux].q || mov v_kernel_AU[fuarr=1]_lua_a@[mux].data0, fu_id_23898.q || set v_kernel_AU[fuarr=1]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.b, v_kernel_AU[fuarr=1]_lua_b@[mux].q || mov v_kernel_AU[fuarr=1]_lua_b@[mux].data0, fu_id_23900.q || set v_kernel_AU[fuarr=1]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=1]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=1].enable, v_kernel_AU[fuarr=1]_enable@[mux].q || mov v_kernel_AU[fuarr=1]_enable@[mux].data1, v_kernel_AU[fuarr=1]_lua.q || set v_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=1].sload, v_kernel_AU[fuarr=1]_sload@[mux].q || mov v_kernel_AU[fuarr=1]_sload@[mux].data1, fu_id_23898.q || set v_kernel_AU[fuarr=1]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=1].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=1].sclr, v_kernel_AU[fuarr=1]_sclr@[mux].q || mov v_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_23944.a, fu_id_25162.q || mov fu_id_23944.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23944.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23944.d, read_enable_j_AU.q || mov fu_id_23946.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23946.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23946.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=4].a, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=4].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=4].l, line_buf_REG_FILE[fuarr=4].Ardata || mov v_kernel_AU[fuarr=4]_lua.a, v_kernel_AU[fuarr=4]_lua_a@[mux].q || mov v_kernel_AU[fuarr=4]_lua_a@[mux].data0, fu_id_23944.q || set v_kernel_AU[fuarr=4]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.b, v_kernel_AU[fuarr=4]_lua_b@[mux].q || mov v_kernel_AU[fuarr=4]_lua_b@[mux].data0, fu_id_23946.q || set v_kernel_AU[fuarr=4]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=4]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=4].enable, v_kernel_AU[fuarr=4]_enable@[mux].q || mov v_kernel_AU[fuarr=4]_enable@[mux].data1, v_kernel_AU[fuarr=4]_lua.q || set v_kernel_AU[fuarr=4]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=4].sload, v_kernel_AU[fuarr=4]_sload@[mux].q || mov v_kernel_AU[fuarr=4]_sload@[mux].data1, fu_id_23944.q || set v_kernel_AU[fuarr=4]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=4].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=4].sclr, v_kernel_AU[fuarr=4]_sclr@[mux].q || mov v_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov fu_id_23990.a, fu_id_25162.q || mov fu_id_23990.b, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23990.c, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23990.d, read_enable_j_AU.q || mov fu_id_23992.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_23992.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_23992.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=7].a, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=7].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=7].l, line_buf_REG_FILE[fuarr=7].Ardata || mov v_kernel_AU[fuarr=7]_lua.a, v_kernel_AU[fuarr=7]_lua_a@[mux].q || mov v_kernel_AU[fuarr=7]_lua_a@[mux].data0, fu_id_23990.q || set v_kernel_AU[fuarr=7]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.b, v_kernel_AU[fuarr=7]_lua_b@[mux].q || mov v_kernel_AU[fuarr=7]_lua_b@[mux].data0, fu_id_23992.q || set v_kernel_AU[fuarr=7]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=7]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=7].enable, v_kernel_AU[fuarr=7]_enable@[mux].q || mov v_kernel_AU[fuarr=7]_enable@[mux].data1, v_kernel_AU[fuarr=7]_lua.q || set v_kernel_AU[fuarr=7]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=7].sload, v_kernel_AU[fuarr=7]_sload@[mux].q || mov v_kernel_AU[fuarr=7]_sload@[mux].data1, fu_id_23990.q || set v_kernel_AU[fuarr=7]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=7].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=7].sclr, v_kernel_AU[fuarr=7]_sclr@[mux].q || mov v_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov fu_id_24032.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24032.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24032.c, read_enable_j_AU.q || mov fu_id_24034.a, read_enable_i_d_REGS[fuarr=2].q || mov fu_id_24034.b, run_out_of_pixels_this_row_d_REGS[fuarr=2].q || mov fu_id_24034.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=10].a, just_read_REG.q || mov v_kernel_AU[fuarr=10].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=10].l, line_buf_REG_FILE[fuarr=10].Ardata || mov v_kernel_AU[fuarr=10]_lua.a, v_kernel_AU[fuarr=10]_lua_a@[mux].q || mov v_kernel_AU[fuarr=10]_lua_a@[mux].data0, fu_id_24032.q || set v_kernel_AU[fuarr=10]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.b, v_kernel_AU[fuarr=10]_lua_b@[mux].q || mov v_kernel_AU[fuarr=10]_lua_b@[mux].data0, fu_id_24034.q || set v_kernel_AU[fuarr=10]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=10].enable, v_kernel_AU[fuarr=10]_enable@[mux].q || mov v_kernel_AU[fuarr=10]_enable@[mux].data1, v_kernel_AU[fuarr=10]_lua.q || set v_kernel_AU[fuarr=10]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=10].sload, v_kernel_AU[fuarr=10]_sload@[mux].q || mov v_kernel_AU[fuarr=10]_sload@[mux].data1, fu_id_24032.q || set v_kernel_AU[fuarr=10]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=10].sclr, v_kernel_AU[fuarr=10]_sclr@[mux].q || mov v_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov just_read_REG.d, just_read_REG_d@[mux].q || mov just_read_REG_d@[mux].data1, din.rdata || set just_read_REG_d@[mux].sel, 1 || mov just_read_REG.sclr, @builtin_zero.q || cmov just_read_REG.enable, @builtin_one.q, @builtin_one.q || mov just_read_REG_enable_trigger@[mux].data5, cond1738_0@[orgvar]_id_13854.q || set just_read_REG_enable_trigger@[mux].sel, 32 || mov fu_id_25728.a, v_kernel_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data0, fu_id_25728.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25732.a, v_kernel_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data0, fu_id_25732.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25736.a, v_kernel_AU[fuarr=6].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data0, fu_id_25736.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25740.a, v_kernel_AU[fuarr=9].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data0, fu_id_25740.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 2 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21665_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21665_line2401_52.b, @constant_8[w4].q || mov fu_id_21665_line2401_52.sign, @builtin_zero.q || mov fu_id_21665_line2401_52.equals, @builtin_one.q || mov fu_id_21665_line2401_52.less, @builtin_one.q || mov fu_id_21665_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.d, fu_id_21665_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24282.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.b, fu_id_24282.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13860_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26354.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24568.a, fu_id_24378.q || mov fu_id_24568.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24568.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24578.a, fu_id_24378.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24578.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24588.a, fu_id_24378.q || mov fu_id_24588.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24588.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24616.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24616.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24618.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24618.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25780.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24616.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24618.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24616.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24646.a, fu_id_24378.q || mov fu_id_24646.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24646.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24648.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24648.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24646.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24648.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24646.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24666.a, fu_id_24378.q || mov fu_id_24666.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24666.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26357.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24666.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24914.a, write_enable_i_error_AU.q || mov fu_id_24914.b, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24914.c, h_rounded_AU[id=262][fuarr=0].q || mov pre_write_enable_i_error_AU[id=275].a, @constant_1[w3].q || mov pre_write_enable_i_error_AU[id=275].b, @constant_0[w3].q || mov pre_write_enable_i_error_AU[id=275].l, @constant_7[w3].q || mov pre_write_enable_i_error_AU[id=275].enable, @builtin_one.q || mov pre_write_enable_i_error_AU[id=275].sload, fu_id_24914.q || mov pre_write_enable_i_error_AU[id=275].subNadd, @builtin_zero.q || mov pre_write_enable_i_error_AU[id=275].sclr, @builtin_zero.q || mov write_enable_i_error_AU.a, write_enable_i_error_AU.q || mov write_enable_i_error_AU.b, pre_write_enable_i_error_AU[id=275].q || mov write_enable_i_error_AU.enable, @builtin_one.q || mov write_enable_i_error_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_error_AU_enable_trigger@[mux].sel, 1 || mov write_enable_i_error_AU.subNadd, @builtin_one.q || mov write_enable_i_error_AU.sclr, @builtin_zero.q || mov write_enable_i_error_AU.sload, write_enable_i_error_AU_sload@[mux].q || mov write_enable_i_error_AU_sload@[mux].data0, @builtin_zero.q || set write_enable_i_error_AU_sload@[mux].sel, 0 || mov write_enable_i_AU[id=268].l, fu_id_24914.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22163_line2047_64.a, cols_written_AU.q || mov fu_id_22163_line2047_64.b, @constant_320[w11].q || mov fu_id_22163_line2047_64.sign, @builtin_one.q || mov fu_id_22163_line2047_64.equals, @builtin_one.q || mov fu_id_22163_line2047_64.less, @builtin_zero.q || mov fu_id_22163_line2047_64.invert, @builtin_zero.q || mov fu_id_25032.a, fu_id_22163_line2047_64.q || mov fu_id_25032.b, is_last_row_0@[orgvar]_id_13570_line2555.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_25032.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set cond1738_0@[orgvar]_id_13854_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
87 81001000000018210c980021fa4f  nop || mov read_enable_i_d_REGS[fuarr=5].d, read_enable_i_d_REGS[fuarr=4].q || mov read_enable_i_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=5].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].d, run_out_of_pixels_this_row_d_REGS[fuarr=4].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=1]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=1]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=1].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=1].Baddr, line_buf_REG_FILE[fuarr=1]_lub.q || mov line_buf_REG_FILE[fuarr=1].Bwdata, v_kernel_AU[fuarr=1].q || mov line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=4]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=4]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=4].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=4].Baddr, line_buf_REG_FILE[fuarr=4]_lub.q || mov line_buf_REG_FILE[fuarr=4].Bwdata, v_kernel_AU[fuarr=4].q || mov line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=7]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=7]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=7].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=7].Baddr, line_buf_REG_FILE[fuarr=7]_lub.q || mov line_buf_REG_FILE[fuarr=7].Bwdata, v_kernel_AU[fuarr=7].q || mov line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=10]_lub.b, write_pos_d_REGS[fuarr=3].q || mov line_buf_REG_FILE[fuarr=10]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=10].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=10].Baddr, line_buf_REG_FILE[fuarr=10]_lub.q || mov line_buf_REG_FILE[fuarr=10].Bwdata, v_kernel_AU[fuarr=10].q || mov line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 1 || mov fu_id_25162.a, just_read_REG.q || mov fu_id_25162.b, just_read_REG.q || mov fu_id_24120.a, fu_id_25162.q || mov fu_id_24120.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24120.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24120.d, read_enable_j_AU.q || mov fu_id_24122.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24122.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24122.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=2].a, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=2].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=2].l, line_buf_REG_FILE[fuarr=2].Ardata || mov v_kernel_AU[fuarr=2]_lua.a, v_kernel_AU[fuarr=2]_lua_a@[mux].q || mov v_kernel_AU[fuarr=2]_lua_a@[mux].data0, fu_id_24120.q || set v_kernel_AU[fuarr=2]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.b, v_kernel_AU[fuarr=2]_lua_b@[mux].q || mov v_kernel_AU[fuarr=2]_lua_b@[mux].data0, fu_id_24122.q || set v_kernel_AU[fuarr=2]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=2]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=2].enable, v_kernel_AU[fuarr=2]_enable@[mux].q || mov v_kernel_AU[fuarr=2]_enable@[mux].data1, v_kernel_AU[fuarr=2]_lua.q || set v_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=2].sload, v_kernel_AU[fuarr=2]_sload@[mux].q || mov v_kernel_AU[fuarr=2]_sload@[mux].data1, fu_id_24120.q || set v_kernel_AU[fuarr=2]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=2].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=2].sclr, v_kernel_AU[fuarr=2]_sclr@[mux].q || mov v_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24166.a, fu_id_25162.q || mov fu_id_24166.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24166.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24166.d, read_enable_j_AU.q || mov fu_id_24168.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24168.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24168.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=5].a, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=5].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=5].l, line_buf_REG_FILE[fuarr=5].Ardata || mov v_kernel_AU[fuarr=5]_lua.a, v_kernel_AU[fuarr=5]_lua_a@[mux].q || mov v_kernel_AU[fuarr=5]_lua_a@[mux].data0, fu_id_24166.q || set v_kernel_AU[fuarr=5]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.b, v_kernel_AU[fuarr=5]_lua_b@[mux].q || mov v_kernel_AU[fuarr=5]_lua_b@[mux].data0, fu_id_24168.q || set v_kernel_AU[fuarr=5]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=5]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=5].enable, v_kernel_AU[fuarr=5]_enable@[mux].q || mov v_kernel_AU[fuarr=5]_enable@[mux].data1, v_kernel_AU[fuarr=5]_lua.q || set v_kernel_AU[fuarr=5]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=5].sload, v_kernel_AU[fuarr=5]_sload@[mux].q || mov v_kernel_AU[fuarr=5]_sload@[mux].data1, fu_id_24166.q || set v_kernel_AU[fuarr=5]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=5].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=5].sclr, v_kernel_AU[fuarr=5]_sclr@[mux].q || mov v_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov fu_id_24212.a, fu_id_25162.q || mov fu_id_24212.b, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24212.c, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24212.d, read_enable_j_AU.q || mov fu_id_24214.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24214.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24214.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=8].a, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=8].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=8].l, line_buf_REG_FILE[fuarr=8].Ardata || mov v_kernel_AU[fuarr=8]_lua.a, v_kernel_AU[fuarr=8]_lua_a@[mux].q || mov v_kernel_AU[fuarr=8]_lua_a@[mux].data0, fu_id_24212.q || set v_kernel_AU[fuarr=8]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.b, v_kernel_AU[fuarr=8]_lua_b@[mux].q || mov v_kernel_AU[fuarr=8]_lua_b@[mux].data0, fu_id_24214.q || set v_kernel_AU[fuarr=8]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=8]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=8].enable, v_kernel_AU[fuarr=8]_enable@[mux].q || mov v_kernel_AU[fuarr=8]_enable@[mux].data1, v_kernel_AU[fuarr=8]_lua.q || set v_kernel_AU[fuarr=8]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=8].sload, v_kernel_AU[fuarr=8]_sload@[mux].q || mov v_kernel_AU[fuarr=8]_sload@[mux].data1, fu_id_24212.q || set v_kernel_AU[fuarr=8]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=8].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=8].sclr, v_kernel_AU[fuarr=8]_sclr@[mux].q || mov v_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov fu_id_24254.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24254.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24254.c, read_enable_j_AU.q || mov fu_id_24256.a, read_enable_i_d_REGS[fuarr=3].q || mov fu_id_24256.b, run_out_of_pixels_this_row_d_REGS[fuarr=3].q || mov fu_id_24256.c, read_enable_j_AU.q || mov v_kernel_AU[fuarr=11].a, just_read_REG.q || mov v_kernel_AU[fuarr=11].b, @constant_0[w8].q || mov v_kernel_AU[fuarr=11].l, line_buf_REG_FILE[fuarr=11].Ardata || mov v_kernel_AU[fuarr=11]_lua.a, v_kernel_AU[fuarr=11]_lua_a@[mux].q || mov v_kernel_AU[fuarr=11]_lua_a@[mux].data0, fu_id_24254.q || set v_kernel_AU[fuarr=11]_lua_a@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.b, v_kernel_AU[fuarr=11]_lua_b@[mux].q || mov v_kernel_AU[fuarr=11]_lua_b@[mux].data0, fu_id_24256.q || set v_kernel_AU[fuarr=11]_lua_b@[mux].sel, 0 || mov v_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov v_kernel_AU[fuarr=11].enable, v_kernel_AU[fuarr=11]_enable@[mux].q || mov v_kernel_AU[fuarr=11]_enable@[mux].data1, v_kernel_AU[fuarr=11]_lua.q || set v_kernel_AU[fuarr=11]_enable@[mux].sel, 1 || mov v_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov v_kernel_AU[fuarr=11].sload, v_kernel_AU[fuarr=11]_sload@[mux].q || mov v_kernel_AU[fuarr=11]_sload@[mux].data1, fu_id_24254.q || set v_kernel_AU[fuarr=11]_sload@[mux].sel, 2 || mov v_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov v_kernel_AU[fuarr=11].sclr, v_kernel_AU[fuarr=11]_sclr@[mux].q || mov v_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set v_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24268.a, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24268.b, read_enable_i_d_REGS[fuarr=4].q || mov fu_id_24280.a, error_h_coeff_pos_AU.q || mov fu_id_24280.b, fu_id_24268.q || mov pre_h_coeff_pos_AU.a, @constant_8[w4].q || mov pre_h_coeff_pos_AU.b, @constant_0[w4].q || mov pre_h_coeff_pos_AU.l, @constant_9[w4].q || mov pre_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov pre_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_h_coeff_pos_AU.sclr, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.a, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.b, @constant_0[w3].q || mov pre_error_h_coeff_pos_AU.l, @constant_6[w3].q || mov pre_error_h_coeff_pos_AU.enable, @builtin_one.q || mov pre_error_h_coeff_pos_AU.sload, fu_id_24280.q || mov pre_error_h_coeff_pos_AU.subNadd, @builtin_zero.q || mov pre_error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.a, error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.b, pre_error_h_coeff_pos_AU.q || mov error_h_coeff_pos_AU.enable, @builtin_one.q || mov error_h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov error_h_coeff_pos_AU.subNadd, @builtin_one.q || mov error_h_coeff_pos_AU.sclr, @builtin_zero.q || mov error_h_coeff_pos_AU.sload, error_h_coeff_pos_AU_sload@[mux].q || mov error_h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set error_h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25790.a, v_kernel_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data1, fu_id_25790.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25794.a, v_kernel_AU[fuarr=4].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data1, fu_id_25794.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25798.a, v_kernel_AU[fuarr=7].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data1, fu_id_25798.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25802.a, v_kernel_AU[fuarr=10].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data1, fu_id_25802.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 3 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24284.a, h_coeff_reflected_0@[orgvar]_id_13858_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24284.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26357.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24748.a, fu_id_24378.q || mov fu_id_24748.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24748.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24758.a, fu_id_24378.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24758.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24768.a, fu_id_24378.q || mov fu_id_24768.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24768.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24796.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24796.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24798.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24798.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25780.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24796.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24798.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24796.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24826.a, fu_id_24378.q || mov fu_id_24826.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24826.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24828.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24828.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24826.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24828.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24826.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24846.a, fu_id_24378.q || mov fu_id_24846.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24846.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26360.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24846.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_25018.a, write_enable_i_AU[id=268].q || mov fu_id_25018.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_25018.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=3]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
88 8080100000000024c2000034fc1f  nop || mov read_enable_i_d_REGS[fuarr=6].d, read_enable_i_d_REGS[fuarr=5].q || mov read_enable_i_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=6].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].d, run_out_of_pixels_this_row_d_REGS[fuarr=5].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=2]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=2]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=2].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=2].Baddr, line_buf_REG_FILE[fuarr=2]_lub.q || mov line_buf_REG_FILE[fuarr=2].Bwdata, v_kernel_AU[fuarr=2].q || mov line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=5]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=5]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=5].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=5].Baddr, line_buf_REG_FILE[fuarr=5]_lub.q || mov line_buf_REG_FILE[fuarr=5].Bwdata, v_kernel_AU[fuarr=5].q || mov line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=8]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=8]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=8].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=8].Baddr, line_buf_REG_FILE[fuarr=8]_lub.q || mov line_buf_REG_FILE[fuarr=8].Bwdata, v_kernel_AU[fuarr=8].q || mov line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11]_lub.a, @constant_0[w10].q || mov line_buf_REG_FILE[fuarr=11]_lub.b, write_pos_d_REGS[fuarr=4].q || mov line_buf_REG_FILE[fuarr=11]_lub.andNor, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11]_lub.invert, @builtin_zero.q || mov line_buf_REG_FILE[fuarr=11].Benable, @builtin_one.q || mov line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 1 || mov line_buf_REG_FILE[fuarr=11].Baddr, line_buf_REG_FILE[fuarr=11]_lub.q || mov line_buf_REG_FILE[fuarr=11].Bwdata, v_kernel_AU[fuarr=11].q || mov line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].data1, @builtin_one.q || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.a, h_coeff_pos_AU.q || mov h_coeff_pos_AU.b, pre_h_coeff_pos_AU.q || mov h_coeff_pos_AU.enable, @builtin_one.q || mov h_coeff_pos_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_pos_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_pos_AU.subNadd, @builtin_zero.q || mov h_coeff_pos_AU.sclr, @builtin_zero.q || mov h_coeff_pos_AU.sload, h_coeff_pos_AU_sload@[mux].q || mov h_coeff_pos_AU_sload@[mux].data0, @builtin_zero.q || set h_coeff_pos_AU_sload@[mux].sel, 0 || mov fu_id_25852.a, v_kernel_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=0].a, v_value_MULT[id=246][fuarr=0]_a@[mux].q || mov v_value_MULT[id=246][fuarr=0]_a@[mux].data2, fu_id_25852.q || set v_value_MULT[id=246][fuarr=0]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=0].b, these_v_coeffs_AU[fuarr=0].q || mov v_value_MULT[id=246][fuarr=0].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=0].signb, @builtin_one.q || mov fu_id_25856.a, v_kernel_AU[fuarr=5].q || mov v_value_MULT[id=246][fuarr=1].a, v_value_MULT[id=246][fuarr=1]_a@[mux].q || mov v_value_MULT[id=246][fuarr=1]_a@[mux].data2, fu_id_25856.q || set v_value_MULT[id=246][fuarr=1]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=1].b, these_v_coeffs_AU[fuarr=1].q || mov v_value_MULT[id=246][fuarr=1].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=1].signb, @builtin_one.q || mov fu_id_25860.a, v_kernel_AU[fuarr=8].q || mov v_value_MULT[id=246][fuarr=2].a, v_value_MULT[id=246][fuarr=2]_a@[mux].q || mov v_value_MULT[id=246][fuarr=2]_a@[mux].data2, fu_id_25860.q || set v_value_MULT[id=246][fuarr=2]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=2].b, these_v_coeffs_AU[fuarr=2].q || mov v_value_MULT[id=246][fuarr=2].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=2].signb, @builtin_one.q || mov fu_id_25864.a, v_kernel_AU[fuarr=11].q || mov v_value_MULT[id=246][fuarr=3].a, v_value_MULT[id=246][fuarr=3]_a@[mux].q || mov v_value_MULT[id=246][fuarr=3]_a@[mux].data2, fu_id_25864.q || set v_value_MULT[id=246][fuarr=3]_a@[mux].sel, 4 || mov v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 1 || mov v_value_MULT[id=246][fuarr=3].b, these_v_coeffs_AU[fuarr=3].q || mov v_value_MULT[id=246][fuarr=3].signa, @builtin_one.q || mov v_value_MULT[id=246][fuarr=3].signb, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23504.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23508.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23510.a, fu_id_23508.q || mov fu_id_23514.a, fu_id_23508.q || mov fu_id_23516.a, fu_id_23514.q || mov fu_id_23520.a, fu_id_23514.q || mov fu_id_23522.a, fu_id_23520.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24388.a, fu_id_24378.q || mov fu_id_24388.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24388.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24398.a, fu_id_24378.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24398.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24408.a, fu_id_24378.q || mov fu_id_24408.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24408.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24436.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24436.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24438.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24438.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25780.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24436.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24438.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24436.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24466.a, fu_id_24378.q || mov fu_id_24466.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24466.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24468.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24468.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24466.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24468.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24466.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24486.a, fu_id_24378.q || mov fu_id_24486.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24486.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26354.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24486.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26360.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set write_pos_d_REGS[fuarr=4]_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=5]_enable_trigger@[mux].sel, 0 || set pre_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
89 a00010000000202231010000f88f  nop || mov read_enable_i_d_REGS[fuarr=7].d, read_enable_i_d_REGS[fuarr=6].q || mov read_enable_i_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=7].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].d, run_out_of_pixels_this_row_d_REGS[fuarr=6].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 1 || mov fu_id_21665_line2401_52.a, h_coeff_pos_AU.q || mov fu_id_21665_line2401_52.b, @constant_8[w4].q || mov fu_id_21665_line2401_52.sign, @builtin_zero.q || mov fu_id_21665_line2401_52.equals, @builtin_one.q || mov fu_id_21665_line2401_52.less, @builtin_one.q || mov fu_id_21665_line2401_52.invert, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.d, fu_id_21665_line2401_52.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable, @builtin_one.q || mov h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 1 || mov fu_id_24282.a, h_coeff_pos_AU.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.a, @constant_16[w5].q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.b, fu_id_24282.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 1 || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.subNadd, @builtin_one.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sclr, @builtin_zero.q || mov h_coeff_reflected_0@[orgvar]_id_13858_line2356.sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13860_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26354.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24568.a, fu_id_24378.q || mov fu_id_24568.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24568.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24578.a, fu_id_24378.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24578.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24588.a, fu_id_24378.q || mov fu_id_24588.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24588.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24616.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24616.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24618.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24618.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25780.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24616.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24618.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24616.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24646.a, fu_id_24378.q || mov fu_id_24646.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24646.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24648.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24648.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24646.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24648.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24646.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24666.a, fu_id_24378.q || mov fu_id_24666.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24666.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26357.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24666.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24914.a, write_enable_i_error_AU.q || mov fu_id_24914.b, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24914.c, h_rounded_AU[id=262][fuarr=0].q || mov pre_write_enable_i_error_AU[id=275].a, @constant_1[w3].q || mov pre_write_enable_i_error_AU[id=275].b, @constant_0[w3].q || mov pre_write_enable_i_error_AU[id=275].l, @constant_7[w3].q || mov pre_write_enable_i_error_AU[id=275].enable, @builtin_one.q || mov pre_write_enable_i_error_AU[id=275].sload, fu_id_24914.q || mov pre_write_enable_i_error_AU[id=275].subNadd, @builtin_zero.q || mov pre_write_enable_i_error_AU[id=275].sclr, @builtin_zero.q || mov write_enable_i_error_AU.a, write_enable_i_error_AU.q || mov write_enable_i_error_AU.b, pre_write_enable_i_error_AU[id=275].q || mov write_enable_i_error_AU.enable, @builtin_one.q || mov write_enable_i_error_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_error_AU_enable_trigger@[mux].sel, 1 || mov write_enable_i_error_AU.subNadd, @builtin_one.q || mov write_enable_i_error_AU.sclr, @builtin_zero.q || mov write_enable_i_error_AU.sload, write_enable_i_error_AU_sload@[mux].q || mov write_enable_i_error_AU_sload@[mux].data0, @builtin_zero.q || set write_enable_i_error_AU_sload@[mux].sel, 0 || mov write_enable_i_AU[id=268].l, fu_id_24914.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22163_line2047_64.a, cols_written_AU.q || mov fu_id_22163_line2047_64.b, @constant_320[w11].q || mov fu_id_22163_line2047_64.sign, @builtin_one.q || mov fu_id_22163_line2047_64.equals, @builtin_one.q || mov fu_id_22163_line2047_64.less, @builtin_zero.q || mov fu_id_22163_line2047_64.invert, @builtin_zero.q || mov fu_id_25032.a, fu_id_22163_line2047_64.q || mov fu_id_25032.b, is_last_row_0@[orgvar]_id_13570_line2555.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_25032.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=6]_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
8a 80001000000010210c800000f84f  nop || mov read_enable_i_d_REGS[fuarr=8].d, read_enable_i_d_REGS[fuarr=7].q || mov read_enable_i_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=8].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].d, run_out_of_pixels_this_row_d_REGS[fuarr=7].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].d, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 1 || mov fu_id_24284.a, h_coeff_reflected_0@[orgvar]_id_13858_line2356.q || mov h_coeff_access_AU.a, h_coeff_pos_AU.q || mov h_coeff_access_AU.b, @constant_0[w4].q || mov h_coeff_access_AU.l, fu_id_24284.q || mov h_coeff_access_AU.enable, @builtin_one.q || mov h_coeff_access_AU_enable_trigger@[mux].data1, @builtin_one.q || set h_coeff_access_AU_enable_trigger@[mux].sel, 1 || mov h_coeff_access_AU.sload, h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.q || mov h_coeff_access_AU.subNadd, @builtin_zero.q || mov h_coeff_access_AU.sclr, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26357.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24748.a, fu_id_24378.q || mov fu_id_24748.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24748.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24758.a, fu_id_24378.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24758.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24768.a, fu_id_24378.q || mov fu_id_24768.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24768.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24796.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24796.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24798.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24798.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25780.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24796.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24798.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24796.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24826.a, fu_id_24378.q || mov fu_id_24826.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24826.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24828.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24828.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24826.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24828.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24826.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24846.a, fu_id_24378.q || mov fu_id_24846.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24846.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26360.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24846.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_25018.a, write_enable_i_AU[id=268].q || mov fu_id_25018.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_25018.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658_enable_trigger@[mux].sel, 0 || set h_coeff_reflected_0@[orgvar]_id_13858_line2356_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
8b 8000100000000024c2000010f81f  nop || mov read_enable_i_d_REGS[fuarr=9].d, read_enable_i_d_REGS[fuarr=8].q || mov read_enable_i_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=9].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].d, run_out_of_pixels_this_row_d_REGS[fuarr=8].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].d, h_coeffs_are_being_reflected_d_REGS[fuarr=0].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 1 || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.d, h_coeff_access_AU.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.sclr, @builtin_zero.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable, @builtin_one.q || mov offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].data1, @builtin_one.q || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 1 || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov fu_id_25730.a, v_value_MULT[id=246][fuarr=0].q || mov fu_id_25734.a, v_value_MULT[id=246][fuarr=1].q || mov fu_id_25738.a, v_value_MULT[id=246][fuarr=2].q || mov fu_id_25742.a, v_value_MULT[id=246][fuarr=3].q || mov fu_id_25744.a, fu_id_25730.q || mov fu_id_25746.a, fu_id_25734.q || mov v_tree_AU[id=234][fuarr=8].a, fu_id_25744.q || mov v_tree_AU[id=234][fuarr=8].b, fu_id_25746.q || mov v_tree_AU[id=234][fuarr=8].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=8].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=8].sload, @builtin_zero.q || mov fu_id_25750.a, fu_id_25738.q || mov fu_id_25752.a, fu_id_25742.q || mov v_tree_AU[id=234][fuarr=9].a, fu_id_25750.q || mov v_tree_AU[id=234][fuarr=9].b, fu_id_25752.q || mov v_tree_AU[id=234][fuarr=9].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=9].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=9].sload, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23504.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23508.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23510.a, fu_id_23508.q || mov fu_id_23514.a, fu_id_23508.q || mov fu_id_23516.a, fu_id_23514.q || mov fu_id_23520.a, fu_id_23514.q || mov fu_id_23522.a, fu_id_23520.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24388.a, fu_id_24378.q || mov fu_id_24388.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24388.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24398.a, fu_id_24378.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24398.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24408.a, fu_id_24378.q || mov fu_id_24408.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24408.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24436.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24436.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24438.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24438.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25780.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24436.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24438.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24436.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24466.a, fu_id_24378.q || mov fu_id_24466.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24466.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24468.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24468.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24466.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24468.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24466.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24486.a, fu_id_24378.q || mov fu_id_24486.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24486.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26354.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24486.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26360.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=0]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=1]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=2]_a_trigger@[mux].sel, 0 || set v_value_MULT[id=246][fuarr=3]_a_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_access_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
8c a00010000000202231010000788f  nop || mov read_enable_i_d_REGS[fuarr=10].d, read_enable_i_d_REGS[fuarr=9].q || mov read_enable_i_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=10].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].d, run_out_of_pixels_this_row_d_REGS[fuarr=9].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].d, h_coeffs_are_being_reflected_d_REGS[fuarr=1].q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].sclr, @builtin_zero.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable, @builtin_one.q || mov h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.a, @constant_0[w4].q || mov h_coeffs_REG_FILE_lua.b, h_coeffs_REG_FILE_lua_b@[mux].q || mov h_coeffs_REG_FILE_lua_b@[mux].data1, offset_h_coeff_access_0@[orgvar]_id_13860_line2571.q || set h_coeffs_REG_FILE_lua_b@[mux].sel, 1 || mov h_coeffs_REG_FILE_lua.andNor, @builtin_zero.q || mov h_coeffs_REG_FILE_lua.invert, @builtin_zero.q || mov h_coeffs_REG_FILE.Aaddr, h_coeffs_REG_FILE_lua.q || mov h_coeffs_REG_FILE.Aenable, @builtin_one.q || mov h_coeffs_REG_FILE_Aenable_trigger@[mux].data1, @builtin_one.q || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 1 || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov fu_id_25748.a, v_tree_AU[id=234][fuarr=8].q || mov fu_id_25754.a, v_tree_AU[id=234][fuarr=9].q || mov fu_id_25756.a, fu_id_25748.q || mov fu_id_25758.a, fu_id_25754.q || mov v_tree_AU[id=234][fuarr=10].a, fu_id_25756.q || mov v_tree_AU[id=234][fuarr=10].b, fu_id_25758.q || mov v_tree_AU[id=234][fuarr=10].enable, @builtin_one.q || mov v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 1 || mov v_tree_AU[id=234][fuarr=10].subNadd, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sclr, @builtin_zero.q || mov v_tree_AU[id=234][fuarr=10].sload, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.d, h_kernel_AU[fuarr=9].q || mov h_kernel_srcs_6_0_comb_id_26354.sclr, @builtin_zero.q || mov h_kernel_srcs_6_0_comb_id_26354.enable, @builtin_one.q || mov h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 1 || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24568.a, fu_id_24378.q || mov fu_id_24568.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24568.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24578.a, fu_id_24378.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24578.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24588.a, fu_id_24378.q || mov fu_id_24588.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24588.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24616.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24616.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24618.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24618.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25780.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24616.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24618.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24616.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24646.a, fu_id_24378.q || mov fu_id_24646.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24646.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24648.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24648.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24646.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24648.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24646.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24666.a, fu_id_24378.q || mov fu_id_24666.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24666.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26357.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24666.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24914.a, write_enable_i_error_AU.q || mov fu_id_24914.b, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24914.c, h_rounded_AU[id=262][fuarr=0].q || mov pre_write_enable_i_error_AU[id=275].a, @constant_1[w3].q || mov pre_write_enable_i_error_AU[id=275].b, @constant_0[w3].q || mov pre_write_enable_i_error_AU[id=275].l, @constant_7[w3].q || mov pre_write_enable_i_error_AU[id=275].enable, @builtin_one.q || mov pre_write_enable_i_error_AU[id=275].sload, fu_id_24914.q || mov pre_write_enable_i_error_AU[id=275].subNadd, @builtin_zero.q || mov pre_write_enable_i_error_AU[id=275].sclr, @builtin_zero.q || mov write_enable_i_error_AU.a, write_enable_i_error_AU.q || mov write_enable_i_error_AU.b, pre_write_enable_i_error_AU[id=275].q || mov write_enable_i_error_AU.enable, @builtin_one.q || mov write_enable_i_error_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_error_AU_enable_trigger@[mux].sel, 1 || mov write_enable_i_error_AU.subNadd, @builtin_one.q || mov write_enable_i_error_AU.sclr, @builtin_zero.q || mov write_enable_i_error_AU.sload, write_enable_i_error_AU_sload@[mux].q || mov write_enable_i_error_AU_sload@[mux].data0, @builtin_zero.q || set write_enable_i_error_AU_sload@[mux].sel, 0 || mov write_enable_i_AU[id=268].l, fu_id_24914.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22163_line2047_64.a, cols_written_AU.q || mov fu_id_22163_line2047_64.b, @constant_320[w11].q || mov fu_id_22163_line2047_64.sign, @builtin_one.q || mov fu_id_22163_line2047_64.equals, @builtin_one.q || mov fu_id_22163_line2047_64.less, @builtin_zero.q || mov fu_id_22163_line2047_64.invert, @builtin_zero.q || mov fu_id_25032.a, fu_id_22163_line2047_64.q || mov fu_id_25032.b, is_last_row_0@[orgvar]_id_13570_line2555.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_25032.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_tree_AU[id=234][fuarr=8]_enable_trigger@[mux].sel, 0 || set v_tree_AU[id=234][fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=1]_enable_trigger@[mux].sel, 0 || set offset_h_coeff_access_0@[orgvar]_id_13860_line2571_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
8d 80001000000010210c800000384f  nop || mov read_enable_i_d_REGS[fuarr=11].d, read_enable_i_d_REGS[fuarr=10].q || mov read_enable_i_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=11].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].d, run_out_of_pixels_this_row_d_REGS[fuarr=10].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov fu_id_25760.a, v_tree_AU[id=234][fuarr=10].q || mov v_rounded_AU[id=239][fuarr=0].a, fu_id_25760.q || mov v_rounded_AU[id=239][fuarr=0].b, @constant_64[w20].q || mov v_rounded_AU[id=239][fuarr=0].enable, @builtin_one.q || mov v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_rounded_AU[id=239][fuarr=0].subNadd, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sclr, @builtin_zero.q || mov v_rounded_AU[id=239][fuarr=0].sload, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.d, h_kernel_AU[fuarr=10].q || mov h_kernel_srcs_7_0_comb_id_26357.sclr, @builtin_zero.q || mov h_kernel_srcs_7_0_comb_id_26357.enable, @builtin_one.q || mov h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24748.a, fu_id_24378.q || mov fu_id_24748.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24748.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24758.a, fu_id_24378.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24758.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24768.a, fu_id_24378.q || mov fu_id_24768.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24768.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24796.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24796.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24798.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24798.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25780.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24796.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24798.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24796.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24826.a, fu_id_24378.q || mov fu_id_24826.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24826.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24828.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24828.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24826.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24828.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24826.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24846.a, fu_id_24378.q || mov fu_id_24846.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24846.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26360.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24846.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_25018.a, write_enable_i_AU[id=268].q || mov fu_id_25018.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_25018.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_tree_AU[id=234][fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
8e 8000100000000024c2000000181f  nop || mov read_enable_i_d_REGS[fuarr=12].d, read_enable_i_d_REGS[fuarr=11].q || mov read_enable_i_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=12].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].d, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 1 || mov fu_id_23504.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23508.a, h_coeffs_REG_FILE.Ardata || mov fu_id_23510.a, fu_id_23508.q || mov fu_id_23514.a, fu_id_23508.q || mov fu_id_23516.a, fu_id_23514.q || mov fu_id_23520.a, fu_id_23514.q || mov fu_id_23522.a, fu_id_23520.q || mov these_h_coeffs_AU[fuarr=0].a, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=0].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=0].l, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=0].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=0].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=0].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=0].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].a, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=1].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=1].l, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=1].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=1].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=1].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=1].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].a, fu_id_23516.q || mov these_h_coeffs_AU[fuarr=2].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=2].l, fu_id_23510.q || mov these_h_coeffs_AU[fuarr=2].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=2].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=2].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=2].sclr, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].a, fu_id_23522.q || mov these_h_coeffs_AU[fuarr=3].b, @constant_0[w9].q || mov these_h_coeffs_AU[fuarr=3].l, fu_id_23504.q || mov these_h_coeffs_AU[fuarr=3].enable, @builtin_one.q || mov these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov these_h_coeffs_AU[fuarr=3].sload, h_coeffs_are_being_reflected_d_REGS[fuarr=2].q || mov these_h_coeffs_AU[fuarr=3].subNadd, @builtin_zero.q || mov these_h_coeffs_AU[fuarr=3].sclr, @builtin_zero.q || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24388.a, fu_id_24378.q || mov fu_id_24388.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=0].l, h_kernel_AU[fuarr=3].q || mov h_kernel_AU[fuarr=0].enable, h_kernel_AU[fuarr=0]_enable@[mux].q || mov h_kernel_AU[fuarr=0]_enable@[mux].data1, fu_id_24388.q || set h_kernel_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=0].sclr, h_kernel_AU[fuarr=0]_sclr@[mux].q || mov h_kernel_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=0]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=0].sload, h_kernel_AU[fuarr=0]_sload@[mux].q || mov h_kernel_AU[fuarr=0]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=0]_sload@[mux].sel, 1 || mov fu_id_24398.a, fu_id_24378.q || mov fu_id_24398.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=3].l, h_kernel_AU[fuarr=3]_l@[mux].q || mov h_kernel_AU[fuarr=3]_l@[mux].data1, h_kernel_AU[fuarr=6].q || set h_kernel_AU[fuarr=3]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].enable, h_kernel_AU[fuarr=3]_enable@[mux].q || mov h_kernel_AU[fuarr=3]_enable@[mux].data2, fu_id_24398.q || set h_kernel_AU[fuarr=3]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=3].sclr, h_kernel_AU[fuarr=3]_sclr@[mux].q || mov h_kernel_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=3].sload, h_kernel_AU[fuarr=3]_sload@[mux].q || mov h_kernel_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_24408.a, fu_id_24378.q || mov fu_id_24408.b, read_enable_i_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=6].l, h_kernel_AU[fuarr=6]_l@[mux].q || mov h_kernel_AU[fuarr=6]_l@[mux].data1, h_kernel_AU[fuarr=9].q || set h_kernel_AU[fuarr=6]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].enable, h_kernel_AU[fuarr=6]_enable@[mux].q || mov h_kernel_AU[fuarr=6]_enable@[mux].data2, fu_id_24408.q || set h_kernel_AU[fuarr=6]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=6].sclr, h_kernel_AU[fuarr=6]_sclr@[mux].q || mov h_kernel_AU[fuarr=6]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=6]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=6].sload, h_kernel_AU[fuarr=6]_sload@[mux].q || mov h_kernel_AU[fuarr=6]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=6]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24436.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24436.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24438.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24438.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_kernel_AU[fuarr=9].a, fu_id_25780.q || mov h_kernel_AU[fuarr=9].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=9].l, h_kernel_AU[fuarr=9]_l@[mux].q || mov h_kernel_AU[fuarr=9]_l@[mux].data1, h_mirror_buf_AU[fuarr=0].q || set h_kernel_AU[fuarr=9]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=9]_lua.a, fu_id_24436.q || mov h_kernel_AU[fuarr=9]_lua.b, fu_id_24438.q || mov h_kernel_AU[fuarr=9]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=9].enable, h_kernel_AU[fuarr=9]_enable@[mux].q || mov h_kernel_AU[fuarr=9]_enable@[mux].data2, h_kernel_AU[fuarr=9]_lua.q || set h_kernel_AU[fuarr=9]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=9].sload, h_kernel_AU[fuarr=9]_sload@[mux].q || mov h_kernel_AU[fuarr=9]_sload@[mux].data2, fu_id_24436.q || set h_kernel_AU[fuarr=9]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=9].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=9].sclr, h_kernel_AU[fuarr=9]_sclr@[mux].q || mov h_kernel_AU[fuarr=9]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=9]_sclr@[mux].sel, 0 || mov fu_id_24466.a, fu_id_24378.q || mov fu_id_24466.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24466.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov fu_id_24468.a, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24468.b, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=0].a, h_mirror_buf_AU[fuarr=3].q || mov h_mirror_buf_AU[fuarr=0].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=0].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=0]_lua.a, fu_id_24466.q || mov h_mirror_buf_AU[fuarr=0]_lua.b, fu_id_24468.q || mov h_mirror_buf_AU[fuarr=0]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=0].enable, h_mirror_buf_AU[fuarr=0]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=0]_enable@[mux].data1, h_mirror_buf_AU[fuarr=0]_lua.q || set h_mirror_buf_AU[fuarr=0]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].sload, h_mirror_buf_AU[fuarr=0]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sload@[mux].data1, fu_id_24466.q || set h_mirror_buf_AU[fuarr=0]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=0].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=0].sclr, h_mirror_buf_AU[fuarr=0]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=0]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=0]_sclr@[mux].sel, 0 || mov fu_id_24486.a, fu_id_24378.q || mov fu_id_24486.b, read_enable_i_d_REGS[fuarr=11].q || mov fu_id_24486.c, run_out_of_pixels_this_row_d_REGS[fuarr=11].q || mov h_mirror_buf_AU[fuarr=3].l, h_kernel_srcs_6_0_comb_id_26354.q || mov h_mirror_buf_AU[fuarr=3].enable, h_mirror_buf_AU[fuarr=3]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=3]_enable@[mux].data1, fu_id_24486.q || set h_mirror_buf_AU[fuarr=3]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=3].sclr, h_mirror_buf_AU[fuarr=3]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=3]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=3].sload, h_mirror_buf_AU[fuarr=3]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=3]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=3]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov fu_id_25764.a, v_rounded_AU[id=239][fuarr=0].q || mov fu_id_25768.a, fu_id_25764.q || mov fu_id_25770.a, fu_id_25764.q || mov fu_id_21147_line2159_73.a, fu_id_25768.q || mov fu_id_21147_line2159_73.b, @constant_0[w2].q || mov fu_id_21147_line2159_73.sign, @builtin_one.q || mov fu_id_21147_line2159_73.equals, @builtin_one.q || mov fu_id_21147_line2159_73.less, @builtin_one.q || mov fu_id_21147_line2159_73.invert, @builtin_one.q || mov v_over_AU[id=237][fuarr=0].a, fu_id_25770.q || mov v_over_AU[id=237][fuarr=0].b, @constant_0[w10].q || mov v_over_AU[id=237][fuarr=0].l, @constant_255[w10].q || mov v_over_AU[id=237][fuarr=0].enable, @builtin_one.q || mov v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_over_AU[id=237][fuarr=0].sload, fu_id_21147_line2159_73.q || mov v_over_AU[id=237][fuarr=0].subNadd, @builtin_zero.q || mov v_over_AU[id=237][fuarr=0].sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.d, h_kernel_AU[fuarr=11].q || mov h_kernel_srcs_8_0_comb_id_26360.sclr, @builtin_zero.q || mov h_kernel_srcs_8_0_comb_id_26360.enable, @builtin_one.q || mov h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_rounded_AU[id=239][fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set h_coeffs_are_being_reflected_d_REGS[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_6_0_comb_id_26354_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
8f 800010000000202231010000088f  nop || mov read_enable_i_d_REGS[fuarr=13].d, read_enable_i_d_REGS[fuarr=12].q || mov read_enable_i_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov read_enable_i_d_REGS[fuarr=13].enable, @builtin_one.q || mov read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].d, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].sclr, @builtin_zero.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13].enable, @builtin_one.q || mov run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 1 || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24568.a, fu_id_24378.q || mov fu_id_24568.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=1].l, h_kernel_AU[fuarr=4].q || mov h_kernel_AU[fuarr=1].enable, h_kernel_AU[fuarr=1]_enable@[mux].q || mov h_kernel_AU[fuarr=1]_enable@[mux].data1, fu_id_24568.q || set h_kernel_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=1].sclr, h_kernel_AU[fuarr=1]_sclr@[mux].q || mov h_kernel_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=1]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=1].sload, h_kernel_AU[fuarr=1]_sload@[mux].q || mov h_kernel_AU[fuarr=1]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=1]_sload@[mux].sel, 1 || mov fu_id_24578.a, fu_id_24378.q || mov fu_id_24578.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=4].l, h_kernel_AU[fuarr=4]_l@[mux].q || mov h_kernel_AU[fuarr=4]_l@[mux].data1, h_kernel_AU[fuarr=7].q || set h_kernel_AU[fuarr=4]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].enable, h_kernel_AU[fuarr=4]_enable@[mux].q || mov h_kernel_AU[fuarr=4]_enable@[mux].data2, fu_id_24578.q || set h_kernel_AU[fuarr=4]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=4].sclr, h_kernel_AU[fuarr=4]_sclr@[mux].q || mov h_kernel_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=4].sload, h_kernel_AU[fuarr=4]_sload@[mux].q || mov h_kernel_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_24588.a, fu_id_24378.q || mov fu_id_24588.b, read_enable_i_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=7].l, h_kernel_AU[fuarr=7]_l@[mux].q || mov h_kernel_AU[fuarr=7]_l@[mux].data1, h_kernel_AU[fuarr=10].q || set h_kernel_AU[fuarr=7]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].enable, h_kernel_AU[fuarr=7]_enable@[mux].q || mov h_kernel_AU[fuarr=7]_enable@[mux].data2, fu_id_24588.q || set h_kernel_AU[fuarr=7]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=7].sclr, h_kernel_AU[fuarr=7]_sclr@[mux].q || mov h_kernel_AU[fuarr=7]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=7]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=7].sload, h_kernel_AU[fuarr=7]_sload@[mux].q || mov h_kernel_AU[fuarr=7]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=7]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24616.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24616.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24618.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24618.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_kernel_AU[fuarr=10].a, fu_id_25780.q || mov h_kernel_AU[fuarr=10].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=10].l, h_kernel_AU[fuarr=10]_l@[mux].q || mov h_kernel_AU[fuarr=10]_l@[mux].data1, h_mirror_buf_AU[fuarr=1].q || set h_kernel_AU[fuarr=10]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=10]_lua.a, fu_id_24616.q || mov h_kernel_AU[fuarr=10]_lua.b, fu_id_24618.q || mov h_kernel_AU[fuarr=10]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=10].enable, h_kernel_AU[fuarr=10]_enable@[mux].q || mov h_kernel_AU[fuarr=10]_enable@[mux].data2, h_kernel_AU[fuarr=10]_lua.q || set h_kernel_AU[fuarr=10]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=10].sload, h_kernel_AU[fuarr=10]_sload@[mux].q || mov h_kernel_AU[fuarr=10]_sload@[mux].data2, fu_id_24616.q || set h_kernel_AU[fuarr=10]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=10].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=10].sclr, h_kernel_AU[fuarr=10]_sclr@[mux].q || mov h_kernel_AU[fuarr=10]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=10]_sclr@[mux].sel, 0 || mov fu_id_24646.a, fu_id_24378.q || mov fu_id_24646.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24646.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov fu_id_24648.a, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24648.b, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=1].a, h_mirror_buf_AU[fuarr=4].q || mov h_mirror_buf_AU[fuarr=1].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=1].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=1]_lua.a, fu_id_24646.q || mov h_mirror_buf_AU[fuarr=1]_lua.b, fu_id_24648.q || mov h_mirror_buf_AU[fuarr=1]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=1].enable, h_mirror_buf_AU[fuarr=1]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=1]_enable@[mux].data1, h_mirror_buf_AU[fuarr=1]_lua.q || set h_mirror_buf_AU[fuarr=1]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].sload, h_mirror_buf_AU[fuarr=1]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sload@[mux].data1, fu_id_24646.q || set h_mirror_buf_AU[fuarr=1]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=1].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=1].sclr, h_mirror_buf_AU[fuarr=1]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=1]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=1]_sclr@[mux].sel, 0 || mov fu_id_24666.a, fu_id_24378.q || mov fu_id_24666.b, read_enable_i_d_REGS[fuarr=12].q || mov fu_id_24666.c, run_out_of_pixels_this_row_d_REGS[fuarr=12].q || mov h_mirror_buf_AU[fuarr=4].l, h_kernel_srcs_7_0_comb_id_26357.q || mov h_mirror_buf_AU[fuarr=4].enable, h_mirror_buf_AU[fuarr=4]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=4]_enable@[mux].data1, fu_id_24666.q || set h_mirror_buf_AU[fuarr=4]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=4].sclr, h_mirror_buf_AU[fuarr=4]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=4]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=4].sload, h_mirror_buf_AU[fuarr=4]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=4]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=4]_sload@[mux].sel, 1 || mov fu_id_25772.a, v_over_AU[id=237][fuarr=0].q || mov fu_id_21161_line2165_47.a, fu_id_25772.q || mov fu_id_21161_line2165_47.b, @constant_3[w2].q || mov fu_id_21161_line2165_47.sign, @builtin_one.q || mov fu_id_21161_line2165_47.equals, @builtin_zero.q || mov fu_id_21161_line2165_47.less, @builtin_one.q || mov fu_id_21161_line2165_47.invert, @builtin_zero.q || mov v_value_AU[fuarr=0].a, v_over_AU[id=237][fuarr=0].q || mov v_value_AU[fuarr=0].b, @constant_0[w10].q || mov v_value_AU[fuarr=0].l, @constant_768[w10].q || mov v_value_AU[fuarr=0].enable, @builtin_one.q || mov v_value_AU[fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 1 || mov v_value_AU[fuarr=0].sload, fu_id_21161_line2165_47.q || mov v_value_AU[fuarr=0].subNadd, @builtin_zero.q || mov v_value_AU[fuarr=0].sclr, @builtin_zero.q || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data0, h_kernel_AU[fuarr=0].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data0, h_kernel_AU[fuarr=3].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data0, h_kernel_AU[fuarr=6].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data2, h_kernel_AU[fuarr=9].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24914.a, write_enable_i_error_AU.q || mov fu_id_24914.b, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24914.c, h_rounded_AU[id=262][fuarr=0].q || mov pre_write_enable_i_error_AU[id=275].a, @constant_1[w3].q || mov pre_write_enable_i_error_AU[id=275].b, @constant_0[w3].q || mov pre_write_enable_i_error_AU[id=275].l, @constant_7[w3].q || mov pre_write_enable_i_error_AU[id=275].enable, @builtin_one.q || mov pre_write_enable_i_error_AU[id=275].sload, fu_id_24914.q || mov pre_write_enable_i_error_AU[id=275].subNadd, @builtin_zero.q || mov pre_write_enable_i_error_AU[id=275].sclr, @builtin_zero.q || mov write_enable_i_error_AU.a, write_enable_i_error_AU.q || mov write_enable_i_error_AU.b, pre_write_enable_i_error_AU[id=275].q || mov write_enable_i_error_AU.enable, @builtin_one.q || mov write_enable_i_error_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_error_AU_enable_trigger@[mux].sel, 1 || mov write_enable_i_error_AU.subNadd, @builtin_one.q || mov write_enable_i_error_AU.sclr, @builtin_zero.q || mov write_enable_i_error_AU.sload, write_enable_i_error_AU_sload@[mux].q || mov write_enable_i_error_AU_sload@[mux].data0, @builtin_zero.q || set write_enable_i_error_AU_sload@[mux].sel, 0 || mov write_enable_i_AU[id=268].l, fu_id_24914.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22163_line2047_64.a, cols_written_AU.q || mov fu_id_22163_line2047_64.b, @constant_320[w11].q || mov fu_id_22163_line2047_64.sign, @builtin_one.q || mov fu_id_22163_line2047_64.equals, @builtin_one.q || mov fu_id_22163_line2047_64.less, @builtin_zero.q || mov fu_id_22163_line2047_64.invert, @builtin_zero.q || mov fu_id_25032.a, fu_id_22163_line2047_64.q || mov fu_id_25032.b, is_last_row_0@[orgvar]_id_13570_line2555.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_25032.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_over_AU[id=237][fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_7_0_comb_id_26357_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=12]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
90 80001000000010210c800000004f  nop || mov fu_id_24378.a, v_value_AU[fuarr=0].q || mov fu_id_24378.b, v_value_AU[fuarr=0].q || mov fu_id_24748.a, fu_id_24378.q || mov fu_id_24748.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=2].l, h_kernel_AU[fuarr=5].q || mov h_kernel_AU[fuarr=2].enable, h_kernel_AU[fuarr=2]_enable@[mux].q || mov h_kernel_AU[fuarr=2]_enable@[mux].data1, fu_id_24748.q || set h_kernel_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_kernel_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=2].sclr, h_kernel_AU[fuarr=2]_sclr@[mux].q || mov h_kernel_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=2]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=2].sload, h_kernel_AU[fuarr=2]_sload@[mux].q || mov h_kernel_AU[fuarr=2]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=2]_sload@[mux].sel, 1 || mov fu_id_24758.a, fu_id_24378.q || mov fu_id_24758.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=5].l, h_kernel_AU[fuarr=5]_l@[mux].q || mov h_kernel_AU[fuarr=5]_l@[mux].data1, h_kernel_AU[fuarr=8].q || set h_kernel_AU[fuarr=5]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].enable, h_kernel_AU[fuarr=5]_enable@[mux].q || mov h_kernel_AU[fuarr=5]_enable@[mux].data2, fu_id_24758.q || set h_kernel_AU[fuarr=5]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=5].sclr, h_kernel_AU[fuarr=5]_sclr@[mux].q || mov h_kernel_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=5].sload, h_kernel_AU[fuarr=5]_sload@[mux].q || mov h_kernel_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=5]_sload@[mux].sel, 1 || mov fu_id_24768.a, fu_id_24378.q || mov fu_id_24768.b, read_enable_i_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=8].l, h_kernel_AU[fuarr=8]_l@[mux].q || mov h_kernel_AU[fuarr=8]_l@[mux].data1, h_kernel_AU[fuarr=11].q || set h_kernel_AU[fuarr=8]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].enable, h_kernel_AU[fuarr=8]_enable@[mux].q || mov h_kernel_AU[fuarr=8]_enable@[mux].data2, fu_id_24768.q || set h_kernel_AU[fuarr=8]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=8].sclr, h_kernel_AU[fuarr=8]_sclr@[mux].q || mov h_kernel_AU[fuarr=8]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=8]_sclr@[mux].sel, 0 || mov h_kernel_AU[fuarr=8].sload, h_kernel_AU[fuarr=8]_sload@[mux].q || mov h_kernel_AU[fuarr=8]_sload@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=8]_sload@[mux].sel, 1 || mov fu_id_25776.a, v_value_AU[fuarr=0].q || mov fu_id_25780.a, v_value_AU[fuarr=0].q || mov fu_id_24796.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24796.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24798.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24798.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_kernel_AU[fuarr=11].a, fu_id_25780.q || mov h_kernel_AU[fuarr=11].b, @constant_0[w9].q || mov h_kernel_AU[fuarr=11].l, h_kernel_AU[fuarr=11]_l@[mux].q || mov h_kernel_AU[fuarr=11]_l@[mux].data1, h_mirror_buf_AU[fuarr=2].q || set h_kernel_AU[fuarr=11]_l@[mux].sel, 1 || mov h_kernel_AU[fuarr=11]_lua.a, fu_id_24796.q || mov h_kernel_AU[fuarr=11]_lua.b, fu_id_24798.q || mov h_kernel_AU[fuarr=11]_lua.c, @builtin_one.q || mov h_kernel_AU[fuarr=11].enable, h_kernel_AU[fuarr=11]_enable@[mux].q || mov h_kernel_AU[fuarr=11]_enable@[mux].data2, h_kernel_AU[fuarr=11]_lua.q || set h_kernel_AU[fuarr=11]_enable@[mux].sel, 4 || mov h_kernel_AU[fuarr=11]_enable_trigger@[mux].data1, @builtin_one.q || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 1 || mov h_kernel_AU[fuarr=11].sload, h_kernel_AU[fuarr=11]_sload@[mux].q || mov h_kernel_AU[fuarr=11]_sload@[mux].data2, fu_id_24796.q || set h_kernel_AU[fuarr=11]_sload@[mux].sel, 4 || mov h_kernel_AU[fuarr=11].subNadd, @builtin_zero.q || mov h_kernel_AU[fuarr=11].sclr, h_kernel_AU[fuarr=11]_sclr@[mux].q || mov h_kernel_AU[fuarr=11]_sclr@[mux].data0, @builtin_zero.q || set h_kernel_AU[fuarr=11]_sclr@[mux].sel, 0 || mov fu_id_24826.a, fu_id_24378.q || mov fu_id_24826.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24826.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov fu_id_24828.a, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24828.b, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=2].a, h_mirror_buf_AU[fuarr=5].q || mov h_mirror_buf_AU[fuarr=2].b, @constant_0[w9].q || mov h_mirror_buf_AU[fuarr=2].l, fu_id_25776.q || mov h_mirror_buf_AU[fuarr=2]_lua.a, fu_id_24826.q || mov h_mirror_buf_AU[fuarr=2]_lua.b, fu_id_24828.q || mov h_mirror_buf_AU[fuarr=2]_lua.c, @builtin_one.q || mov h_mirror_buf_AU[fuarr=2].enable, h_mirror_buf_AU[fuarr=2]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=2]_enable@[mux].data1, h_mirror_buf_AU[fuarr=2]_lua.q || set h_mirror_buf_AU[fuarr=2]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].sload, h_mirror_buf_AU[fuarr=2]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sload@[mux].data1, fu_id_24826.q || set h_mirror_buf_AU[fuarr=2]_sload@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=2].subNadd, @builtin_zero.q || mov h_mirror_buf_AU[fuarr=2].sclr, h_mirror_buf_AU[fuarr=2]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=2]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=2]_sclr@[mux].sel, 0 || mov fu_id_24846.a, fu_id_24378.q || mov fu_id_24846.b, read_enable_i_d_REGS[fuarr=13].q || mov fu_id_24846.c, run_out_of_pixels_this_row_d_REGS[fuarr=13].q || mov h_mirror_buf_AU[fuarr=5].l, h_kernel_srcs_8_0_comb_id_26360.q || mov h_mirror_buf_AU[fuarr=5].enable, h_mirror_buf_AU[fuarr=5]_enable@[mux].q || mov h_mirror_buf_AU[fuarr=5]_enable@[mux].data1, fu_id_24846.q || set h_mirror_buf_AU[fuarr=5]_enable@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 1 || mov h_mirror_buf_AU[fuarr=5].sclr, h_mirror_buf_AU[fuarr=5]_sclr@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sclr@[mux].data0, @builtin_zero.q || set h_mirror_buf_AU[fuarr=5]_sclr@[mux].sel, 0 || mov h_mirror_buf_AU[fuarr=5].sload, h_mirror_buf_AU[fuarr=5]_sload@[mux].q || mov h_mirror_buf_AU[fuarr=5]_sload@[mux].data1, @builtin_one.q || set h_mirror_buf_AU[fuarr=5]_sload@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data1, h_kernel_AU[fuarr=1].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data1, h_kernel_AU[fuarr=4].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data1, h_kernel_AU[fuarr=7].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data0, h_kernel_AU[fuarr=10].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 0 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_25018.a, write_enable_i_AU[id=268].q || mov fu_id_25018.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_25018.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set v_value_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_srcs_8_0_comb_id_26360_enable_trigger@[mux].sel, 0 || set read_enable_i_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_d_REGS[fuarr=13]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
91 800010000000002000000000001f  nop || mov h_value_MULT[id=273][fuarr=0].a, h_value_MULT[id=273][fuarr=0]_a@[mux].q || mov h_value_MULT[id=273][fuarr=0]_a@[mux].data2, h_kernel_AU[fuarr=2].q || set h_value_MULT[id=273][fuarr=0]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=0].b, these_h_coeffs_AU[fuarr=0].q || mov h_value_MULT[id=273][fuarr=0].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=0].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].a, h_value_MULT[id=273][fuarr=1]_a@[mux].q || mov h_value_MULT[id=273][fuarr=1]_a@[mux].data2, h_kernel_AU[fuarr=5].q || set h_value_MULT[id=273][fuarr=1]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=1].b, these_h_coeffs_AU[fuarr=1].q || mov h_value_MULT[id=273][fuarr=1].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=1].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].a, h_value_MULT[id=273][fuarr=2]_a@[mux].q || mov h_value_MULT[id=273][fuarr=2]_a@[mux].data2, h_kernel_AU[fuarr=8].q || set h_value_MULT[id=273][fuarr=2]_a@[mux].sel, 2 || mov h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=2].b, these_h_coeffs_AU[fuarr=2].q || mov h_value_MULT[id=273][fuarr=2].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=2].signb, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].a, h_value_MULT[id=273][fuarr=3]_a@[mux].q || mov h_value_MULT[id=273][fuarr=3]_a@[mux].data1, h_kernel_AU[fuarr=11].q || set h_value_MULT[id=273][fuarr=3]_a@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].data1, @builtin_one.q || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 1 || mov h_value_MULT[id=273][fuarr=3].b, these_h_coeffs_AU[fuarr=3].q || mov h_value_MULT[id=273][fuarr=3].signa, @builtin_one.q || mov h_value_MULT[id=273][fuarr=3].signb, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_h_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
92 8000100000002020000100000087  nop || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24914.a, write_enable_i_error_AU.q || mov fu_id_24914.b, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24914.c, h_rounded_AU[id=262][fuarr=0].q || mov pre_write_enable_i_error_AU[id=275].a, @constant_1[w3].q || mov pre_write_enable_i_error_AU[id=275].b, @constant_0[w3].q || mov pre_write_enable_i_error_AU[id=275].l, @constant_7[w3].q || mov pre_write_enable_i_error_AU[id=275].enable, @builtin_one.q || mov pre_write_enable_i_error_AU[id=275].sload, fu_id_24914.q || mov pre_write_enable_i_error_AU[id=275].subNadd, @builtin_zero.q || mov pre_write_enable_i_error_AU[id=275].sclr, @builtin_zero.q || mov write_enable_i_error_AU.a, write_enable_i_error_AU.q || mov write_enable_i_error_AU.b, pre_write_enable_i_error_AU[id=275].q || mov write_enable_i_error_AU.enable, @builtin_one.q || mov write_enable_i_error_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_error_AU_enable_trigger@[mux].sel, 1 || mov write_enable_i_error_AU.subNadd, @builtin_one.q || mov write_enable_i_error_AU.sclr, @builtin_zero.q || mov write_enable_i_error_AU.sload, write_enable_i_error_AU_sload@[mux].q || mov write_enable_i_error_AU_sload@[mux].data0, @builtin_zero.q || set write_enable_i_error_AU_sload@[mux].sel, 0 || mov write_enable_i_AU[id=268].l, fu_id_24914.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22163_line2047_64.a, cols_written_AU.q || mov fu_id_22163_line2047_64.b, @constant_320[w11].q || mov fu_id_22163_line2047_64.sign, @builtin_one.q || mov fu_id_22163_line2047_64.equals, @builtin_one.q || mov fu_id_22163_line2047_64.less, @builtin_zero.q || mov fu_id_22163_line2047_64.invert, @builtin_zero.q || mov fu_id_25032.a, fu_id_22163_line2047_64.q || mov fu_id_25032.b, is_last_row_0@[orgvar]_id_13570_line2555.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_25032.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
93 8000100000000020000000000047  nop || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_25018.a, write_enable_i_AU[id=268].q || mov fu_id_25018.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_25018.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
94 8000100000000020000000000007  nop || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_24848.a, h_value_MULT[id=273][fuarr=0].q || mov fu_id_24850.a, h_value_MULT[id=273][fuarr=1].q || mov fu_id_24852.a, h_value_MULT[id=273][fuarr=2].q || mov fu_id_24854.a, h_value_MULT[id=273][fuarr=3].q || mov fu_id_24856.a, fu_id_24848.q || mov fu_id_24858.a, fu_id_24850.q || mov h_tree_AU[id=260][fuarr=8].a, fu_id_24856.q || mov h_tree_AU[id=260][fuarr=8].b, fu_id_24858.q || mov h_tree_AU[id=260][fuarr=8].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=8].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=8].sload, @builtin_zero.q || mov fu_id_24862.a, fu_id_24852.q || mov fu_id_24864.a, fu_id_24854.q || mov h_tree_AU[id=260][fuarr=9].a, fu_id_24862.q || mov h_tree_AU[id=260][fuarr=9].b, fu_id_24864.q || mov h_tree_AU[id=260][fuarr=9].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=9].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=9].sload, @builtin_zero.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=0]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=1]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=2]_a_trigger@[mux].sel, 0 || set h_value_MULT[id=273][fuarr=3]_a_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
95 8000100000002000000100000087  nop || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24914.a, write_enable_i_error_AU.q || mov fu_id_24914.b, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24914.c, h_rounded_AU[id=262][fuarr=0].q || mov pre_write_enable_i_error_AU[id=275].a, @constant_1[w3].q || mov pre_write_enable_i_error_AU[id=275].b, @constant_0[w3].q || mov pre_write_enable_i_error_AU[id=275].l, @constant_7[w3].q || mov pre_write_enable_i_error_AU[id=275].enable, @builtin_one.q || mov pre_write_enable_i_error_AU[id=275].sload, fu_id_24914.q || mov pre_write_enable_i_error_AU[id=275].subNadd, @builtin_zero.q || mov pre_write_enable_i_error_AU[id=275].sclr, @builtin_zero.q || mov write_enable_i_error_AU.a, write_enable_i_error_AU.q || mov write_enable_i_error_AU.b, pre_write_enable_i_error_AU[id=275].q || mov write_enable_i_error_AU.enable, @builtin_one.q || mov write_enable_i_error_AU_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_error_AU_enable_trigger@[mux].sel, 1 || mov write_enable_i_error_AU.subNadd, @builtin_one.q || mov write_enable_i_error_AU.sclr, @builtin_zero.q || mov write_enable_i_error_AU.sload, write_enable_i_error_AU_sload@[mux].q || mov write_enable_i_error_AU_sload@[mux].data0, @builtin_zero.q || set write_enable_i_error_AU_sload@[mux].sel, 0 || mov write_enable_i_AU[id=268].l, fu_id_24914.q || mov write_enable_i_AU[id=268].enable, @builtin_one.q || mov write_enable_i_AU[id=268]_enable_trigger@[mux].data1, @builtin_one.q || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 1 || mov write_enable_i_AU[id=268].sclr, @builtin_zero.q || mov write_enable_i_AU[id=268].sload, @builtin_one.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_24860.a, h_tree_AU[id=260][fuarr=8].q || mov fu_id_24866.a, h_tree_AU[id=260][fuarr=9].q || mov fu_id_24868.a, fu_id_24860.q || mov fu_id_24870.a, fu_id_24866.q || mov h_tree_AU[id=260][fuarr=10].a, fu_id_24868.q || mov h_tree_AU[id=260][fuarr=10].b, fu_id_24870.q || mov h_tree_AU[id=260][fuarr=10].enable, @builtin_one.q || mov h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].data1, @builtin_one.q || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 1 || mov h_tree_AU[id=260][fuarr=10].subNadd, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sclr, @builtin_zero.q || mov h_tree_AU[id=260][fuarr=10].sload, @builtin_zero.q || mov fu_id_22163_line2047_64.a, cols_written_AU.q || mov fu_id_22163_line2047_64.b, @constant_320[w11].q || mov fu_id_22163_line2047_64.sign, @builtin_one.q || mov fu_id_22163_line2047_64.equals, @builtin_one.q || mov fu_id_22163_line2047_64.less, @builtin_zero.q || mov fu_id_22163_line2047_64.invert, @builtin_zero.q || mov fu_id_25032.a, fu_id_22163_line2047_64.q || mov fu_id_25032.b, is_last_row_0@[orgvar]_id_13570_line2555.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_25032.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set h_tree_AU[id=260][fuarr=8]_enable_trigger@[mux].sel, 0 || set h_tree_AU[id=260][fuarr=9]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
96 8000100000000000000000000043  nop || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || mov fu_id_24872.a, h_tree_AU[id=260][fuarr=10].q || mov h_rounded_AU[id=262][fuarr=0].a, fu_id_24872.q || mov h_rounded_AU[id=262][fuarr=0].b, @constant_64[w21].q || mov h_rounded_AU[id=262][fuarr=0].enable, @builtin_one.q || mov h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_rounded_AU[id=262][fuarr=0].subNadd, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sclr, @builtin_zero.q || mov h_rounded_AU[id=262][fuarr=0].sload, @builtin_zero.q || mov fu_id_25018.a, write_enable_i_AU[id=268].q || mov fu_id_25018.b, write_enable_j_AU.q || mov cols_written_AU.a, cols_written_AU.q || mov cols_written_AU.b, @constant_1[w11].q || mov cols_written_AU.enable, cols_written_AU_enable@[mux].q || mov cols_written_AU_enable@[mux].data1, fu_id_25018.q || set cols_written_AU_enable@[mux].sel, 1 || mov cols_written_AU_enable_trigger@[mux].data1, @builtin_one.q || set cols_written_AU_enable_trigger@[mux].sel, 1 || mov cols_written_AU.subNadd, @builtin_zero.q || mov cols_written_AU.sclr, @builtin_zero.q || mov cols_written_AU.sload, cols_written_AU_sload@[mux].q || mov cols_written_AU_sload@[mux].data0, @builtin_zero.q || set cols_written_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set h_tree_AU[id=260][fuarr=10]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
97 8000100000000000000000000001  nop || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov fu_id_24876.a, h_rounded_AU[id=262][fuarr=0].q || mov fu_id_24878.a, fu_id_24876.q || mov fu_id_24882.a, fu_id_24876.q || mov fu_id_21874_line1991_39.a, fu_id_24878.q || mov fu_id_21874_line1991_39.b, @constant_0[w13].q || mov fu_id_21874_line1991_39.sign, @builtin_one.q || mov fu_id_21874_line1991_39.equals, @builtin_one.q || mov fu_id_21874_line1991_39.less, @builtin_one.q || mov fu_id_21874_line1991_39.invert, @builtin_one.q || mov fu_id_24884.a, fu_id_24876.q || mov h_value_AU[id=265][fuarr=0].a, fu_id_24882.q || mov h_value_AU[id=265][fuarr=0].b, @constant_0[w8].q || mov h_value_AU[id=265][fuarr=0].l, @constant_255[w8].q || mov h_value_AU[id=265][fuarr=0].enable, @builtin_one.q || mov h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 1 || mov h_value_AU[id=265][fuarr=0].subNadd, @builtin_zero.q || mov h_value_AU[id=265][fuarr=0].sclr, fu_id_24884.q || mov h_value_AU[id=265][fuarr=0].sload, fu_id_21874_line1991_39.q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set h_rounded_AU[id=262][fuarr=0]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
98 8000100000002000000000000000  nop || mov fu_id_22163_line2047_64.a, cols_written_AU.q || mov fu_id_22163_line2047_64.b, @constant_320[w11].q || mov fu_id_22163_line2047_64.sign, @builtin_one.q || mov fu_id_22163_line2047_64.equals, @builtin_one.q || mov fu_id_22163_line2047_64.less, @builtin_zero.q || mov fu_id_22163_line2047_64.invert, @builtin_zero.q || mov fu_id_25032.a, fu_id_22163_line2047_64.q || mov fu_id_25032.b, is_last_row_0@[orgvar]_id_13570_line2555.q || mov fu_id_24922.a, write_enable_i_AU[id=268].q || mov fu_id_24922.b, write_enable_j_AU.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data3, fu_id_24922.q || set dout_takeb_trigger@[mux].sel, 8 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data2, h_value_AU[id=265][fuarr=0].q || set dout_wdata@[mux].sel, 4 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data3, fu_id_24922.q || set dout_seteop_trigger@[mux].sel, 8 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data3, fu_id_25032.q || set dout_eop@[mux].sel, 8 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set write_enable_j_AU_enable_trigger@[mux].sel, 0 || set is_last_row_0@[orgvar]_id_13570_line2555_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set these_v_coeffs_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set write_pos_AU_enable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_h_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_i_AU_enable_trigger@[mux].sel, 0 || set write_enable_i_error_AU_enable_trigger@[mux].sel, 0 || set cols_written_AU_enable_trigger@[mux].sel, 0 || set fu_id_6262_@[orgvar]_id_13845_enable_trigger@[mux].sel, 0 || set h_value_AU[id=265][fuarr=0]_enable_trigger@[mux].sel, 0 || set write_enable_i_AU[id=268]_enable_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixels_this_row_REG_enable_trigger@[mux].sel, 0
99 0000000010001280000000000000  nop || mov fu_id_22250_line2747_130.a, n_rows_read_AU.q || mov fu_id_22250_line2747_130.b, @constant_240[w8].q || mov fu_id_22250_line2747_130.sign, @builtin_zero.q || mov fu_id_22250_line2747_130.equals, @builtin_zero.q || mov fu_id_22250_line2747_130.less, @builtin_one.q || mov fu_id_22250_line2747_130.invert, @builtin_zero.q || mov fu_id_25066.a, read_enable_j_AU.q || mov fu_id_25066.b, fu_id_22250_line2747_130.q || mov run_out_of_pixel_rows_REG.d, run_out_of_pixel_rows_REG_d@[mux].q || mov run_out_of_pixel_rows_REG_d@[mux].data1, @builtin_one.q || set run_out_of_pixel_rows_REG_d@[mux].sel, 1 || mov run_out_of_pixel_rows_REG.sclr, @builtin_zero.q || mov run_out_of_pixel_rows_REG.enable, run_out_of_pixel_rows_REG_enable@[mux].q || mov run_out_of_pixel_rows_REG_enable@[mux].data1, fu_id_25066.q || set run_out_of_pixel_rows_REG_enable@[mux].sel, 1 || mov run_out_of_pixel_rows_REG_enable_trigger@[mux].data1, @builtin_one.q || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 1 || mov @pc.usenextpc, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data1, @builtin_one.q || set @pc_usenextpc_trigger@[mux].sel, 2 || set @pc_nextpc[consts].index, 91 || mov @pc.nextpc, @pc_nextpc[consts].q || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
9a 0000000004000100000000000000  nop || mov fu_id_25080.a, run_out_of_pixel_rows_REG.q || mov fu_id_25080.b, read_enable_j_AU.q || mov n_rows_read_AU.a, n_rows_read_AU.q || mov n_rows_read_AU.b, @constant_1[w8].q || mov n_rows_read_AU.enable, n_rows_read_AU_enable@[mux].q || mov n_rows_read_AU_enable@[mux].data1, fu_id_25080.q || set n_rows_read_AU_enable@[mux].sel, 1 || mov n_rows_read_AU_enable_trigger@[mux].data1, @builtin_one.q || set n_rows_read_AU_enable_trigger@[mux].sel, 1 || mov n_rows_read_AU.subNadd, @builtin_zero.q || mov n_rows_read_AU.sclr, @builtin_zero.q || mov n_rows_read_AU.sload, n_rows_read_AU_sload@[mux].q || mov n_rows_read_AU_sload@[mux].data0, @builtin_zero.q || set n_rows_read_AU_sload@[mux].sel, 0 || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set read_enable_j_AU_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
9b 0000000000000000000000000000  nop || idle justRead_REG.enable`trigger || idle isPreviousEndPacket_REG[id=142].enable`trigger || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle headerType_0@[orgvar]_id_13554_line46.enable`trigger || idle isNotImageData_0@[orgvar]_id_13556_line83.enable`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set n_rows_read_AU_enable_trigger@[mux].sel, 0 || set run_out_of_pixel_rows_REG_enable_trigger@[mux].sel, 0 || set v_off_edge_AU_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set h_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=6]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=7]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=8]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=9]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=10]_enable_trigger@[mux].sel, 0 || set v_kernel_AU[fuarr=11]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=0]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=1]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=2]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=3]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=4]_enable_trigger@[mux].sel, 0 || set h_mirror_buf_AU[fuarr=5]_enable_trigger@[mux].sel, 0 || set v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set fu_id_6256_@[orgvar]_id_13563_enable_trigger@[mux].sel, 0 || set error_v_coeff_pos_AU_enable_trigger@[mux].sel, 0 || set error_j_AU[id=128]_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0 || set rows_written_@[orgvar]_id_13560_line2564_enable_trigger@[mux].sel, 0 || set just_read_REG_enable_trigger@[mux].sel, 0
9c 002000000a000000000000000000  nop || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23098.a, din.eop || mov fu_id_23098.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data8, fu_id_23098.q || set din_takeb_trigger@[mux].sel, 256 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle isEndPacket_REG[id=144].enable`trigger || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
9d 000000000c000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23194.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
9e 804008000a000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23194.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23194.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23190.a, din.eop || mov fu_id_23190.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23190.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
9f 000000000c000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23194.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
a0 804008001a000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23194.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23194.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || mov isPreviousEndPacket_REG[id=142].d, din.eop || mov isPreviousEndPacket_REG[id=142].sclr, @builtin_zero.q || mov isPreviousEndPacket_REG[id=142].enable, @builtin_one.q || mov isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].data1, @builtin_one.q || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 1 || mov fu_id_23190.a, din.eop || mov fu_id_23190.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov din.takeb, @builtin_one.q, @builtin_one.q || mov din_takeb_trigger@[mux].data9, fu_id_23190.q || set din_takeb_trigger@[mux].sel, 512 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || mov @pc.usenextpc, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data1, @builtin_one.q || set @pc_usenextpc_trigger@[mux].sel, 2 || set @pc_nextpc[consts].index, 30 || mov @pc.nextpc, @pc_nextpc[consts].q || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0
a1 000000000c000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || mov justRead_REG.d, din.rdata || mov justRead_REG.sclr, @builtin_zero.q || mov justRead_REG.enable, justRead_REG_enable@[mux].q || mov justRead_REG_enable@[mux].data1, fu_id_23194.q || set justRead_REG_enable@[mux].sel, 1 || mov justRead_REG_enable_trigger@[mux].data1, @builtin_one.q || set justRead_REG_enable_trigger@[mux].sel, 1 || mov isEndPacket_REG[id=144].d, din.eop || mov isEndPacket_REG[id=144].sclr, @builtin_zero.q || mov isEndPacket_REG[id=144].enable, @builtin_one.q || mov isEndPacket_REG[id=144]_enable_trigger@[mux].data1, @builtin_one.q || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 1 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
a2 8000080008000000000000000000  nop || mov fu_id_23194.a, isPreviousEndPacket_REG[id=142].q || mov fu_id_23194.b, isNotImageData_0@[orgvar]_id_13556_line83.q || cmov dout.takeb, @builtin_one.q, @builtin_one.q || mov dout_takeb_trigger@[mux].data2, fu_id_23194.q || set dout_takeb_trigger@[mux].sel, 4 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data3, justRead_REG.q || set dout_wdata@[mux].sel, 8 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov dout.seteop, @builtin_one.q, @builtin_one.q || mov dout_seteop_trigger@[mux].data2, fu_id_23194.q || set dout_seteop_trigger@[mux].sel, 4 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data4, isEndPacket_REG[id=144].q || set dout_eop@[mux].sel, 16 || idle write_enable_j_AU.enable`trigger || idle read_enable_j_AU.enable`trigger || idle write_pos_AU.enable`trigger || idle run_out_of_pixels_this_row_REG.enable`trigger || idle n_rows_read_AU.enable`trigger || idle run_out_of_pixel_rows_REG.enable`trigger || idle v_off_edge_AU.enable`trigger || idle h_coeff_pos_AU.enable`trigger || idle h_coeff_access_AU.enable`trigger || idle v_coeff_pos_AU.enable`trigger || idle v_coeff_access_AU.enable`trigger || idle pre_h_coeff_pos_AU.enable`trigger || idle error_h_coeff_pos_AU.enable`trigger || idle pre_error_h_coeff_pos_AU.enable`trigger || idle pre_v_coeff_pos_AU.enable`trigger || idle error_v_coeff_pos_AU.enable`trigger || idle pre_error_v_coeff_pos_AU.enable`trigger || idle just_read_REG.enable`trigger || idle write_enable_i_error_AU.enable`trigger || idle write_enable_i_AU[id=268].enable`trigger || idle pre_write_enable_i_error_AU[id=275].enable`trigger || idle shift_iterations_AU[id=180].enable`trigger || idle pre_error_i_AU.enable`trigger || idle error_i_AU.enable`trigger || idle direct_v_coeff_access_AU.enable`trigger || idle cols_written_AU.enable`trigger || idle pre_error_j_AU[id=134].enable`trigger || idle error_j_AU[id=128].enable`trigger || idle read_enable_i_d_REGS[fuarr=0].enable`trigger || idle read_enable_i_d_REGS[fuarr=1].enable`trigger || idle read_enable_i_d_REGS[fuarr=2].enable`trigger || idle read_enable_i_d_REGS[fuarr=3].enable`trigger || idle read_enable_i_d_REGS[fuarr=4].enable`trigger || idle read_enable_i_d_REGS[fuarr=5].enable`trigger || idle read_enable_i_d_REGS[fuarr=6].enable`trigger || idle read_enable_i_d_REGS[fuarr=7].enable`trigger || idle read_enable_i_d_REGS[fuarr=8].enable`trigger || idle read_enable_i_d_REGS[fuarr=9].enable`trigger || idle read_enable_i_d_REGS[fuarr=10].enable`trigger || idle read_enable_i_d_REGS[fuarr=11].enable`trigger || idle read_enable_i_d_REGS[fuarr=12].enable`trigger || idle read_enable_i_d_REGS[fuarr=13].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=0].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=1].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=2].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=3].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=4].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=5].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=6].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=7].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=8].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=9].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=10].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=11].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=12].enable`trigger || idle run_out_of_pixels_this_row_d_REGS[fuarr=13].enable`trigger || idle v_value_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=0].enable`trigger || idle h_kernel_AU[fuarr=1].enable`trigger || idle h_kernel_AU[fuarr=2].enable`trigger || idle h_kernel_AU[fuarr=3].enable`trigger || idle h_kernel_AU[fuarr=4].enable`trigger || idle h_kernel_AU[fuarr=5].enable`trigger || idle h_kernel_AU[fuarr=6].enable`trigger || idle h_kernel_AU[fuarr=7].enable`trigger || idle h_kernel_AU[fuarr=8].enable`trigger || idle h_kernel_AU[fuarr=9].enable`trigger || idle h_kernel_AU[fuarr=10].enable`trigger || idle h_kernel_AU[fuarr=11].enable`trigger || idle v_kernel_AU[fuarr=0].enable`trigger || idle v_kernel_AU[fuarr=1].enable`trigger || idle v_kernel_AU[fuarr=2].enable`trigger || idle v_kernel_AU[fuarr=3].enable`trigger || idle v_kernel_AU[fuarr=4].enable`trigger || idle v_kernel_AU[fuarr=5].enable`trigger || idle v_kernel_AU[fuarr=6].enable`trigger || idle v_kernel_AU[fuarr=7].enable`trigger || idle v_kernel_AU[fuarr=8].enable`trigger || idle v_kernel_AU[fuarr=9].enable`trigger || idle v_kernel_AU[fuarr=10].enable`trigger || idle v_kernel_AU[fuarr=11].enable`trigger || idle h_mirror_buf_AU[fuarr=0].enable`trigger || idle h_mirror_buf_AU[fuarr=1].enable`trigger || idle h_mirror_buf_AU[fuarr=2].enable`trigger || idle h_mirror_buf_AU[fuarr=3].enable`trigger || idle h_mirror_buf_AU[fuarr=4].enable`trigger || idle h_mirror_buf_AU[fuarr=5].enable`trigger || idle these_h_coeffs_AU[fuarr=0].enable`trigger || idle these_h_coeffs_AU[fuarr=1].enable`trigger || idle these_h_coeffs_AU[fuarr=2].enable`trigger || idle these_h_coeffs_AU[fuarr=3].enable`trigger || idle these_v_coeffs_AU[fuarr=0].enable`trigger || idle these_v_coeffs_AU[fuarr=1].enable`trigger || idle these_v_coeffs_AU[fuarr=2].enable`trigger || idle these_v_coeffs_AU[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=0].enable`trigger || idle write_pos_d_REGS[fuarr=1].enable`trigger || idle write_pos_d_REGS[fuarr=2].enable`trigger || idle write_pos_d_REGS[fuarr=3].enable`trigger || idle write_pos_d_REGS[fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=0].enable`trigger || idle output_REG[id=118][fuarr=1].enable`trigger || idle output_REG[id=118][fuarr=2].enable`trigger || idle output_REG[id=118][fuarr=3].enable`trigger || idle output_REG[id=118][fuarr=4].enable`trigger || idle output_REG[id=118][fuarr=5].enable`trigger || idle output_REG[id=118][fuarr=6].enable`trigger || idle output_REG[id=118][fuarr=7].enable`trigger || idle output_REG[id=118][fuarr=8].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=0].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=1].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=2].enable`trigger || idle these_v_coeffs_mirrored_AU[id=178][fuarr=3].enable`trigger || idle v_tree_AU[id=234][fuarr=8].enable`trigger || idle v_tree_AU[id=234][fuarr=9].enable`trigger || idle v_tree_AU[id=234][fuarr=10].enable`trigger || idle v_over_AU[id=237][fuarr=0].enable`trigger || idle v_rounded_AU[id=239][fuarr=0].enable`trigger || idle v_value_MULT[id=246][fuarr=0].a`trigger || idle v_value_MULT[id=246][fuarr=1].a`trigger || idle v_value_MULT[id=246][fuarr=2].a`trigger || idle v_value_MULT[id=246][fuarr=3].a`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=0].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=1].enable`trigger || idle h_coeffs_are_being_reflected_d_REGS[fuarr=2].enable`trigger || idle h_tree_AU[id=260][fuarr=8].enable`trigger || idle h_tree_AU[id=260][fuarr=9].enable`trigger || idle h_tree_AU[id=260][fuarr=10].enable`trigger || idle h_rounded_AU[id=262][fuarr=0].enable`trigger || idle h_value_AU[id=265][fuarr=0].enable`trigger || idle h_value_MULT[id=273][fuarr=0].a`trigger || idle h_value_MULT[id=273][fuarr=1].a`trigger || idle h_value_MULT[id=273][fuarr=2].a`trigger || idle h_value_MULT[id=273][fuarr=3].a`trigger || idle isControlPacket_0@[orgvar]_id_13558_line217.enable`trigger || idle rows_written_@[orgvar]_id_13560_line2564.enable`trigger || idle fu_id_6256_@[orgvar]_id_13563.enable`trigger || idle kernel_y_is_active_0@[orgvar]_id_13566_line2457.enable`trigger || idle cond2629_0@[orgvar]_id_13568.enable`trigger || idle is_last_row_0@[orgvar]_id_13570_line2555.enable`trigger || idle v_coeffs_are_being_reflected_0@[orgvar]_id_13572_line1676.enable`trigger || idle i_@[orgvar]_id_13574_line1595.enable`trigger || idle i_@[orgvar]_id_13577_line1595.enable`trigger || idle i_@[orgvar]_id_13580_line1595.enable`trigger || idle fu_id_6268_@[orgvar]_id_13583.enable`trigger || idle cond1745_0@[orgvar]_id_13586.enable`trigger || idle cond1738_0@[orgvar]_id_13588.enable`trigger || idle cond1738_0@[orgvar]_id_13590.enable`trigger || idle fu_id_6262_@[orgvar]_id_13845.enable`trigger || idle read_enable_i_1@[orgvar]_id_13848_line1599.enable`trigger || idle cond1745_0@[orgvar]_id_13850.enable`trigger || idle cond1738_0@[orgvar]_id_13852.enable`trigger || idle cond1738_0@[orgvar]_id_13854.enable`trigger || idle h_coeffs_are_being_reflected_0@[orgvar]_id_13856_line1658.enable`trigger || idle h_coeff_reflected_0@[orgvar]_id_13858_line2356.enable`trigger || idle offset_h_coeff_access_0@[orgvar]_id_13860_line2571.enable`trigger || idle thisOutput_2_comb_id_26288.enable`trigger || idle thisOutput_5_comb_id_26291.enable`trigger || idle thisOutput_8_comb_id_26294.enable`trigger || idle thisOutput_11_comb_id_26297.enable`trigger || idle thisOutput_14_comb_id_26300.enable`trigger || idle thisOutput_17_comb_id_26303.enable`trigger || idle thisOutput_20_comb_id_26306.enable`trigger || idle thisOutput_23_comb_id_26309.enable`trigger || idle error_j_wrapped_0_comb_id_26312.enable`trigger || idle v_data_0_3_comb_id_26318.enable`trigger || idle v_data_1_3_comb_id_26321.enable`trigger || idle v_data_2_3_comb_id_26324.enable`trigger || idle v_data_3_3_comb_id_26327.enable`trigger || idle v_data_0_4_comb_id_26330.enable`trigger || idle v_data_1_4_comb_id_26333.enable`trigger || idle v_data_2_4_comb_id_26336.enable`trigger || idle v_data_3_4_comb_id_26339.enable`trigger || idle v_data_0_5_comb_id_26342.enable`trigger || idle v_data_1_5_comb_id_26345.enable`trigger || idle v_data_2_5_comb_id_26348.enable`trigger || idle v_data_3_5_comb_id_26351.enable`trigger || idle h_kernel_srcs_6_0_comb_id_26354.enable`trigger || idle h_kernel_srcs_7_0_comb_id_26357.enable`trigger || idle h_kernel_srcs_8_0_comb_id_26360.enable`trigger || set justRead_REG_enable_trigger@[mux].sel, 0 || set isPreviousEndPacket_REG[id=142]_enable_trigger@[mux].sel, 0 || set headerType_0@[orgvar]_id_13554_line46_enable_trigger@[mux].sel, 0 || set isNotImageData_0@[orgvar]_id_13556_line83_enable_trigger@[mux].sel, 0 || set isEndPacket_REG[id=144]_enable_trigger@[mux].sel, 0 || set interlacingFlag_REG_enable_trigger@[mux].sel, 0 || set h_coeffs_REG_FILE_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Aenable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=0]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=3]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=6]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=9]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=1]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=4]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=7]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=10]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=2]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=5]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=8]_Bwdata_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Benable_trigger@[mux].sel, 0 || set line_buf_REG_FILE[fuarr=11]_Bwdata_trigger@[mux].sel, 0 || set din_takeb_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
:00000001ff
