# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project vending-machine-sim
# reading /opt/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/../modelsim.ini
project open /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/timed-counter/timed-counter-sim
# Loading project timed-counter-sim
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim work.timed_counter_tb
# vsim work.timed_counter_tb 
# Start time: 16:49:14 on Sep 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(behavior)#1
# Loading work.timed_counter(behavior)#2
add wave sim:/timed_counter_tb/*
run -all
# Testing 240 ns timer: enabled
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 240 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# 1
# Break in Process stimuli_and_checker_100ns at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/timed-counter/timed_counter_tb.vhd line 124
run
# Testing 100 ns timer: enabled
# Testing 240 ns timer: enabled for multiple periods
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
run -all
# Testing 240 ns timer: enabled
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 240 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# 1
# Break in Process stimuli_and_checker_100ns at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/timed-counter/timed_counter_tb.vhd line 124
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# Testing 240 ns timer: enabled
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 240 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# 1
# Break in Process stimuli_and_checker_100ns at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/timed-counter/timed_counter_tb.vhd line 124
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
quit -sim
# End time: 16:52:45 on Sep 11,2024, Elapsed time: 0:03:31
# Errors: 0, Warnings: 1
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim work.timed_counter_tb
# vsim work.timed_counter_tb 
# Start time: 16:54:35 on Sep 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(behavior)#1
# Loading work.timed_counter(behavior)#2
add wave sim:/timed_counter_tb/*
run -all
# Testing 240 ns timer: enabled
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 240 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# Testing 100 ns timer: enabled
# Testing 240 ns timer: enabled for multiple periods
# ** Failure: error in test case 'counter not done'
#    Time: 871 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker_100ns File: /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/common/assert_pkg.vhd line 63
restart
quit -sim
# End time: 16:56:53 on Sep 11,2024, Elapsed time: 0:02:18
# Errors: 1, Warnings: 2
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# 5 compiles, 0 failed with no errors.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter_tb.vhd was successful with warnings.
# Compile of timed_counter.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of print_pkg.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.timed_counter_tb
# vsim -voptargs="+acc" work.timed_counter_tb 
# Start time: 16:58:19 on Sep 11,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(behavior)#1
# Loading work.timed_counter(behavior)#2
add wave sim:/timed_counter_tb/*
run -all
# Testing 100 ns timer: enabled
# Testing 100 ns timer: disabled
# Testing 100 ns timer: enabled for multiple periods
# Testing 240 ns timer: enabled
# Testing 240 ns timer: disabled
# Testing 240 ns timer: enabled for multiple periods
# 1
# Break in Process stimuli_and_checker_100ns at /home/noah/FPGA/labs-and-homework-Noah-Netz/sim/timed-counter/timed_counter_tb.vhd line 155
# End time: 16:59:07 on Sep 11,2024, Elapsed time: 0:00:48
# Errors: 0, Warnings: 5
