component Task2
	port (
		CLK: in STD_LOGIC;
		IP: in STD_LOGIC_VECTOR (3 downto 0);
		RST: in STD_LOGIC;
		OP: out STD_LOGIC_VECTOR (1 downto 0));
end component;


instance_name : Task2
( CLK => ,
  IP => ,
  OP => ,
  RST => );
