{
  "Top": "spi_master",
  "RtlTop": "spi_master",
  "RtlPrefix": "",
  "RtlSubPrefix": "spi_master_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sfvc784",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "sclk": {
      "index": "0",
      "direction": "out",
      "srcType": "directio<bool, 3>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "sclk",
          "name": "sclk",
          "usage": "data",
          "direction": "out"
        }]
    },
    "cs": {
      "index": "1",
      "direction": "out",
      "srcType": "directio<bool, 3>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "cs",
          "name": "cs",
          "usage": "data",
          "direction": "out"
        }]
    },
    "mosi": {
      "index": "2",
      "direction": "out",
      "srcType": "directio<bool, 3>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "mosi",
          "name": "mosi",
          "usage": "data",
          "direction": "out"
        }]
    },
    "miso": {
      "index": "3",
      "direction": "in",
      "srcType": "directio<bool, 1>&",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "miso",
          "name": "miso",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "miso_ap_vld",
          "name": "miso_ap_vld",
          "usage": "control",
          "direction": "in"
        }
      ]
    },
    "data_out": {
      "index": "4",
      "direction": "in",
      "srcType": "directio<int, 1>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_out",
          "name": "data_out",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "data_out_ap_vld",
          "name": "data_out_ap_vld",
          "usage": "control",
          "direction": "in"
        }
      ]
    },
    "data_in": {
      "index": "5",
      "direction": "out",
      "srcType": "directio<int, 1>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_in",
          "name": "data_in",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_in_ap_vld",
          "name": "data_in_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "flag": {
      "index": "6",
      "direction": "in",
      "srcType": "&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "flag",
          "name": "flag",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "spi_master"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "spi_master",
    "Version": "1.0",
    "DisplayName": "Spi_master",
    "Revision": "2113959647",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_spi_master_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/spi_master.cpp"],
    "TestBench": ["..\/..\/..\/spi_master_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/spi_master_bitselect_1ns_32ns_32ns_1_1_1.vhd",
      "impl\/vhdl\/spi_master_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/spi_master_spi_master_Pipeline_VITIS_LOOP_30_2.vhd",
      "impl\/vhdl\/spi_master.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/spi_master_bitselect_1ns_32ns_32ns_1_1_1.v",
      "impl\/verilog\/spi_master_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/spi_master_spi_master_Pipeline_VITIS_LOOP_30_2.v",
      "impl\/verilog\/spi_master.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/spi_master.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "sclk": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_hs",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"sclk": "DATA"},
      "ports": ["sclk"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "sclk"
        }]
    },
    "cs": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_hs",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"cs": "DATA"},
      "ports": ["cs"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cs"
        }]
    },
    "mosi": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_hs",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"mosi": "DATA"},
      "ports": ["mosi"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "mosi"
        }]
    },
    "miso": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_hs",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"miso": "DATA"},
      "ports": ["miso"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "miso"
        }]
    },
    "data_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_hs",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"data_out": "DATA"},
      "ports": ["data_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "data_out"
        }]
    },
    "data_in": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"data_in": "DATA"},
      "ports": ["data_in"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "data_in"
        }]
    },
    "flag": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"flag": "DATA"},
      "ports": ["flag"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "flag"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "sclk": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "cs": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "mosi": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "miso": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "miso_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "data_out": {
      "dir": "in",
      "width": "32"
    },
    "data_out_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "data_in": {
      "dir": "out",
      "width": "32"
    },
    "data_in_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "flag": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "spi_master",
      "Instances": [{
          "ModuleName": "spi_master_Pipeline_VITIS_LOOP_30_2",
          "InstanceName": "grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128",
          "BindInstances": "icmp_ln30_fu_134_p2 i_2_fu_140_p2 xor_ln36_fu_150_p2 bitselect_1ns_32ns_32ns_1_1_1_U1"
        }]
    },
    "Info": {
      "spi_master_Pipeline_VITIS_LOOP_30_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "spi_master": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "spi_master_Pipeline_VITIS_LOOP_30_2": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "1.883"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_30_2",
            "TripCount": "64",
            "Latency": "128",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "184",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "spi_master": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.00",
          "Estimate": "1.883"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "134",
            "PipelineDepth": "2 ~ 134"
          }],
        "Area": {
          "FF": "156",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "325",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-17 22:47:13 -0600",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
