# Timing constraints for the design

# Timing constraints for the design
# This is just a template; adjust based on your timing requirements
set_input_delay -clock clk100MHz -max 2.5 [get_ports {CLKP, CLKN}]

