rs1_val = ["0x00000000", "0xBF800000", "0xBF800000", "0xBF800000", "0xBF800000", "0xBF800000", "0xBF800000", "0xBF800000", "0xBF800000", "0xBF800000", "0xBF800000", "0xBF800000", "0xBF800000", "0xBF800000", "0xBF800000", "0xBF800000", "0xBF800000", "0x3F800000", "0x3F800000", "0x3F800000", "0x3F800000", "0x3F800000", "0x3F800000", "0x3F800000", "0x3F800000", "0x3F800000", "0x3F800000", "0x3F800000", "0x3F800000", "0x3F800000", "0x3F800000", "0x3F800000", "0x3F800000", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0xFF7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x7F7FFFFF", "0x80855555", "0x80855555", "0x80855555", "0x80855555", "0x80855555", "0x80855555", "0x80855555", "0x80855555", "0x80855555", "0x80855555", "0x80855555", "0x80855555", "0x80855555", "0x80855555", "0x80855555", "0x80855555", "0x00800001", "0x00800001", "0x00800001", "0x00800001", "0x00800001", "0x00800001", "0x00800001", "0x00800001", "0x00800001", "0x00800001", "0x00800001", "0x00800001", "0x00800001", "0x00800001", "0x00800001", "0x00800001", "0x80800000", "0x80800000", "0x80800000", "0x80800000", "0x80800000", "0x80800000", "0x80800000", "0x80800000", "0x80800000", "0x80800000", "0x80800000", "0x80800000", "0x80800000", "0x80800000", "0x80800000", "0x80800000", "0x00800000", "0x00800000", "0x00800000", "0x00800000", "0x00800000", "0x00800000", "0x00800000", "0x00800000", "0x00800000", "0x00800000", "0x00800000", "0x00800000", "0x00800000", "0x00800000", "0x00800000",
           "0x00800000", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x807FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x007FFFFF", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x807FFFFE", "0x00000002", "0x00000002", "0x00000002", "0x00000002", "0x00000002", "0x00000002", "0x00000002", "0x00000002", "0x00000002", "0x00000002", "0x00000002", "0x00000002", "0x00000002", "0x00000002", "0x00000002", "0x00000002", "0x80000001", "0x80000001", "0x80000001", "0x80000001", "0x80000001", "0x80000001", "0x80000001", "0x80000001", "0x80000001", "0x80000001", "0x80000001", "0x80000001", "0x80000001", "0x80000001", "0x80000001", "0x80000001", "0x00000001", "0x00000001", "0x00000001", "0x00000001", "0x00000001", "0x00000001", "0x00000001", "0x00000001", "0x00000001", "0x00000001", "0x00000001", "0x00000001", "0x00000001", "0x00000001", "0x00000001", "0x00000001", "0x80000000", "0x80000000", "0x80000000", "0x80000000", "0x80000000", "0x80000000", "0x80000000", "0x80000000", "0x80000000", "0x80000000", "0x80000000", "0x80000000", "0x80000000", "0x80000000", "0x80000000", "0x80000000", "0x00000000", "0x00000000", "0x00000000", "0x00000000", "0x00000000", "0x00000000", "0x00000000", "0x00000000", "0x00000000", "0x00000000", "0x00000000", "0x00000000", "0x00000000", "0x00000000", "0x00000000", ]
rs2_val = ["0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000",
           "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", "0x00000000", "0xBF800000", "0x3F800000", "0xFF7FFFFF", "0x7F7FFFFF", "0x80855555", "0x00800001", "0x80800000", "0x00800000", "0x807FFFFF", "0x007FFFFF", "0x807FFFFE", "0x00000002", "0x80000001", "0x00000001", "0x80000000", ]

rs1_val_64 = ['0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x0000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x8000000000000000', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x0000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001', '0x8000000000000001',
              '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x0000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF',
              '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x0010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x8010000000000000', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x0010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002', '0x8010000000000002',
              '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0x3FF0000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', '0xBF80000000000000', ]
rs2_val_64 = ['0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000', '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000', '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000', '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000',
              '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000', '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000', '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000', '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000',
              '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000', '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000', '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000', '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000',
              '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000', '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000', '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000', '0x0000000000000000', '0x8000000000000000', '0x0000000000000001', '0x8000000000000001', '0x0000000000000002', '0x8000000000000002', '0x000FFFFFFFFFFFFF', '0x800FFFFFFFFFFFFF', '0x0010000000000000', '0x8010000000000000', '0x0010000000000002', '0x8010000000000002', '0x7FEFFFFFFFFFFFFF', '0xFFEFFFFFFFFFFFFF', '0x3FF0000000000000', '0xBF80000000000000', ]


def valid_aligned_regs(reg):
    i = reg // 8
    if i == 0 or i == 3:
        return 8, 16
    elif i == 1:
        return 16, 24
    else:
        return 24, 8


def generate_macros(f, vsew, lmul, test_vv=True, test_vf=True, test_rv=False):
    # lmul = 1 if lmul < 1 else int(lmul)
    if vsew == 32:
        if test_vv:
            for n in range(1, 32):
                if n % lmul != 0:
                    continue
                rs2, rd = valid_aligned_regs(n)
                print("#define TEST_FP_VV_OP_1%d( testnum, inst, flags, result, val1, val2 ) \\\n\
                TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, \\\n\
                    flw f0, 0(a0); \\\n\
                    flw f1, 4(a0); \\\n\
                    vfmv.s.f v%d, f0; \\\n\
                    vfmv.s.f v%d, f1; \\\n\
                    flw f2, 8(a0); \\\n\
                    inst v%d, v%d, v%d; \\\n\
                )" % (n, rd, rs2, n, rd, rs2, n), file=f)
            for n in range(1, 32):
                if n % lmul != 0:
                    continue
                rs1, rs2 = valid_aligned_regs(n)
                print("#define TEST_FP_VV_OP_rd%d( testnum, inst, flags, result, val1, val2 ) \\\n\
                TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, \\\n\
                    flw f0, 0(a0); \\\n\
                    flw f1, 4(a0); \\\n\
                    vfmv.s.f v%d, f0; \\\n\
                    vfmv.s.f v%d, f1; \\\n\
                    flw f2, 8(a0); \\\n\
                    inst v%d, v%d, v%d; \\\n\
                )" % (n, n, rs2, rs1, n, rs2, rs1), file=f)
        if test_vf:
            for n in range(1,32):
                if n == 2 or n % lmul != 0:
                    continue
                print("#define TEST_FP_VF_OP_rs1_%d( testnum, inst, flags, result, val1, val2 )"%n + " \\\n\
                    TEST_CASE_FP( testnum, v24, flags, result, val1, val2,   \\\n\
                        flw f0, 0(a0); \\\n\
                        flw f%d, 4(a0); \\\n\
                        vfmv.s.f v8, f0; \\\n\
                        flw f2, 8(a0); \\\n\
                        inst v24, v8, f%d; "%(n,n) + " \\\n\
                    )", file=f)
            for n in range(1,32):
                if n == 1 or n % lmul != 0:
                    continue
                print("#define TEST_FP_VF_OP_rd_%d( testnum, inst, flags, result, val1, val2 ) "%n + "\\\n\
                TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, "%n + "    \\\n\
                    flw f0, 0(a0); \\\n\
                    flw f1, 4(a0); \\\n\
                    vfmv.s.f v8, f0; \\\n\
                    flw f2, 8(a0); \\\n\
                    inst v%d, v8, f1; "%n +" \\\n\
                )", file=f)
        if test_rv:
            for n in range(1,32):
                if n ==14 or n % lmul != 0:
                    continue
                print("#define TEST_FP_VF_OP_RV_rs1_%d( testnum, inst, flags, result, val1, val2 )"%n + " \\\n\
                    TEST_CASE_FP( testnum, v24, flags, result, val1, val2,   \\\n\
                        flw f0, 0(a0); \\\n\
                        flw f1, 4(a0); \\\n\
                        vfmv.s.f v%d, f0; "%n + "\\\n\
                        flw f2, 8(a0); \\\n\
                        inst v24, f1, v%d; "%n + " \\\n\
                    )", file=f)
            for n in range(1,32):
                if n == 1 or n == 8 or n % lmul != 0:
                    continue
                print("#define TEST_FP_VF_OP_RV_rd_%d( testnum, inst, flags, result, val1, val2 ) "%n + "\\\n\
                    TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, "%n + "    \\\n\
                        flw f0, 0(a0); \\\n\
                        flw f1, 4(a0); \\\n\
                        vfmv.s.f v8, f0; \\\n\
                        flw f2, 8(a0); \\\n\
                        inst v%d, f1, v8; "%n +" \\\n\
                    )", file=f)
    elif vsew == 64:
        if test_vv:
            for n in range(1, 32):
                if n % lmul != 0:
                    continue
                rs2, rd = valid_aligned_regs(n)
                print("#define TEST_FP_VV_OP_1%d( testnum, inst, flags, result, val1, val2 ) \\\n\
                TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, \\\n\
                    fld f0, 0(a0); \\\n\
                    fld f1, 8(a0); \\\n\
                    vfmv.s.f v%d, f0; \\\n\
                    vfmv.s.f v%d, f1; \\\n\
                    fld f2, 16(a0); \\\n\
                    inst v%d, v%d, v%d; \\\n\
                )" % (n, rd, rs2, n, rd, rs2, n), file=f)
            for n in range(1, 32):
                if n % lmul != 0:
                    continue
                rs1, rs2 = valid_aligned_regs(n)
                print("#define TEST_FP_VV_OP_rd%d( testnum, inst, flags, result, val1, val2 ) \\\n\
                TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, \\\n\
                    fld f0, 0(a0); \\\n\
                    fld f1, 8(a0); \\\n\
                    vfmv.s.f v%d, f0; \\\n\
                    vfmv.s.f v%d, f1; \\\n\
                    fld f2, 16(a0); \\\n\
                    inst v%d, v%d, v%d; \\\n\
                )" % (n, n, rs2, rs1, n, rs2, rs1), file=f)
        if test_vf:
            for n in range(1,32):
                if n == 2 or n % lmul != 0:
                    continue
                print("#define TEST_FP_VF_OP_rs1_%d( testnum, inst, flags, result, val1, val2 )"%n + " \\\n\
                    TEST_CASE_FP( testnum, v24, flags, result, val1, val2,   \\\n\
                        fld f0, 0(a0); \\\n\
                        fld f%d, 8(a0); \\\n\
                        vfmv.s.f v8, f0; \\\n\
                        fld f2, 16(a0); \\\n\
                        inst v24, v8, f%d; "%(n,n) + " \\\n\
                    )", file=f)
            for n in range(1,32):
                if n == 1 or n % lmul != 0:
                    continue
                print("#define TEST_FP_VF_OP_rd_%d( testnum, inst, flags, result, val1, val2 ) "%n + "\\\n\
                TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, "%n + "    \\\n\
                    fld f0, 0(a0); \\\n\
                    fld f1, 8(a0); \\\n\
                    vfmv.s.f v8, f0; \\\n\
                    fld f2, 16(a0); \\\n\
                    inst v%d, v8, f1; "%n +" \\\n\
            )", file=f)
        if test_rv:
            for n in range(1,32):
                if n ==14 or n % lmul != 0:
                    continue
                print("#define TEST_FP_VF_OP_RV_rs1_%d( testnum, inst, flags, result, val1, val2 )"%n + " \\\n\
                    TEST_CASE_FP( testnum, v24, flags, result, val1, val2,   \\\n\
                        fld f0, 0(a0); \\\n\
                        fld f1, 8(a0); \\\n\
                        vfmv.s.f v%d, f0; "%n + "\\\n\
                        fld f2, 16(a0); \\\n\
                        inst v24, f1, v%d; "%n + " \\\n\
                    )", file=f)
            for n in range(1,32):
                if n == 1 or n == 8 or n % lmul != 0:
                    continue
                print("#define TEST_FP_VF_OP_RV_rd_%d( testnum, inst, flags, result, val1, val2 ) "%n + "\\\n\
                    TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, "%n + "    \\\n\
                        fld f0, 0(a0); \\\n\
                        fld f1, 8(a0); \\\n\
                        vfmv.s.f v8, f0; \\\n\
                        fld f2, 16(a0); \\\n\
                        inst v%d, f1, v8; "%n +" \\\n\
                    )", file=f)


def generate_macros_fused(f, vsew, lmul):
    if vsew == 32:
        # vv
        for n in range(1, 32):
            if n % lmul != 0:
                continue
            rs2, rd = valid_aligned_regs(n)
            print("#define TEST_FP_VV_FUSED_OP_1%d( testnum, inst, flags, result, val1, val2 ) \\\n\
                TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, \\\n\
                    flw f0, 0(a0); \\\n\
                    flw f1, 4(a0); \\\n\
                    vfmv.s.f v%d, f0; \\\n\
                    vfmv.s.f v%d, f0; \\\n\
                    vfmv.s.f v%d, f1; \\\n\
                    flw f2, 8(a0); \\\n\
                    inst v%d, v%d, v%d; \\\n\
                )" % (n, rd, rs2, rd, n, rd, rs2, n), file=f)
        for n in range(1, 32):
            if n % lmul != 0:
                continue
            rs1, rs2 = valid_aligned_regs(n)
            print("#define TEST_FP_VV_FUSED_OP_rd%d( testnum, inst, flags, result, val1, val2 ) \\\n\
            TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, \\\n\
                flw f0, 0(a0); \\\n\
                flw f1, 4(a0); \\\n\
                vfmv.s.f v%d, f0; \\\n\
                vfmv.s.f v%d, f0; \\\n\
                vfmv.s.f v%d, f1; \\\n\
                flw f2, 8(a0); \\\n\
                inst v%d, v%d, v%d; \\\n\
            )" % (n, n, rs2, n, rs1, n, rs2, rs1), file=f)
        # vf
        for n in range(1,32):
            if n == 2 or n % lmul != 0:
                continue
            print("#define TEST_FP_VF_FUSED_OP_rs1_%d( testnum, inst, flags, result, val1, val2 )"%n + " \\\n\
                TEST_CASE_FP( testnum, v24, flags, result, val1, val2,   \\\n\
                    flw v24, 0(a0); \\\n\
                    flw f0, 0(a0); \\\n\
                    flw f%d, 4(a0); \\\n\
                    vfmv.s.f v8, f0; \\\n\
                    vfmv.s.f v24, f0; \\\n\
                    flw f2, 8(a0); \\\n\
                    inst v24, v8, f%d; "%(n,n) + " \\\n\
                )", file=f)
        for n in range(1,32):
            if n == 1 or n % lmul != 0:
                continue
            print("#define TEST_FP_VF_FUSED_OP_rd_%d( testnum, inst, flags, result, val1, val2 ) "%n + "\\\n\
            TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, "%n + "    \\\n\
                flw v%d, 0(a0); "%n +" \\\n\
                flw f0, 0(a0); \\\n\
                flw f1, 4(a0); \\\n\
                vfmv.s.f v8, f0; \\\n\
                vfmv.s.f v%d, f0;  "%n +" \\\n\
                flw f2, 8(a0); \\\n\
                inst v%d, v8, f1; "%n +" \\\n\
            )", file=f)
        
    elif vsew == 64:
        # vv
        for n in range(1, 32):
            if n % lmul != 0:
                continue
            rs2, rd = valid_aligned_regs(n)
            print("#define TEST_FP_VV_FUSED_OP_1%d( testnum, inst, flags, result, val1, val2 ) \\\n\
            TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, \\\n\
                fld f0, 0(a0); \\\n\
                fld f1, 8(a0); \\\n\
                vfmv.s.f v%d, f0; \\\n\
                vfmv.s.f v%d, f0; \\\n\
                vfmv.s.f v%d, f1; \\\n\
                fld f2, 16(a0); \\\n\
                inst v%d, v%d, v%d; \\\n\
            )" % (n, rd, rs2, rd, n, rd, rs2, n), file=f)
        for n in range(1, 32):
            if n % lmul != 0:
                continue
            rs1, rs2 = valid_aligned_regs(n)
            print("#define TEST_FP_VV_FUSED_OP_rd%d( testnum, inst, flags, result, val1, val2 ) \\\n\
            TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, \\\n\
                fld f0, 0(a0); \\\n\
                fld f1, 8(a0); \\\n\
                vfmv.s.f v%d, f0; \\\n\
                vfmv.s.f v%d, f0; \\\n\
                vfmv.s.f v%d, f1; \\\n\
                fld f2, 16(a0); \\\n\
                inst v%d, v%d, v%d; \\\n\
            )" % (n, n, rs2, n, rs1, n, rs2, rs1), file=f)
        # vf
        for n in range(1,32):
            if n == 2 or n % lmul != 0:
                continue
            print("#define TEST_FP_VF_FUSED_OP_rs1_%d( testnum, inst, flags, result, val1, val2 )"%n + " \\\n\
                TEST_CASE_FP( testnum, v24, flags, result, val1, val2,   \\\n\
                    fld f0, 0(a0); \\\n\
                    fld f%d, 8(a0); \\\n\
                    vfmv.s.f v8, f0; \\\n\
                    vfmv.s.f v%d, f0; \\\n\
                    fld f2, 16(a0); \\\n\
                    inst v24, v8, f%d; "%(n, n, n) + " \\\n\
                )", file=f)
        for n in range(1,32):
            if n == 1 or n % lmul != 0:
                continue
            print("#define TEST_FP_VF_FUSED_OP_rd_%d( testnum, inst, flags, result, val1, val2 ) "%n + "\\\n\
            TEST_CASE_FP( testnum, v%d, flags, result, val1, val2, "%n + "    \\\n\
                fld f0, 0(a0); \\\n\
                fld f1, 8(a0); \\\n\
                vfmv.s.f v8, f0; \\\n\
                vfmv.s.f v%d, f0; "%n +" \\\n\
                fld f2, 16(a0); \\\n\
                inst v%d, v8, f1; "%n +" \\\n\
        )", file=f)


def generate_macros_widen(f, lmul):
    # lmul = 1 if lmul < 1 else int(lmul)
    for n in range(1, 32):
        if n % lmul != 0:
            continue
        rs2, rd = valid_aligned_regs(n)
        print("#define TEST_W_FP_VV_OP_1%d( testnum, inst, finst, flags, val1, val2 ) \\\n\
        TEST_CASE_W_FP( testnum, v%d, flags, val1, val2, \\\n\
            flw f0, 0(a0); \\\n\
            flw f1, 4(a0); \\\n\
            vfmv.s.f v%d, f0; \\\n\
            vfmv.s.f v%d, f1; \\\n\
            fcvt.d.s f0, f0; \\\n\
            fcvt.d.s f1, f1; \\\n\
            finst f2, f0, f1; \\\n\
            inst v%d, v%d, v%d; \\\n\
        )" % (n, rd, rs2, n, rd, rs2, n), file=f)
    for n in range(1, 32):
        if n % (2*lmul) != 0:
            continue
        rs1, rs2 = valid_aligned_regs(n)
        print("#define TEST_W_FP_VV_OP_rd%d( testnum, inst, finst, flags, val1, val2 ) \\\n\
        TEST_CASE_W_FP( testnum, v%d, flags, val1, val2, \\\n\
            flw f0, 0(a0); \\\n\
            flw f1, 4(a0); \\\n\
            vfmv.s.f v%d, f0; \\\n\
            vfmv.s.f v%d, f1; \\\n\
            fcvt.d.s f0, f0; \\\n\
            fcvt.d.s f1, f1; \\\n\
            finst f2, f0, f1; \\\n\
            inst v%d, v%d, v%d; \\\n\
        )" % (n, n, rs2, rs1, n, rs2, rs1), file=f)


def generate_macros_widen_rs2(f, lmul):
    # lmul = 1 if lmul < 1 else int(lmul)
    for n in range(1, 32):
        if n % lmul != 0:
            continue
        rs1, rd = valid_aligned_regs(n)
        print("#define TEST_W_FP_VV_OP_2%d( testnum, inst, finst, flags, val1, val2 ) \\\n\
        TEST_CASE_W_FP( testnum, v%d, flags, val1, val2, \\\n\
            flw f0, 0(a0); \\\n\
            flw f1, 4(a0); \\\n\
            vfmv.s.f v%d, f0; \\\n\
            vfmv.s.f v%d, f1; \\\n\
            fcvt.d.s f0, f0; \\\n\
            fcvt.d.s f1, f1; \\\n\
            finst f2, f0, f1; \\\n\
            VSET_VSEW_4AVL \\\n\
            vmv.v.i v%d, 0; \\\n\
            VSET_VSEW \\\n\
            inst v%d, v%d, v%d; \\\n\
        )" % (n, rd, rs1, n, rd, rd, rs1, n), file=f)
    for n in range(1, 32):
        if n % (2*lmul) != 0:
            continue
        rs1, rs2 = valid_aligned_regs(n)
        print("#define TEST_W_FP_VV_OP_rd%d( testnum, inst, finst, flags, val1, val2 ) \\\n\
        TEST_CASE_W_FP( testnum, v%d, flags, val1, val2, \\\n\
            flw f0, 0(a0); \\\n\
            flw f1, 4(a0); \\\n\
            vfmv.s.f v%d, f0; \\\n\
            vfmv.s.f v%d, f1; \\\n\
            fcvt.d.s f0, f0; \\\n\
            fcvt.d.s f1, f1; \\\n\
            finst f2, f0, f1; \\\n\
            VSET_VSEW_4AVL \\\n\
            vmv.v.i v%d, 0; \\\n\
            VSET_VSEW \\\n\
            inst v%d, v%d, v%d; \\\n\
        )" % (n, n, rs1, rs2, n, n, rs1, rs2), file=f)


def generate_macros_widen_rs2_neg(f, lmul):
    # lmul = 1 if lmul < 1 else int(lmul)
    for n in range(1, 32):
        if n % lmul != 0:
            continue
        rs1, rd = valid_aligned_regs(n)
        print("#define TEST_W_FP_VV_OP_NEGRESULT_2%d( testnum, inst, finst, flags, val1, val2 ) \\\n\
        TEST_CASE_W_FP( testnum, v%d, flags, val1, val2, \\\n\
            flw f0, 0(a0); \\\n\
            flw f1, 4(a0); \\\n\
            vfmv.s.f v%d, f0; \\\n\
            vfmv.s.f v%d, f1; \\\n\
            fcvt.d.s f0, f0; \\\n\
            fcvt.d.s f1, f1; \\\n\
            finst f2, f0, f1; \\\n\
            fneg.d f2, f2; \\\n\
            VSET_VSEW_4AVL \\\n\
            vmv.v.i v%d, 0; \\\n\
            VSET_VSEW \\\n\
            inst v%d, v%d, v%d; \\\n\
        )" % (n, rd, rs1, n, rd, rd, rs1, n), file=f)
    for n in range(1, 32):
        if n % (2*lmul) != 0:
            continue
        rs1, rs2 = valid_aligned_regs(n)
        print("#define TEST_W_FP_VV_OP_NEGRESULT_rd%d( testnum, inst, finst, flags, val1, val2 ) \\\n\
        TEST_CASE_W_FP( testnum, v%d, flags, val1, val2, \\\n\
            flw f0, 0(a0); \\\n\
            flw f1, 4(a0); \\\n\
            vfmv.s.f v%d, f0; \\\n\
            vfmv.s.f v%d, f1; \\\n\
            fcvt.d.s f0, f0; \\\n\
            fcvt.d.s f1, f1; \\\n\
            finst f2, f0, f1; \\\n\
            fneg.d f2, f2; \\\n\
            VSET_VSEW_4AVL \\\n\
            vmv.v.i v%d, 0; \\\n\
            VSET_VSEW \\\n\
            inst v%d, v%d, v%d; \\\n\
        )" % (n, n, rs1, rs2, n, n, rs1, rs2), file=f)


def generate_tests(instr, f, vsew, lmul, suffix="vv", test_vv=True, test_vf=True, test_rv=False):
    # lmul = 1 if lmul < 1 else int(lmul)

    global rs1_val, rs2_val, rs1_val_64, rs2_val_64
    if vsew == 64:
        rs1_val = rs1_val_64
        rs2_val = rs2_val_64

    if instr == "vfdiv" or instr == "vfrdiv" or instr == "vfrec7":
        # For the divison instruction, the operands cannot be zero
        # So we need to delete it
        while (rs1_val.count("0x00000000")):
            rs1_val.remove("0x00000000")
        while (rs2_val.count("0x00000000")):
            rs2_val.remove("0x00000000")

        # `0x80000000` is represented as `-0` in floating point
        # So we need to delete it
        while (rs1_val.count("0x80000000")):
            rs1_val.remove("0x80000000")
        while (rs2_val.count("0x80000000")):
            rs2_val.remove("0x80000000")

        # For the divison instruction, the operands cannot be zero
        # So we need to delete it
        while (rs1_val.count("0x0000000000000000")):
            rs1_val.remove("0x0000000000000000")
        while (rs2_val.count("0x0000000000000000")):
            rs2_val.remove("0x0000000000000000")

        # `0x8000000000000000` is represented as `-0` in floating point
        # So we need to delete it
        while (rs1_val.count("0x8000000000000000")):
            rs1_val.remove("0x8000000000000000")
        while (rs2_val.count("0x8000000000000000")):
            rs2_val.remove("0x8000000000000000")

    n = 1
    if test_vv:
        print("  #-------------------------------------------------------------", file=f)
        print("  # VV Tests", file=f)
        print("  #-------------------------------------------------------------", file=f)
        print("  RVTEST_SIGBASE( x12,signature_x12_1)", file=f)
        for i in range(len(rs1_val)):
            print("TEST_FP_VV_OP( %d,  %s.%s, 0xff100,               5201314,        %s,        %s );" % (
                n, instr, suffix, rs1_val[i], rs2_val[i]), file=f)
            n += 1

        print("  #-------------------------------------------------------------", file=f)
        print("  # VV Tests (different register)", file=f)
        print("  #-------------------------------------------------------------", file=f)
        print("  RVTEST_SIGBASE( x12,signature_x12_1)", file=f)

        for i in range(len(rs1_val)):
            k = i % 31 + 1
            if k == 8 or k == 16 or k == 24 or k % lmul != 0:
                continue
            print("  TEST_FP_VV_OP_rd%d( " % k+str(n)+",  %s.%s, 0xff100, " %
                  (instr, suffix)+"5201314"+", "+rs1_val[i]+", "+rs2_val[i]+" );", file=f)
            n += 1
            print("  TEST_FP_VV_OP_1%d( " % k+str(n)+",  %s.%s, 0xff100, " %
                  (instr, suffix)+"5201314"+", "+rs1_val[i]+", "+rs2_val[i]+" );", file=f)
            n += 1

    if test_vf:
        print("  #-------------------------------------------------------------", file=f)
        print("  # VF Tests", file=f)
        print("  #-------------------------------------------------------------", file=f)
        print("  RVTEST_SIGBASE( x20,signature_x20_1)", file=f)
        for i in range(len(rs1_val)):
            print("TEST_FP_VF_OP( %d,  %s.vf, 0xff100,               5201314,        %s,        %s );" % (
                n, instr, rs1_val[i], rs2_val[i]), file=f)
            n += 1

        print("  #-------------------------------------------------------------",file=f)
        print("  # VF Tests (different register)",file=f)
        print("  #-------------------------------------------------------------",file=f)
        print("  RVTEST_SIGBASE( x20,signature_x20_1)",file=f)
        n = n+1
        for i in range(len(rs1_val)):     
            k = i%31+1        
            if k == 1 or k == 8 or k == 16 or k == 24 or k % lmul != 0:
                continue  
            print("  TEST_FP_VF_OP_rd_%d( "%k+str(n)+",  %s.vf, 0xff100, "%instr+"5201314"+", "+rs1_val[i]+", "+rs2_val[i]+" );",file=f)
            n+=1
            
            k = i%31+1
            if k == 2 or k % lmul != 0:
                continue        
            print("  TEST_FP_VF_OP_rs1_%d( "%k+str(n)+",  %s.vf, 0xff100, "%instr+"5201314"+", "+rs1_val[i]+", "+rs2_val[i]+" );",file=f)
            n +=1

    if test_rv:
        print("  #-------------------------------------------------------------", file=f)
        print("  # VF Tests", file=f)
        print("  #-------------------------------------------------------------", file=f)
        print("  RVTEST_SIGBASE( x20,signature_x20_1)", file=f)
        for i in range(len(rs1_val)):
            print("TEST_FP_VF_OP_RV( %d,  %s.vf, 0xff100,               5201314,        %s,        %s );" % (
                n, instr, rs1_val[i], rs2_val[i]), file=f)
            n += 1

        print("  #-------------------------------------------------------------",file=f)
        print("  # VF Tests (different register)",file=f)
        print("  #-------------------------------------------------------------",file=f)
        print("  RVTEST_SIGBASE( x12,signature_x12_1)",file=f)
        n = n+1
        for i in range(len(rs1_val)):
            k = i%31+1
            if k == 1 or k == 8 or k == 16 or k == 24 or k % lmul != 0:
                continue
            print("  TEST_FP_VF_OP_RV_rd_%d( "%k+str(n)+",  %s.vf, 0xff100, "%instr+"5201314"+", "+rs1_val[i]+", "+rs2_val[i]+" );",file=f)
            n +=1

            k = i%31+1
            if k == 14 or k % lmul != 0:
                continue
            print("  TEST_FP_VF_OP_RV_rs1_%d( "%k+str(n)+",  %s.vf, 0xff100, "%instr+"5201314"+", "+rs1_val[i]+", "+rs2_val[i]+" );",file=f)
            n+=1

def generate_tests_fused(instr, f, vsew, lmul):
    global rs1_val, rs2_val, rs1_val_64, rs2_val_64
    if vsew == 64:
        rs1_val = rs1_val_64
        rs2_val = rs2_val_64
    
    n = 1
    # VV
    print("  #-------------------------------------------------------------", file=f)
    print("  # VV Tests", file=f)
    print("  #-------------------------------------------------------------", file=f)
    print("  RVTEST_SIGBASE( x12,signature_x12_1)", file=f)
    for i in range(len(rs1_val)):
        print("TEST_FP_VV_FUSED_OP( %d,  %s.vv, 0xff100,               5201314,        %s,        %s );" % (
            n, instr, rs1_val[i], rs2_val[i]), file=f)
        n += 1

    print("  #-------------------------------------------------------------", file=f)
    print("  # VV Tests (different register)", file=f)
    print("  #-------------------------------------------------------------", file=f)
    print("  RVTEST_SIGBASE( x12,signature_x12_1)", file=f)

    for i in range(len(rs1_val)):
        k = i % 31 + 1
        if k == 8 or k == 16 or k == 24 or k % lmul != 0:
            continue
        print("  TEST_FP_VV_FUSED_OP_rd%d( " % k+str(n)+",  %s.vv, 0xff100, " %
                (instr)+"5201314"+", "+rs1_val[i]+", "+rs2_val[i]+" );", file=f)
        n += 1
        print("  TEST_FP_VV_FUSED_OP_1%d( " % k+str(n)+",  %s.vv, 0xff100, " %
                (instr)+"5201314"+", "+rs1_val[i]+", "+rs2_val[i]+" );", file=f)
        n += 1
    
    # VF
    print("  #-------------------------------------------------------------", file=f)
    print("  # VF Tests", file=f)
    print("  #-------------------------------------------------------------", file=f)
    print("  RVTEST_SIGBASE( x20,signature_x20_1)", file=f)
    for i in range(len(rs1_val)):
        print("TEST_FP_VF_FUSED_OP_RV( %d,  %s.vf, 0xff100,               5201314,        %s,        %s );" % (
            n, instr, rs1_val[i], rs2_val[i]), file=f)
        n += 1
