{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699985236711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699985236711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 10:07:16 2023 " "Processing started: Tue Nov 14 10:07:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699985236711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985236711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullCalculator -c FullCalculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off FullCalculator -c FullCalculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985236711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699985237062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699985237069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator-CalcFunc " "Found design unit 1: Calculator-CalcFunc" {  } { { "Calculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/Calculator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699985244527 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/Calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699985244527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullcalculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullcalculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullCalculator-FullCalcBody " "Found design unit 1: FullCalculator-FullCalcBody" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699985244527 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullCalculator " "Found entity 1: FullCalculator" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699985244527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FullCalculator " "Elaborating entity \"FullCalculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699985244592 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Disp1 FullCalculator.vhd(8) " "VHDL Signal Declaration warning at FullCalculator.vhd(8): used implicit default value for signal \"Disp1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699985244594 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Disp2 FullCalculator.vhd(8) " "VHDL Signal Declaration warning at FullCalculator.vhd(8): used implicit default value for signal \"Disp2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699985244594 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Disp3 FullCalculator.vhd(8) " "VHDL Signal Declaration warning at FullCalculator.vhd(8): used implicit default value for signal \"Disp3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699985244594 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Disp4 FullCalculator.vhd(8) " "VHDL Signal Declaration warning at FullCalculator.vhd(8): used implicit default value for signal \"Disp4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699985244594 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Disp5 FullCalculator.vhd(8) " "VHDL Signal Declaration warning at FullCalculator.vhd(8): used implicit default value for signal \"Disp5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699985244594 "|FullCalculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Saved2 FullCalculator.vhd(12) " "Verilog HDL or VHDL warning at FullCalculator.vhd(12): object \"Saved2\" assigned a value but never read" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699985244594 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero FullCalculator.vhd(19) " "VHDL Signal Declaration warning at FullCalculator.vhd(19): used explicit default value for signal \"zero\" because signal was never assigned a value" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1699985244594 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Edit FullCalculator.vhd(48) " "VHDL Process Statement warning at FullCalculator.vhd(48): signal \"Edit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699985244596 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputValue FullCalculator.vhd(49) " "VHDL Process Statement warning at FullCalculator.vhd(49): signal \"InputValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699985244596 "|FullCalculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InputValue FullCalculator.vhd(51) " "VHDL Process Statement warning at FullCalculator.vhd(51): signal \"InputValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699985244596 "|FullCalculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CurrentOp FullCalculator.vhd(28) " "VHDL Process Statement warning at FullCalculator.vhd(28): inferring latch(es) for signal or variable \"CurrentOp\", which holds its previous value in one or more paths through the process" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699985244596 "|FullCalculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Edit FullCalculator.vhd(28) " "VHDL Process Statement warning at FullCalculator.vhd(28): inferring latch(es) for signal or variable \"Edit\", which holds its previous value in one or more paths through the process" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699985244596 "|FullCalculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Saved0 FullCalculator.vhd(28) " "VHDL Process Statement warning at FullCalculator.vhd(28): inferring latch(es) for signal or variable \"Saved0\", which holds its previous value in one or more paths through the process" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699985244596 "|FullCalculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Saved1 FullCalculator.vhd(28) " "VHDL Process Statement warning at FullCalculator.vhd(28): inferring latch(es) for signal or variable \"Saved1\", which holds its previous value in one or more paths through the process" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699985244596 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[0\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[0\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244597 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[1\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[1\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244597 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[2\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[2\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244597 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[3\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[3\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244597 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[4\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[4\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244597 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[5\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[5\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244597 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[6\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[6\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244597 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved1\[7\] FullCalculator.vhd(28) " "Inferred latch for \"Saved1\[7\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244598 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[0\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[0\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244598 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[1\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[1\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244598 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[2\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[2\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244598 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[3\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[3\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244598 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[4\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[4\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244598 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[5\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[5\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244598 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[6\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[6\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244598 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Saved0\[7\] FullCalculator.vhd(28) " "Inferred latch for \"Saved0\[7\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244598 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Edit FullCalculator.vhd(28) " "Inferred latch for \"Edit\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244598 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CurrentOp\[0\] FullCalculator.vhd(28) " "Inferred latch for \"CurrentOp\[0\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244598 "|FullCalculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CurrentOp\[1\] FullCalculator.vhd(28) " "Inferred latch for \"CurrentOp\[1\]\" at FullCalculator.vhd(28)" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985244598 "|FullCalculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calculator Calculator:U1 " "Elaborating entity \"Calculator\" for hierarchy \"Calculator:U1\"" {  } { { "FullCalculator.vhd" "U1" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699985244617 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Disp1\[0\] GND " "Pin \"Disp1\[0\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp1\[1\] GND " "Pin \"Disp1\[1\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp1\[2\] GND " "Pin \"Disp1\[2\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp1\[3\] GND " "Pin \"Disp1\[3\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp1\[4\] GND " "Pin \"Disp1\[4\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp1\[5\] GND " "Pin \"Disp1\[5\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp1\[6\] GND " "Pin \"Disp1\[6\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp2\[0\] GND " "Pin \"Disp2\[0\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp2\[1\] GND " "Pin \"Disp2\[1\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp2\[2\] GND " "Pin \"Disp2\[2\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp2\[3\] GND " "Pin \"Disp2\[3\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp2\[4\] GND " "Pin \"Disp2\[4\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp2\[5\] GND " "Pin \"Disp2\[5\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp2\[6\] GND " "Pin \"Disp2\[6\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp3\[0\] GND " "Pin \"Disp3\[0\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp3\[1\] GND " "Pin \"Disp3\[1\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp3\[2\] GND " "Pin \"Disp3\[2\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp3\[3\] GND " "Pin \"Disp3\[3\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp3\[4\] GND " "Pin \"Disp3\[4\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp3\[5\] GND " "Pin \"Disp3\[5\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp3\[6\] GND " "Pin \"Disp3\[6\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp4\[0\] GND " "Pin \"Disp4\[0\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp4\[1\] GND " "Pin \"Disp4\[1\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp4\[2\] GND " "Pin \"Disp4\[2\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp4\[3\] GND " "Pin \"Disp4\[3\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp4\[4\] GND " "Pin \"Disp4\[4\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp4\[5\] GND " "Pin \"Disp4\[5\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp4\[6\] GND " "Pin \"Disp4\[6\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp5\[0\] GND " "Pin \"Disp5\[0\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp5\[1\] GND " "Pin \"Disp5\[1\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp5\[2\] GND " "Pin \"Disp5\[2\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp5\[3\] GND " "Pin \"Disp5\[3\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp5\[4\] GND " "Pin \"Disp5\[4\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp5\[5\] GND " "Pin \"Disp5\[5\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp5\[6\] GND " "Pin \"Disp5\[6\]\" is stuck at GND" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699985244962 "|FullCalculator|Disp5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699985244962 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699985245093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699985245093 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputValue\[0\] " "No output dependent on input pin \"InputValue\[0\]\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|InputValue[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputValue\[1\] " "No output dependent on input pin \"InputValue\[1\]\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|InputValue[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputValue\[2\] " "No output dependent on input pin \"InputValue\[2\]\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|InputValue[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputValue\[3\] " "No output dependent on input pin \"InputValue\[3\]\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|InputValue[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputValue\[4\] " "No output dependent on input pin \"InputValue\[4\]\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|InputValue[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputValue\[5\] " "No output dependent on input pin \"InputValue\[5\]\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|InputValue[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputValue\[6\] " "No output dependent on input pin \"InputValue\[6\]\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|InputValue[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InputValue\[7\] " "No output dependent on input pin \"InputValue\[7\]\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|InputValue[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddBtn " "No output dependent on input pin \"AddBtn\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|AddBtn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SubBtn " "No output dependent on input pin \"SubBtn\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|SubBtn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MultBtn " "No output dependent on input pin \"MultBtn\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|MultBtn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DivBtn " "No output dependent on input pin \"DivBtn\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|DivBtn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EqBtn " "No output dependent on input pin \"EqBtn\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|EqBtn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ClrBtn " "No output dependent on input pin \"ClrBtn\"" {  } { { "FullCalculator.vhd" "" { Text "C:/Users/chama/OneDrive/Desktop/Programming/FPGA/EasyCalculator/FullCalculator.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699985245117 "|FullCalculator|ClrBtn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699985245117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699985245117 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699985245117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699985245117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699985245142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 10:07:25 2023 " "Processing ended: Tue Nov 14 10:07:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699985245142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699985245142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699985245142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699985245142 ""}
