Advanced RISC Machines, Ltd. 2003. ARM7TDMI (Rev 4) Technical Reference Manual. Advanced RISC Machines, Ltd. Cambridge, England, http://www.arm.com/pdfs/DDI0234A_7TDMIS_R4.pdf.
ARC Cores. 2005. ARCtangent-A5 Microprocessor Technical Manual. ARC Cores, Herts, England, http://www.arc.com/documentation/productionbriefs.
Luca Benini , Alberto Macii , Alberto Nannarelli, Cached-code compression for energy minimization in embedded processors, Proceedings of the 2001 international symposium on Low power electronics and design, p.322-327, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383177]
Briggs, P., Cooper, K., and Torczon, L. 1994. Improvements to graph coloring register allocation. In Proceedings of PLDI.
Ashok Halambi , Peter Grun , Vijay Ganesh , Asheesh Khare , Nikil Dutt , Alex Nicolau, EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, Proceedings of the conference on Design, automation and test in Europe, p.100-es, January 1999, Munich, Germany[doi>10.1145/307418.307549]
Halambi, A., Shrivastava, A., Dutt, N., and Nicolau, A. 2001. A customizable compiler framework for embedded systems. In Proceedings of SCOPES.
Khare, A., Savoiu, N., Halambi, A., Grun, P., Dutt, N., and Nicolau, A. 1999. V-SAT: A visual specification and analysis for system-on-chip exploration. In Proceedings of EUROMICRO.
Arvind Krishnaswamy , Rajiv Gupta, Enhancing the performance of 16-bit code using augmenting instructions, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780767]
Kwon, Y.-J., Ma, X., and Lee, H. J. 1999a. PARE: Instruction set architecture for efficient code size reduction. Electronics Letters 25th Nov'99, 35, 24, 2098--2099.
Kwon, Y.-J., Parker, D., and Lee, H. J. 1999b. Toe: Instruction set architecture for code size reduction and two operations execution. In Proceedings of CASES.
Haris Lekatsas , JÃ¶rg Henkel , Wayne Wolf, Code compression for low power embedded system design, Proceedings of the 37th Annual Design Automation Conference, p.294-299, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337423]
LSI LOGIC. 2000. TinyRISC LR4102 Microprocessor Technical Manual. LSI LOGIC, Milpitas, CA, http://www.lsilogic.com/files/docs/techdocs/microprocessors/MIPSTinyRISC/4102/lr4102ds_3000.pdf.
Nicolau, A. and Novack, S. 1993. Trailblazing: A hierarchical approach to percolation scheduling. In Proceedings of ICPP.
Novack, S. and Nicolau, A. 1997. Resource directed loop pipelining: Exposing just enough parallelism. The Comput. J.
Aviral Shrivastava , Nikil Dutt, Energy efficient code generation exploiting reduced bit-width instruction set architectures (rISA), Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
ST Microelectronics. 2004. ST100 Technical Manual. ST Microelectronics, Geneva, Switzerland, http://www.st.com/stonline/books/pdf/docs/10538.pdf.
