vendor_name = ModelSim
source_file = 1, C:/Users/aluno/Documents/GitHub/inf01058-projetos/INF01058/LAB07/control_test/temporizer2.bdf
source_file = 1, C:/Users/aluno/Documents/GitHub/inf01058-projetos/INF01058/LAB07/control_test/temporizer.bdf
source_file = 1, C:/Users/aluno/Documents/GitHub/inf01058-projetos/INF01058/LAB07/control_test/mux31.bdf
source_file = 1, C:/Users/aluno/Documents/GitHub/inf01058-projetos/INF01058/LAB07/control_test/mux21.bdf
source_file = 1, C:/Users/aluno/Documents/GitHub/inf01058-projetos/INF01058/LAB07/control_test/decod_op.bdf
source_file = 1, C:/Users/aluno/Documents/GitHub/inf01058-projetos/INF01058/LAB07/control_test/decod38.bdf
source_file = 1, C:/Users/aluno/Documents/GitHub/inf01058-projetos/INF01058/LAB07/control_test/control.bdf
source_file = 1, C:/Users/aluno/Documents/GitHub/inf01058-projetos/INF01058/LAB07/control_test/control_test.bdf
source_file = 1, C:/Users/aluno/Documents/GitHub/inf01058-projetos/INF01058/LAB07/control_test/Waveform.vwf
source_file = 1, C:/Users/aluno/Documents/GitHub/inf01058-projetos/INF01058/LAB07/control_test/db/control_test.cbx.xml
design_name = control_test
instance = comp, \carga_REM~output , carga_REM~output, control_test, 1
instance = comp, \goto_t0~output , goto_t0~output, control_test, 1
instance = comp, \sel~output , sel~output, control_test, 1
instance = comp, \carga_RDM~output , carga_RDM~output, control_test, 1
instance = comp, \read~output , read~output, control_test, 1
instance = comp, \write~output , write~output, control_test, 1
instance = comp, \carga_AC~output , carga_AC~output, control_test, 1
instance = comp, \carga_NZ~output , carga_NZ~output, control_test, 1
instance = comp, \carga_PC~output , carga_PC~output, control_test, 1
instance = comp, \ULA_Y~output , ULA_Y~output, control_test, 1
instance = comp, \ULA_ADD~output , ULA_ADD~output, control_test, 1
instance = comp, \ULA_AND~output , ULA_AND~output, control_test, 1
instance = comp, \ULA_OR~output , ULA_OR~output, control_test, 1
instance = comp, \ULA_NOT~output , ULA_NOT~output, control_test, 1
instance = comp, \inc_PC~output , inc_PC~output, control_test, 1
instance = comp, \carga_RI~output , carga_RI~output, control_test, 1
instance = comp, \clk~input , clk~input, control_test, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, control_test, 1
instance = comp, \inst1|inst~0 , inst1|inst~0, control_test, 1
instance = comp, \rst~input , rst~input, control_test, 1
instance = comp, \rst~inputclkctrl , rst~inputclkctrl, control_test, 1
instance = comp, \op[3]~input , op[3]~input, control_test, 1
instance = comp, \op[0]~input , op[0]~input, control_test, 1
instance = comp, \op[1]~input , op[1]~input, control_test, 1
instance = comp, \op[2]~input , op[2]~input, control_test, 1
instance = comp, \inst4|inst~10 , inst4|inst~10, control_test, 1
instance = comp, \inst1|inst , inst1|inst, control_test, 1
instance = comp, \N~input , N~input, control_test, 1
instance = comp, \inst4|inst~3 , inst4|inst~3, control_test, 1
instance = comp, \Z~input , Z~input, control_test, 1
instance = comp, \inst4|inst~2 , inst4|inst~2, control_test, 1
instance = comp, \inst24|inst36~0 , inst24|inst36~0, control_test, 1
instance = comp, \inst4|inst~4 , inst4|inst~4, control_test, 1
instance = comp, \inst4|inst~5 , inst4|inst~5, control_test, 1
instance = comp, \inst1|inst17 , inst1|inst17, control_test, 1
instance = comp, \inst4|inst~1 , inst4|inst~1, control_test, 1
instance = comp, \inst24|inst31~0 , inst24|inst31~0, control_test, 1
instance = comp, \inst1|inst9|inst1~1 , inst1|inst9|inst1~1, control_test, 1
instance = comp, \inst24|inst31~1 , inst24|inst31~1, control_test, 1
instance = comp, \inst4|inst~0 , inst4|inst~0, control_test, 1
instance = comp, \inst24|inst25~0 , inst24|inst25~0, control_test, 1
instance = comp, \inst1|inst9|inst1~3 , inst1|inst9|inst1~3, control_test, 1
instance = comp, \inst24|inst36~2 , inst24|inst36~2, control_test, 1
instance = comp, \inst1|inst5|inst|inst2 , inst1|inst5|inst|inst2, control_test, 1
instance = comp, \inst1|inst2 , inst1|inst2, control_test, 1
instance = comp, \inst1|inst9|inst1~2 , inst1|inst9|inst1~2, control_test, 1
instance = comp, \inst24|inst36~1 , inst24|inst36~1, control_test, 1
instance = comp, \inst1|inst18 , inst1|inst18, control_test, 1
instance = comp, \inst1|inst6|inst|inst2 , inst1|inst6|inst|inst2, control_test, 1
instance = comp, \inst1|inst3 , inst1|inst3, control_test, 1
instance = comp, \inst1|inst9|inst1~0 , inst1|inst9|inst1~0, control_test, 1
instance = comp, \inst24|inst28~0 , inst24|inst28~0, control_test, 1
instance = comp, \inst24|inst28~1 , inst24|inst28~1, control_test, 1
instance = comp, \inst24|inst~0 , inst24|inst~0, control_test, 1
instance = comp, \inst24|inst6 , inst24|inst6, control_test, 1
instance = comp, \inst24|inst36~3 , inst24|inst36~3, control_test, 1
instance = comp, \inst24|inst15~0 , inst24|inst15~0, control_test, 1
instance = comp, \inst24|inst16~0 , inst24|inst16~0, control_test, 1
instance = comp, \inst24|inst17~0 , inst24|inst17~0, control_test, 1
instance = comp, \inst24|inst16 , inst24|inst16, control_test, 1
instance = comp, \inst24|inst19 , inst24|inst19, control_test, 1
instance = comp, \inst24|inst26 , inst24|inst26, control_test, 1
instance = comp, \inst4|inst~6 , inst4|inst~6, control_test, 1
instance = comp, \inst24|inst20 , inst24|inst20, control_test, 1
instance = comp, \inst4|inst~7 , inst4|inst~7, control_test, 1
instance = comp, \inst24|inst21 , inst24|inst21, control_test, 1
instance = comp, \inst4|inst~8 , inst4|inst~8, control_test, 1
instance = comp, \inst24|inst23 , inst24|inst23, control_test, 1
instance = comp, \inst4|inst~9 , inst4|inst~9, control_test, 1
instance = comp, \inst24|inst22 , inst24|inst22, control_test, 1
instance = comp, \inst24|inst24 , inst24|inst24, control_test, 1
instance = comp, \inst24|inst9~0 , inst24|inst9~0, control_test, 1
instance = comp, \inst24|inst9~1 , inst24|inst9~1, control_test, 1
instance = comp, \inst24|inst5~0 , inst24|inst5~0, control_test, 1
instance = comp, \inst24|inst9 , inst24|inst9, control_test, 1
instance = comp, \inst1|inst9|inst1~4 , inst1|inst9|inst1~4, control_test, 1
