<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="vhdl_analysis.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="binary32_bcd.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="binary32_bcd.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="binary32_bcd.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="binary32_bcd.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="binary32_bcd.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="binary32_bcd.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="binary32_bcd.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="binary32_bcd.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="binary32_bcd.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="binary32_bcd.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="binary32_bcd.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary32_bcd.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="binary32_bcd.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="binary32_bcd.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="binary32_bcd.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="binary32_bcd.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="binary32_bcd.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="binary32_bcd.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="binary32_bcd.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="binary32_bcd.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="binary32_bcd_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="binary32_bcd_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="binary32_bcd_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="binary32_bcd_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="binary32_bcd_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="binary32_bcd_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="binary32_bcd_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="binary32_bcd_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="binary32_bcd_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="binary32_bcd_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="binary32_bcd_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="binary32_bcd_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="binary32_bcd_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary32_bcd_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="binary32_bcd_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="binary_bcd.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="clk_gen_1Hz2_v1.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="clk_gen_1Hz_v3.fdo"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clk_gen_1Hz_v3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="debounce.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="nkb2jzn.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="sel10_4.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="top.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="top.vhf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1525593487" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1525593487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525594917" xil_pn:in_ck="-1739456583616895212" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1525594917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bin2bcd_32bit.vhd"/>
      <outfile xil_pn:name="clk_gen_1Hz_v3.vhd"/>
      <outfile xil_pn:name="debounce.vhd"/>
      <outfile xil_pn:name="hex2ascii.vhd"/>
      <outfile xil_pn:name="nkb2jzn.vhd"/>
      <outfile xil_pn:name="original.vhd"/>
      <outfile xil_pn:name="sel10_4.vhd"/>
      <outfile xil_pn:name="vhdl1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525594874" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4001457574745955431" xil_pn:start_ts="1525594874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525594876" xil_pn:in_ck="154288917887" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-744615502709230821" xil_pn:start_ts="1525594874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="top.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1525594366" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2015400655722490565" xil_pn:start_ts="1525594366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525594917" xil_pn:in_ck="-358941831144915975" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1525594917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bin2bcd_32bit.vhd"/>
      <outfile xil_pn:name="clk_gen_1Hz_v3.vhd"/>
      <outfile xil_pn:name="debounce.vhd"/>
      <outfile xil_pn:name="hex2ascii.vhd"/>
      <outfile xil_pn:name="nkb2jzn.vhd"/>
      <outfile xil_pn:name="original.vhd"/>
      <outfile xil_pn:name="sel10_4.vhd"/>
      <outfile xil_pn:name="top.vhf"/>
      <outfile xil_pn:name="vhdl1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1525594920" xil_pn:in_ck="-358941831144915975" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="7256766304810292024" xil_pn:start_ts="1525594917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clk_gen_1Hz2_v1.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1525593761" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1525593761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525593763" xil_pn:in_ck="154288917887" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6361321314619308280" xil_pn:start_ts="1525593761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1525593763" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2015400655722490565" xil_pn:start_ts="1525593763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525593763" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1525593763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525593763" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7319233953949180938" xil_pn:start_ts="1525593763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525593763" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1525593763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1525593763" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3428869846041182961" xil_pn:start_ts="1525593763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1525593775" xil_pn:in_ck="-7854745387713460233" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-9191360564686584325" xil_pn:start_ts="1525593763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="binary32_bcd.lso"/>
      <outfile xil_pn:name="binary32_bcd.ngc"/>
      <outfile xil_pn:name="binary32_bcd.ngr"/>
      <outfile xil_pn:name="binary32_bcd.prj"/>
      <outfile xil_pn:name="binary32_bcd.stx"/>
      <outfile xil_pn:name="binary32_bcd.syr"/>
      <outfile xil_pn:name="binary32_bcd.xst"/>
      <outfile xil_pn:name="binary32_bcd_vhdl.prj"/>
      <outfile xil_pn:name="binary32_bcd_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1525593775" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5494796611562378194" xil_pn:start_ts="1525593775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1525593781" xil_pn:in_ck="1057394695877870360" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7705320669005856718" xil_pn:start_ts="1525593775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="binary32_bcd.bld"/>
      <outfile xil_pn:name="binary32_bcd.ngd"/>
      <outfile xil_pn:name="binary32_bcd_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1525593787" xil_pn:in_ck="1057394695877870361" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1525593781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="binary32_bcd.pcf"/>
      <outfile xil_pn:name="binary32_bcd_map.map"/>
      <outfile xil_pn:name="binary32_bcd_map.mrp"/>
      <outfile xil_pn:name="binary32_bcd_map.ncd"/>
      <outfile xil_pn:name="binary32_bcd_map.ngm"/>
      <outfile xil_pn:name="binary32_bcd_map.xrpt"/>
      <outfile xil_pn:name="binary32_bcd_summary.xml"/>
      <outfile xil_pn:name="binary32_bcd_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1525593811" xil_pn:in_ck="-4640254434919483726" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1525593787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="binary32_bcd.ncd"/>
      <outfile xil_pn:name="binary32_bcd.pad"/>
      <outfile xil_pn:name="binary32_bcd.par"/>
      <outfile xil_pn:name="binary32_bcd.ptwx"/>
      <outfile xil_pn:name="binary32_bcd.unroutes"/>
      <outfile xil_pn:name="binary32_bcd.xpi"/>
      <outfile xil_pn:name="binary32_bcd_pad.csv"/>
      <outfile xil_pn:name="binary32_bcd_pad.txt"/>
      <outfile xil_pn:name="binary32_bcd_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1525593811" xil_pn:in_ck="1057394695877870229" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1525593807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="binary32_bcd.twr"/>
      <outfile xil_pn:name="binary32_bcd.twx"/>
    </transform>
  </transforms>

</generated_project>
