2
avrora/sim/mcu/USART$ControlRegisterA.<init>(Lavrora/sim/mcu/USART;)V
PTG:
Vars:
17
$r2 1 12 
$r11 1 75 
$r4 1 28 
$r7 1 46 
r1 1 -2 
$r5 1 38 
$r9 1 38 
$r14 1 33 
$r3 1 21 
$r10 1 33 
$r15 1 104 
$r16 1 114 
r0 1 -1 
$r6 1 33 
$r13 1 38 
$r8 1 56 
$r12 1 85 
Fields: 3
-2 properties 38
-2 interpreter 33
-1 UDRE_flag 114
Accesses: 16
32 1 -2 
65 1 -2 
2 1 -1 
66 1 38 
37 1 -2 
38 1 38 
110 1 -1 
15 1 -1 
81 1 -1 
113 1 -1 
52 1 -1 
24 1 -1 
89 1 -2 
60 1 -2 
94 1 -2 
95 1 38 
Functions: 10
49 3 33 28 46 
20 2 -1 114 
6 2 -1 114 
102 2 -1 114 
118 1 114 
73 2 -1 114 
11 2 -1 114 
107 3 33 85 104 
45 2 -1 114 
78 3 33 56 75 
Constructors: 4
49 28
6 -1
107 85
78 56

Summary: 2
-1 0 
avrora/sim/mcu/USART$ControlRegisterA.write(B)V
PTG:
Vars:
22
$r5 1 76 
$r9 1 112 
$r7 1 46 
$r16 1 157 
$r1 1 39 
$r14 1 147 
$r8 1 125 
$r17 1 160 
$r15 1 46 
$r20 1 46 
$r10 1 46 
$r13 1 142 
$r3 1 49 
$r12 1 139 
r0 1 -1 
$r19 1 46 
$r4 1 52 
$r18 1 46 
$r6 1 46 
$r11 1 136 
$r2 1 46 
$r21 1 112 
Fields: 8
49 _umsel 52
46 UCSRnC_reg 49
46 devicePrinter 112
46 properties 136
-1 _u2xn 76
-1 TXC_flag 39
-1 this$0 46
136 USART_name 139
Accesses: 24
64 1 -1 
35 1 -1 
99 1 -1 
132 1 -1 
69 1 46 
133 1 46 
38 1 -1 
8 1 -1 
136 1 136 
105 1 46 
75 1 -1 
108 1 -1 
45 1 -1 
109 1 46 
46 1 46 
49 1 49 
18 1 -1 
22 1 -1 
118 1 -1 
150 1 -1 
87 1 -1 
119 1 46 
151 1 46 
93 1 46 
Functions: 9
129 1 125 
147 1 147 
163 2 112 160 
52 1 52 
42 1 39 
76 1 76 
125 2 139 125 
157 1 157 
142 1 142 
Constructors: 1
129 125

Summary: 1
-1 
