// Seed: 2610599298
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    output tri   id_2,
    input  tri1  id_3
);
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    inout tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output tri0 id_5,
    input wand id_6,
    output tri id_7,
    input uwire id_8
    , id_10
);
  logic id_11 = 1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  parameter id_1 = 1 || 1;
  wire id_2;
  wire id_3;
endmodule
module module_3 #(
    parameter id_4 = 32'd26,
    parameter id_5 = 32'd89
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5
);
  inout wire _id_5;
  inout wire _id_4;
  inout wire id_3;
  xnor primCall (id_1, id_2, id_3);
  inout wire id_2;
  inout wire id_1;
  module_2 modCall_1 ();
  assign id_3 = id_2;
  logic [id_4  -  1 : id_5] id_6;
  ;
endmodule
