--- param_test_from_uhdm.il	2025-08-05 08:55:39.550270006 -0700
+++ param_test_from_verilog.il	2025-08-05 08:55:39.582269625 -0700
@@ -1,7 +1,7 @@
 # Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
-autoidx 6
-attribute \top 1
+autoidx 7
 attribute \dynports 1
+attribute \top 1
 attribute \src "dut.sv:1.1-20.10"
 module \param_test
   parameter \WIDTH 8
@@ -15,12 +15,11 @@
   wire width 8 output 4 \data_out
   attribute \src "dut.sv:7.29-7.32"
   wire input 2 \rst
-  attribute \always_ff 1
   attribute \src "dut.sv:13.5-18.8"
-  cell $sdff $auto$ff.cc:266:slice$5
+  cell $sdff $auto$ff.cc:266:slice$6
     parameter \CLK_POLARITY 1
     parameter \SRST_POLARITY 1
-    parameter \SRST_VALUE 8'00000000
+    parameter \SRST_VALUE 8'10101010
     parameter \WIDTH 8
     connect \CLK \clk
     connect \D \data_in
