{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 1600 -defaultsOSRD
preplace port btns_5bits -pg 1 -y 1480 -defaultsOSRD
preplace port BCLK -pg 1 -y 840 -defaultsOSRD
preplace port led0 -pg 1 -y 1840 -defaultsOSRD
preplace port FCLK_CLK2_0 -pg 1 -y 1760 -defaultsOSRD
preplace port ADC_SDATA -pg 1 -y 860 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1620 -defaultsOSRD
preplace port LRCLK -pg 1 -y 820 -defaultsOSRD
preplace port spi_rtl -pg 1 -y 1290 -defaultsOSRD
preplace inst i2s2bram_0 -pg 1 -lvl 4 -y 90 -defaultsOSRD
preplace inst ila_dft_domain -pg 1 -lvl 5 -y 720 -defaultsOSRD
preplace inst rstAxi -pg 1 -lvl 2 -y 1170 -defaultsOSRD
preplace inst blkMemGenLeft -pg 1 -lvl 5 -y 1150 -defaultsOSRD
preplace inst i2sDataInRight -pg 1 -lvl 2 -y 580 -defaultsOSRD
preplace inst i2sDataInLeft -pg 1 -lvl 2 -y 810 -defaultsOSRD
preplace inst Freq2BRAMLeft -pg 1 -lvl 4 -y 790 -defaultsOSRD
preplace inst DFTStageWrapperLeft -pg 1 -lvl 3 -y 810 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 1480 -defaultsOSRD
preplace inst axiSmc -pg 1 -lvl 3 -y 1150 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -y 140 -defaultsOSRD
preplace inst axiBramCtrlRight -pg 1 -lvl 4 -y 560 -defaultsOSRD
preplace inst axiBramCtrlLeft -pg 1 -lvl 4 -y 1130 -defaultsOSRD
preplace inst DFTStageWrapperRight -pg 1 -lvl 3 -y 400 -defaultsOSRD
preplace inst rstRTL -pg 1 -lvl 2 -y 970 -defaultsOSRD
preplace inst I2S_receiver_1 -pg 1 -lvl 1 -y 830 -defaultsOSRD
preplace inst Freq2BRAMRight -pg 1 -lvl 4 -y 280 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -y 990 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 4 -y 1300 -defaultsOSRD
preplace inst blkMemGenRight -pg 1 -lvl 5 -y 390 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -y 1690 -defaultsOSRD
preplace netloc axiSmc_M00_AXI 1 3 1 N
preplace netloc axiSmc_M02_AXI 1 3 1 1090
preplace netloc axi_quad_spi_0_SPI_0 1 4 2 NJ 1290 NJ
preplace netloc processing_system7_0_DDR 1 4 2 NJ 1600 NJ
preplace netloc DFTStageWrapper_1_o_freqDataImag 1 3 2 1110 420 1760
preplace netloc axi_smc_M01_AXI 1 3 1 1070
preplace netloc Freq2BRAMLeft_o_bramEn 1 4 1 1620
preplace netloc DFTStageWrapperLeft_o_freqDataImag 1 3 1 N
preplace netloc I2S_receiver_1_WR_EN_LEFT 1 1 1 N
preplace netloc DFTStageWrapperRight_o_ready 1 1 4 330 660 NJ 660 1090 660 1710
preplace netloc Freq2BRAM_1_o_bramEn 1 4 1 1720
preplace netloc Freq2BRAMLeft_o_bramByteWe 1 4 1 1610
preplace netloc Freq2BRAMLeft_o_bramDin 1 4 1 1630
preplace netloc Freq2BRAM_1_o_bramDin 1 4 1 1770
preplace netloc blk_mem_gen_1_doutb 1 3 2 1160 410 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 3 710 1390 NJ 1390 1620
preplace netloc DFTStageWrapperLeft_o_freqDataReal 1 3 1 N
preplace netloc DFTStageWrapperLeft_o_freqDataEn 1 3 1 N
preplace netloc I2S_receiver_0_WR_EN_RIGHT 1 1 4 320 670 NJ 670 NJ 670 1680
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 3 690 1250 1140 470 1640
preplace netloc axi_bram_ctrl_0_BRAM_PORTA1 1 4 1 1680
preplace netloc DFTStageWrapperRight_o_r_f 1 3 2 NJ 440 1690
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 330 1380 NJ 1380 1060J 1840 1620
preplace netloc axi_bram_ctrl_0_BRAM_PORTA2 1 4 1 1660
preplace netloc i2s2bram_0_o_bramAddr 1 4 1 1800
preplace netloc BCLK_1 1 0 1 NJ
preplace netloc DFTStageWrapper_1_o_freqDataIndex 1 3 2 1130 450 1740
preplace netloc axiBramCtrlLeft_BRAM_PORTA 1 4 1 1650
preplace netloc axiSmc_M04_AXI 1 3 1 1120
preplace netloc LRCLK_1 1 0 1 NJ
preplace netloc DFTStageWrapper_1_o_freqDataReal 1 3 2 1140 430 1700
preplace netloc processing_system7_0_FIXED_IO 1 4 2 NJ 1620 NJ
preplace netloc i2sDataInLeft_o_dftDataValid 1 2 1 N
preplace netloc DFTStageWrapperRight_o_dataOld 1 3 2 NJ 460 1650
preplace netloc fifoDataInRight_o_dftData 1 2 3 690 520 1110J 480 1750
preplace netloc ADC_SDATA_1 1 0 6 20 1850 NJ 1850 NJ 1850 NJ 1850 1760J 1840 NJ
preplace netloc axi_gpio_0_GPIO 1 4 2 NJ 1480 NJ
preplace netloc Freq2BRAMLeft_o_bramAddr 1 4 1 1640
preplace netloc i2s2bram_0_o_bramByteWe 1 4 1 1760
preplace netloc i2s2bram_0_o_bramDin 1 4 1 1780
preplace netloc i2s2bram_0_o_bramEn 1 4 1 1770
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 3 680 270 1120 910 1800
preplace netloc axiSmc_M03_AXI 1 3 1 1080
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 30 930 310 1070 700 280 1100 1400 1730
preplace netloc DFTStageWrapperLeft_o_ready 1 1 3 330 690 NJ 690 1060
preplace netloc i2sDataInLeft_o_dftData 1 2 1 670
preplace netloc fifoDataInRight_o_dftDataValid 1 2 3 710 640 1060J 650 N
preplace netloc Freq2BRAM_1_o_bramByteWe 1 4 1 1670
preplace netloc DFTStageWrapper_1_o_freqDataEn 1 3 2 1150 400 1790
preplace netloc blkMemGenLeft_doutb 1 3 2 1160 1210 1790
preplace netloc DFTStageWrapperLeft_o_freqDataIndex 1 3 1 N
preplace netloc processing_system7_0_FCLK_CLK2 1 4 2 NJ 1760 NJ
preplace netloc I2S_receiver_0_SDATA_REC 1 1 4 310 680 710J 650 1080 640 1710
preplace netloc Freq2BRAM_1_o_bramAddr 1 4 1 1780
levelinfo -pg 1 0 170 500 890 1400 1930 2050 -top 0 -bot 1860
"
}
{
   "da_axi4_cnt":"6",
   "da_board_cnt":"3",
   "da_bram_cntlr_cnt":"5",
   "da_clkrst_cnt":"4",
   "da_ps7_cnt":"1"
}
