Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan 17 11:17:18 2019
| Host         : DESKTOP-U4BH5TS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Cheating_dice_timing_summary_routed.rpt -pb Cheating_dice_timing_summary_routed.pb -rpx Cheating_dice_timing_summary_routed.rpx -warn_on_violation
| Design       : Cheating_dice
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.020        0.000                      0                  133        0.206        0.000                      0                  133        3.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.020        0.000                      0                  133        0.206        0.000                      0                  133        3.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 time_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.811ns (40.306%)  route 2.682ns (59.694%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     5.420    clk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  time_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  time_counter_reg[13]/Q
                         net (fo=4, routed)           1.061     6.937    time_counter_reg[13]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.061 r  time_counter[0]_i_25/O
                         net (fo=1, routed)           0.000     7.061    time_counter[0]_i_25_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.437 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.437    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.554    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.671    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.925 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.652     8.577    time_counter_reg[0]_i_3_n_3
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.367     8.944 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.970     9.913    time_counter
    SLICE_X40Y11         FDRE                                         r  time_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.576    12.968    clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  time_counter_reg[0]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X40Y11         FDRE (Setup_fdre_C_R)       -0.429    12.933    time_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 time_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.811ns (40.306%)  route 2.682ns (59.694%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     5.420    clk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  time_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  time_counter_reg[13]/Q
                         net (fo=4, routed)           1.061     6.937    time_counter_reg[13]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.061 r  time_counter[0]_i_25/O
                         net (fo=1, routed)           0.000     7.061    time_counter[0]_i_25_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.437 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.437    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.554    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.671    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.925 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.652     8.577    time_counter_reg[0]_i_3_n_3
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.367     8.944 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.970     9.913    time_counter
    SLICE_X40Y11         FDRE                                         r  time_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.576    12.968    clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  time_counter_reg[1]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X40Y11         FDRE (Setup_fdre_C_R)       -0.429    12.933    time_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 time_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.811ns (40.306%)  route 2.682ns (59.694%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     5.420    clk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  time_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  time_counter_reg[13]/Q
                         net (fo=4, routed)           1.061     6.937    time_counter_reg[13]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.061 r  time_counter[0]_i_25/O
                         net (fo=1, routed)           0.000     7.061    time_counter[0]_i_25_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.437 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.437    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.554    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.671    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.925 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.652     8.577    time_counter_reg[0]_i_3_n_3
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.367     8.944 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.970     9.913    time_counter
    SLICE_X40Y11         FDRE                                         r  time_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.576    12.968    clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  time_counter_reg[2]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X40Y11         FDRE (Setup_fdre_C_R)       -0.429    12.933    time_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 time_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.811ns (40.306%)  route 2.682ns (59.694%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     5.420    clk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  time_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  time_counter_reg[13]/Q
                         net (fo=4, routed)           1.061     6.937    time_counter_reg[13]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.061 r  time_counter[0]_i_25/O
                         net (fo=1, routed)           0.000     7.061    time_counter[0]_i_25_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.437 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.437    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.554    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.671    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.925 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.652     8.577    time_counter_reg[0]_i_3_n_3
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.367     8.944 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.970     9.913    time_counter
    SLICE_X40Y11         FDRE                                         r  time_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.576    12.968    clk_IBUF_BUFG
    SLICE_X40Y11         FDRE                                         r  time_counter_reg[3]/C
                         clock pessimism              0.429    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X40Y11         FDRE (Setup_fdre_C_R)       -0.429    12.933    time_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 time_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.811ns (41.668%)  route 2.535ns (58.332%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     5.420    clk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  time_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  time_counter_reg[13]/Q
                         net (fo=4, routed)           1.061     6.937    time_counter_reg[13]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.061 r  time_counter[0]_i_25/O
                         net (fo=1, routed)           0.000     7.061    time_counter[0]_i_25_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.437 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.437    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.554    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.671    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.925 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.652     8.577    time_counter_reg[0]_i_3_n_3
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.367     8.944 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.823     9.767    time_counter
    SLICE_X40Y18         FDRE                                         r  time_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.569    12.961    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  time_counter_reg[28]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X40Y18         FDRE (Setup_fdre_C_R)       -0.429    12.926    time_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 time_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.811ns (41.668%)  route 2.535ns (58.332%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     5.420    clk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  time_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  time_counter_reg[13]/Q
                         net (fo=4, routed)           1.061     6.937    time_counter_reg[13]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.061 r  time_counter[0]_i_25/O
                         net (fo=1, routed)           0.000     7.061    time_counter[0]_i_25_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.437 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.437    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.554    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.671    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.925 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.652     8.577    time_counter_reg[0]_i_3_n_3
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.367     8.944 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.823     9.767    time_counter
    SLICE_X40Y18         FDRE                                         r  time_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.569    12.961    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  time_counter_reg[29]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X40Y18         FDRE (Setup_fdre_C_R)       -0.429    12.926    time_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 time_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.811ns (41.668%)  route 2.535ns (58.332%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     5.420    clk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  time_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  time_counter_reg[13]/Q
                         net (fo=4, routed)           1.061     6.937    time_counter_reg[13]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.061 r  time_counter[0]_i_25/O
                         net (fo=1, routed)           0.000     7.061    time_counter[0]_i_25_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.437 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.437    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.554    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.671    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.925 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.652     8.577    time_counter_reg[0]_i_3_n_3
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.367     8.944 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.823     9.767    time_counter
    SLICE_X40Y18         FDRE                                         r  time_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.569    12.961    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  time_counter_reg[30]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X40Y18         FDRE (Setup_fdre_C_R)       -0.429    12.926    time_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 time_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 1.811ns (41.668%)  route 2.535ns (58.332%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     5.420    clk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  time_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  time_counter_reg[13]/Q
                         net (fo=4, routed)           1.061     6.937    time_counter_reg[13]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.061 r  time_counter[0]_i_25/O
                         net (fo=1, routed)           0.000     7.061    time_counter[0]_i_25_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.437 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.437    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.554    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.671    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.925 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.652     8.577    time_counter_reg[0]_i_3_n_3
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.367     8.944 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.823     9.767    time_counter
    SLICE_X40Y18         FDRE                                         r  time_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.569    12.961    clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  time_counter_reg[31]/C
                         clock pessimism              0.429    13.390    
                         clock uncertainty           -0.035    13.355    
    SLICE_X40Y18         FDRE (Setup_fdre_C_R)       -0.429    12.926    time_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 time_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.811ns (41.611%)  route 2.541ns (58.389%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     5.420    clk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  time_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  time_counter_reg[13]/Q
                         net (fo=4, routed)           1.061     6.937    time_counter_reg[13]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.061 r  time_counter[0]_i_25/O
                         net (fo=1, routed)           0.000     7.061    time_counter[0]_i_25_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.437 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.437    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.554    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.671    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.925 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.652     8.577    time_counter_reg[0]_i_3_n_3
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.367     8.944 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.829     9.773    time_counter
    SLICE_X40Y12         FDRE                                         r  time_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.575    12.967    clk_IBUF_BUFG
    SLICE_X40Y12         FDRE                                         r  time_counter_reg[4]/C
                         clock pessimism              0.429    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X40Y12         FDRE (Setup_fdre_C_R)       -0.429    12.932    time_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 time_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            time_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.811ns (41.611%)  route 2.541ns (58.389%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 12.967 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.752     5.420    clk_IBUF_BUFG
    SLICE_X40Y14         FDRE                                         r  time_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  time_counter_reg[13]/Q
                         net (fo=4, routed)           1.061     6.937    time_counter_reg[13]
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.061 r  time_counter[0]_i_25/O
                         net (fo=1, routed)           0.000     7.061    time_counter[0]_i_25_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.437 r  time_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.437    time_counter_reg[0]_i_13_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.554 r  time_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.554    time_counter_reg[0]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.671 r  time_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.671    time_counter_reg[0]_i_5_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.925 f  time_counter_reg[0]_i_3/CO[0]
                         net (fo=1, routed)           0.652     8.577    time_counter_reg[0]_i_3_n_3
    SLICE_X39Y16         LUT2 (Prop_lut2_I1_O)        0.367     8.944 r  time_counter[0]_i_1/O
                         net (fo=32, routed)          0.829     9.773    time_counter
    SLICE_X40Y12         FDRE                                         r  time_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.575    12.967    clk_IBUF_BUFG
    SLICE_X40Y12         FDRE                                         r  time_counter_reg[5]/C
                         clock pessimism              0.429    13.396    
                         clock uncertainty           -0.035    13.361    
    SLICE_X40Y12         FDRE (Setup_fdre_C_R)       -0.429    12.932    time_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  3.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Gen_dice/bitcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/bitcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.587     1.499    Gen_dice/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  Gen_dice/bitcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.128     1.627 f  Gen_dice/bitcounter_reg[1]/Q
                         net (fo=8, routed)           0.070     1.697    Gen_dice/bitcounter_reg_n_0_[1]
    SLICE_X41Y18         LUT3 (Prop_lut3_I1_O)        0.099     1.796 r  Gen_dice/bitcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    Gen_dice/bitcounter[0]_i_1_n_0
    SLICE_X41Y18         FDRE                                         r  Gen_dice/bitcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.854     2.013    Gen_dice/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  Gen_dice/bitcounter_reg[0]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.091     1.590    Gen_dice/bitcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  FSM_sequential_current_state_reg[2]/Q
                         net (fo=8, routed)           0.168     1.809    current_state__0[2]
    SLICE_X41Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.854 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X41Y17         FDRE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     2.014    clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.091     1.591    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Gen_dice/CLKcounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/CLKcounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.502    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  Gen_dice/CLKcounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  Gen_dice/CLKcounter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.792    Gen_dice/CLKcounter_reg[18]
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  Gen_dice/CLKcounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    Gen_dice/CLKcounter_reg[16]_i_1_n_5
    SLICE_X42Y15         FDRE                                         r  Gen_dice/CLKcounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.857     2.016    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  Gen_dice/CLKcounter_reg[18]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.134     1.636    Gen_dice/CLKcounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Gen_dice/CLKcounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/CLKcounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.502    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  Gen_dice/CLKcounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  Gen_dice/CLKcounter_reg[14]/Q
                         net (fo=3, routed)           0.127     1.792    Gen_dice/CLKcounter_reg[14]
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  Gen_dice/CLKcounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    Gen_dice/CLKcounter_reg[12]_i_1_n_5
    SLICE_X42Y14         FDRE                                         r  Gen_dice/CLKcounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.858     2.017    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y14         FDRE                                         r  Gen_dice/CLKcounter_reg[14]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.134     1.636    Gen_dice/CLKcounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Gen_dice/CLKcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/CLKcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.590     1.502    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  Gen_dice/CLKcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  Gen_dice/CLKcounter_reg[10]/Q
                         net (fo=3, routed)           0.127     1.792    Gen_dice/CLKcounter_reg[10]
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  Gen_dice/CLKcounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    Gen_dice/CLKcounter_reg[8]_i_1_n_5
    SLICE_X42Y13         FDRE                                         r  Gen_dice/CLKcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.858     2.017    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  Gen_dice/CLKcounter_reg[10]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.134     1.636    Gen_dice/CLKcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Gen_dice/CLKcounter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/CLKcounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.588     1.500    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  Gen_dice/CLKcounter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Gen_dice/CLKcounter_reg[26]/Q
                         net (fo=2, routed)           0.127     1.790    Gen_dice/CLKcounter_reg[26]
    SLICE_X42Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  Gen_dice/CLKcounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    Gen_dice/CLKcounter_reg[24]_i_1_n_5
    SLICE_X42Y17         FDRE                                         r  Gen_dice/CLKcounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.855     2.014    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  Gen_dice/CLKcounter_reg[26]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X42Y17         FDRE (Hold_fdre_C_D)         0.134     1.634    Gen_dice/CLKcounter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Gen_dice/CLKcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/CLKcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.592     1.504    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  Gen_dice/CLKcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  Gen_dice/CLKcounter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.794    Gen_dice/CLKcounter_reg[2]
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  Gen_dice/CLKcounter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    Gen_dice/CLKcounter_reg[0]_i_1_n_5
    SLICE_X42Y11         FDRE                                         r  Gen_dice/CLKcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.861     2.020    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y11         FDRE                                         r  Gen_dice/CLKcounter_reg[2]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X42Y11         FDRE (Hold_fdre_C_D)         0.134     1.638    Gen_dice/CLKcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Gen_dice/CLKcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/CLKcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.503    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  Gen_dice/CLKcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  Gen_dice/CLKcounter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.793    Gen_dice/CLKcounter_reg[6]
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  Gen_dice/CLKcounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    Gen_dice/CLKcounter_reg[4]_i_1_n_5
    SLICE_X42Y12         FDRE                                         r  Gen_dice/CLKcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.859     2.018    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  Gen_dice/CLKcounter_reg[6]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.134     1.637    Gen_dice/CLKcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Gen_dice/CLKcounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Gen_dice/CLKcounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.589     1.501    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  Gen_dice/CLKcounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  Gen_dice/CLKcounter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.791    Gen_dice/CLKcounter_reg[22]
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  Gen_dice/CLKcounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.901    Gen_dice/CLKcounter_reg[20]_i_1_n_5
    SLICE_X42Y16         FDRE                                         r  Gen_dice/CLKcounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.856     2.015    Gen_dice/clk_IBUF_BUFG
    SLICE_X42Y16         FDRE                                         r  Gen_dice/CLKcounter_reg[22]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X42Y16         FDRE (Hold_fdre_C_D)         0.134     1.635    Gen_dice/CLKcounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.587     1.499    clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=5, routed)           0.179     1.819    current_state__0[0]
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.864 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X43Y18         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.854     2.013    clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.091     1.590    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y18    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y17    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y17    FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y11    Gen_dice/CLKcounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y13    Gen_dice/CLKcounter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y13    Gen_dice/CLKcounter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y14    Gen_dice/CLKcounter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y14    Gen_dice/CLKcounter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y14    Gen_dice/CLKcounter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y18    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y17    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y17    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    Gen_dice/CLKcounter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    Gen_dice/CLKcounter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    Gen_dice/CLKcounter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16    Gen_dice/CLKcounter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17    Gen_dice/CLKcounter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17    Gen_dice/CLKcounter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17    Gen_dice/CLKcounter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y18    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y18    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y11    Gen_dice/CLKcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y13    Gen_dice/CLKcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y13    Gen_dice/CLKcounter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y14    Gen_dice/CLKcounter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y14    Gen_dice/CLKcounter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y14    Gen_dice/CLKcounter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y14    Gen_dice/CLKcounter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y15    Gen_dice/CLKcounter_reg[16]/C



