# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 13325
attribute \dynports 1
attribute \hdlname "\\load_unit"
attribute \src "load_unit.v:1.1-313.10"
module $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "load_unit.v:145.2-243.5"
  wire $10\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $10\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $11\pop_ld_o[0:0]
  wire width 3 $11\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $13\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $13\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $14\state_d[3:0]
  wire width 3 $15\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $18\state_d[3:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $1\ex_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $1\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $1\state_d[3:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $1\valid_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $2\ex_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $2\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $2\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $2\translation_req_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $2\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $3\pop_ld_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $3\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $4\req_port_o[9:9]
  attribute \src "load_unit.v:145.2-243.5"
  wire $5\req_port_o[9:9]
  attribute \src "load_unit.v:244.2-263.5"
  wire $5\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $7\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $8\req_port_o[1:1]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $8\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $9\state_d[3:0]
  wire width 2 $add$load_unit.v:286$611_Y
  attribute \src "load_unit.v:293.21-293.48"
  wire $and$load_unit.v:293$616_Y
  wire width 2 $auto$async2sync.cc:140:execute$12249
  wire $auto$async2sync.cc:140:execute$12251
  wire $auto$async2sync.cc:140:execute$12253
  wire width 4 $auto$async2sync.cc:140:execute$12255
  wire width 13 $auto$async2sync.cc:140:execute$12257
  wire $auto$opt_dff.cc:276:combine_resets$12619
  wire $auto$opt_reduce.cc:134:opt_mux$11979
  wire $auto$opt_reduce.cc:134:opt_mux$11981
  wire $auto$opt_reduce.cc:134:opt_mux$11983
  wire $auto$opt_reduce.cc:134:opt_mux$12191
  wire $auto$rtlil.cc:2127:Not$12618
  attribute \src "load_unit.v:181.16-181.31"
  wire $eq$load_unit.v:181$568_Y
  attribute \src "load_unit.v:251.20-251.35"
  wire $eq$load_unit.v:251$586_Y
  attribute \src "load_unit.v:261.12-261.27"
  wire $eq$load_unit.v:261$591_Y
  attribute \src "load_unit.v:283.78-283.104"
  wire $eq$load_unit.v:283$595_Y
  attribute \src "load_unit.v:283.50-283.76"
  wire $eq$load_unit.v:283$596_Y
  attribute \src "load_unit.v:283.22-283.48"
  wire $eq$load_unit.v:283$597_Y
  attribute \src "load_unit.v:284.79-284.105"
  wire $eq$load_unit.v:284$599_Y
  attribute \src "load_unit.v:284.51-284.77"
  wire $eq$load_unit.v:284$600_Y
  attribute \src "load_unit.v:284.23-284.49"
  wire $eq$load_unit.v:284$601_Y
  attribute \src "load_unit.v:234.7-234.25"
  wire $logic_and$load_unit.v:234$578_Y
  attribute \src "load_unit.v:239.7-239.27"
  wire $logic_and$load_unit.v:239$581_Y
  attribute \src "load_unit.v:248.7-248.42"
  wire $logic_and$load_unit.v:248$584_Y
  attribute \src "load_unit.v:251.8-251.36"
  wire $logic_and$load_unit.v:251$587_Y
  attribute \src "load_unit.v:256.7-256.46"
  wire $logic_and$load_unit.v:256$590_Y
  attribute \src "load_unit.v:239.19-239.27"
  wire $logic_not$load_unit.v:239$580_Y
  attribute \src "load_unit.v:256.31-256.46"
  wire $logic_not$load_unit.v:256$589_Y
  attribute \src "load_unit.v:248.26-248.41"
  wire $ne$load_unit.v:248$583_Y
  wire width 3 $procmux$1556_CMP
  wire $procmux$1556_CTRL
  wire width 3 $procmux$1557_CMP
  wire $procmux$1557_CTRL
  wire $procmux$1617_CMP
  wire width 2 $procmux$1619_CMP
  wire $procmux$1619_CTRL
  wire $procmux$1768_CMP
  wire $procmux$1837_CMP
  wire $procmux$1862_CMP
  wire $procmux$2053_CMP
  wire width 5 $procmux$2088_CMP
  wire $procmux$2088_CTRL
  wire width 5 $procmux$2089_CMP
  wire $procmux$2089_CTRL
  wire width 16 $procmux$2090_CMP
  wire $procmux$2090_CTRL
  attribute \src "load_unit.v:286.121-286.178"
  wire $reduce_or$load_unit.v:286$610_Y
  attribute \src "load_unit.v:0.0-0.0"
  wire $shiftx$load_unit.v:0$615_Y
  attribute \src "load_unit.v:181.16-181.45"
  wire width 4 $ternary$load_unit.v:181$569_Y
  attribute \src "load_unit.v:32.13-32.18"
  wire input 1 \clk_i
  attribute \src "load_unit.v:58.19-58.35"
  wire width 3 input 20 \commit_tran_id_i
  attribute \src "load_unit.v:69.13-69.36"
  wire input 23 \dcache_wbuffer_not_ni_i
  attribute \src "load_unit.v:52.13-52.23"
  wire input 15 \dtlb_hit_i
  attribute \src "load_unit.v:54.20-54.30"
  wire width 22 input 16 \dtlb_ppn_i
  attribute \src "load_unit.v:51.20-51.24"
  wire width 65 input 14 \ex_i
  attribute \src "load_unit.v:46.20-46.24"
  wire width 65 output 10 \ex_o
  attribute \src "load_unit.v:34.13-34.20"
  wire input 3 \flush_i
  attribute \src "load_unit.v:281.7-281.16"
  wire \fp_sign_d
  attribute \src "load_unit.v:282.6-282.15"
  wire \fp_sign_q
  attribute \src "load_unit.v:276.13-276.18"
  wire width 2 \idx_d
  attribute \src "load_unit.v:277.12-277.17"
  wire width 2 \idx_q
  attribute \src "load_unit.v:75.14-75.21"
  wire width 13 \in_data
  attribute \src "load_unit.v:73.13-73.24"
  wire width 13 \load_data_d
  attribute \src "load_unit.v:74.13-74.24"
  wire width 13 \load_data_q
  attribute \src "load_unit.v:103.20-103.32"
  wire width 2 output 24 \load_state_o
  attribute \src "load_unit.v:41.20-41.30"
  wire width 85 input 5 \lsu_ctrl_i
  attribute \src "load_unit.v:50.20-50.27"
  wire width 34 input 13 \paddr_i
  attribute \src "load_unit.v:97.7-97.15"
  wire \paddr_ni
  attribute \src "load_unit.v:56.13-56.34"
  wire input 18 \page_offset_matches_i
  attribute \src "load_unit.v:55.21-55.34"
  wire width 12 output 17 \page_offset_o
  attribute \src "load_unit.v:42.13-42.21"
  wire output 6 \pop_ld_o
  attribute \src "load_unit.v:63.20-63.30"
  wire width 35 input 21 \req_port_i
  attribute \src "load_unit.v:68.131-68.141"
  wire width 77 output 22 \req_port_o
  attribute \src "load_unit.v:45.20-45.28"
  wire width 32 output 9 \result_o
  attribute \src "load_unit.v:33.13-33.19"
  wire input 2 \rst_ni
  attribute \src "load_unit.v:273.14-273.26"
  wire width 32 \shifted_data
  attribute \src "load_unit.v:278.7-278.15"
  wire \sign_bit
  attribute \src "load_unit.v:275.13-275.22"
  wire width 4 \sign_bits
  attribute \src "load_unit.v:279.7-279.15"
  wire \signed_d
  attribute \src "load_unit.v:280.6-280.14"
  wire \signed_q
  attribute \src "load_unit.v:100.7-100.15"
  wire \stall_ni
  attribute \src "load_unit.v:70.12-70.19"
  attribute \unused_bits "3"
  wire width 4 \state_d
  attribute \src "load_unit.v:71.12-71.19"
  wire width 4 \state_q
  attribute \src "load_unit.v:57.13-57.33"
  wire input 19 \store_buffer_empty_i
  attribute \src "load_unit.v:85.352-85.366"
  wire width 12 offset 1 \sv2v_tmp_0A7E4
  attribute \src "load_unit.v:94.14-94.28"
  wire width 32 offset 1 \sv2v_tmp_39B40
  attribute \src "load_unit.v:88.130-88.144"
  wire width 22 offset 1 \sv2v_tmp_500C1
  attribute \src "load_unit.v:78.13-78.27"
  wire offset 1 \sv2v_tmp_52ECA
  attribute \src "load_unit.v:81.14-81.28"
  wire width 32 offset 1 \sv2v_tmp_82AC4
  attribute \src "load_unit.v:91.14-91.28"
  wire width 32 offset 1 \sv2v_tmp_C5B66
  attribute \src "load_unit.v:44.19-44.29"
  wire width 3 output 8 \trans_id_o
  attribute \src "load_unit.v:47.13-47.30"
  wire output 11 \translation_req_o
  attribute \src "load_unit.v:48.21-48.28"
  wire width 32 output 12 \vaddr_o
  attribute \src "load_unit.v:35.13-35.20"
  wire input 4 \valid_i
  attribute \src "load_unit.v:43.13-43.20"
  wire output 7 \valid_o
  attribute \src "load_unit.v:286.181-286.202"
  cell $add $add$load_unit.v:286$611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \load_data_d [9:8]
    connect \B 1'1
    connect \Y $add$load_unit.v:286$611_Y
  end
  attribute \src "load_unit.v:293.21-293.48"
  cell $and $and$load_unit.v:293$616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_q
    connect \B $shiftx$load_unit.v:0$615_Y
    connect \Y $and$load_unit.v:293$616_Y
  end
  cell $mux $auto$async2sync.cc:149:execute$12250
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12249
    connect \S \rst_ni
    connect \Y \idx_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12252
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12251
    connect \S \rst_ni
    connect \Y \signed_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12254
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12253
    connect \S \rst_ni
    connect \Y \fp_sign_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12256
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12255
    connect \S \rst_ni
    connect \Y \state_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12258
    parameter \WIDTH 13
    connect \A 13'0000000000000
    connect \B $auto$async2sync.cc:140:execute$12257
    connect \S \rst_ni
    connect \Y \load_data_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$12617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$12618
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$12620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$load_unit.v:234$578_Y \flush_i $auto$rtlil.cc:2127:Not$12618 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$12619
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $auto$opt_dff.cc:702:run$12621
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $1\state_d[3:0] [3]
    connect \Q $auto$async2sync.cc:140:execute$12255 [3]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$12619
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11978
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1619_CMP [0] $procmux$1617_CMP $eq$load_unit.v:251$586_Y $eq$load_unit.v:181$568_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11979
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11980
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1768_CMP $eq$load_unit.v:261$591_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11981
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11982
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1619_CMP [0] $procmux$1617_CMP $eq$load_unit.v:181$568_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11983
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1862_CMP $eq$load_unit.v:251$586_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12191
  end
  attribute \src "load_unit.v:181.16-181.31"
  cell $eq $eq$load_unit.v:181$568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'101
    connect \Y $eq$load_unit.v:181$568_Y
  end
  attribute \src "load_unit.v:251.20-251.35"
  cell $eq $eq$load_unit.v:251$586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'10
    connect \Y $eq$load_unit.v:251$586_Y
  end
  attribute \src "load_unit.v:261.12-261.27"
  cell $eq $eq$load_unit.v:261$591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'110
    connect \Y $eq$load_unit.v:261$591_Y
  end
  attribute \src "load_unit.v:283.78-283.104"
  cell $eq $eq$load_unit.v:283$595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'101011
    connect \Y $eq$load_unit.v:283$595_Y
  end
  attribute \src "load_unit.v:283.50-283.76"
  cell $eq $eq$load_unit.v:283$596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'101000
    connect \Y $eq$load_unit.v:283$596_Y
  end
  attribute \src "load_unit.v:283.22-283.48"
  cell $eq $eq$load_unit.v:283$597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'100101
    connect \Y $eq$load_unit.v:283$597_Y
  end
  attribute \src "load_unit.v:284.79-284.105"
  cell $eq $eq$load_unit.v:284$599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010100
    connect \Y $eq$load_unit.v:284$599_Y
  end
  attribute \src "load_unit.v:284.51-284.77"
  cell $eq $eq$load_unit.v:284$600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010011
    connect \Y $eq$load_unit.v:284$600_Y
  end
  attribute \src "load_unit.v:284.23-284.49"
  cell $eq $eq$load_unit.v:284$601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010010
    connect \Y $eq$load_unit.v:284$601_Y
  end
  attribute \src "load_unit.v:234.7-234.25"
  cell $logic_and $logic_and$load_unit.v:234$578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B \valid_i
    connect \Y $logic_and$load_unit.v:234$578_Y
  end
  attribute \src "load_unit.v:239.7-239.27"
  cell $logic_and $logic_and$load_unit.v:239$581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pop_ld_o
    connect \B $logic_not$load_unit.v:239$580_Y
    connect \Y $logic_and$load_unit.v:239$581_Y
  end
  attribute \src "load_unit.v:248.7-248.42"
  cell $logic_and $logic_and$load_unit.v:248$584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_port_i [33]
    connect \B $ne$load_unit.v:248$583_Y
    connect \Y $logic_and$load_unit.v:248$584_Y
  end
  attribute \src "load_unit.v:251.8-251.36"
  cell $logic_and $logic_and$load_unit.v:251$587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B $eq$load_unit.v:251$586_Y
    connect \Y $logic_and$load_unit.v:251$587_Y
  end
  attribute \src "load_unit.v:256.7-256.46"
  cell $logic_and $logic_and$load_unit.v:256$590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$load_unit.v:234$578_Y
    connect \B $logic_not$load_unit.v:256$589_Y
    connect \Y $logic_and$load_unit.v:256$590_Y
  end
  attribute \src "load_unit.v:239.19-239.27"
  cell $logic_not $logic_not$load_unit.v:239$580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \Y $logic_not$load_unit.v:239$580_Y
  end
  attribute \src "load_unit.v:256.31-256.46"
  cell $logic_not $logic_not$load_unit.v:256$589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_port_i [33]
    connect \Y $logic_not$load_unit.v:256$589_Y
  end
  attribute \src "load_unit.v:248.26-248.41"
  cell $ne $ne$load_unit.v:248$583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'111
    connect \Y $ne$load_unit.v:248$583_Y
  end
  attribute \src "load_unit.v:293.20-293.61"
  cell $or $or$load_unit.v:293$617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$load_unit.v:293$616_Y
    connect \B \fp_sign_q
    connect \Y \sign_bit
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11743
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \idx_d
    connect \Q $auto$async2sync.cc:140:execute$12249
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11744
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \signed_d
    connect \Q $auto$async2sync.cc:140:execute$12251
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11745
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \fp_sign_d
    connect \Q $auto$async2sync.cc:140:execute$12253
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $procdff$11746
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \state_d [2:0]
    connect \Q $auto$async2sync.cc:140:execute$12255 [2:0]
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $procdff$11747
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 13'0000000000000
    parameter \WIDTH 13
    connect \CLK \clk_i
    connect \D \load_data_d
    connect \Q $auto$async2sync.cc:140:execute$12257
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $pmux $procmux$1555
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \shifted_data
    connect \B { \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \shifted_data [15:0] \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \shifted_data [7:0] }
    connect \S { $procmux$1557_CTRL $procmux$1556_CTRL }
    connect \Y \result_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $reduce_or $procmux$1556_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $procmux$1556_CMP
    connect \Y $procmux$1556_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1556_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101011
    connect \Y $procmux$1556_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1556_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101101
    connect \Y $procmux$1556_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1556_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 7'1010100
    connect \Y $procmux$1556_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $reduce_or $procmux$1557_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $procmux$1557_CMP
    connect \Y $procmux$1557_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1557_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101000
    connect \Y $procmux$1557_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1557_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101001
    connect \Y $procmux$1557_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1557_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 7'1010011
    connect \Y $procmux$1557_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:261.12-261.27|load_unit.v:261.8-262.19"
  cell $mux $procmux$1559
    parameter \WIDTH 1
    connect \A $1\valid_o[0:0]
    connect \B 1'0
    connect \S $eq$load_unit.v:261$591_Y
    connect \Y $5\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1565
    parameter \WIDTH 3
    connect \A \load_data_q [12:10]
    connect \B \lsu_ctrl_i [2:0]
    connect \S $logic_and$load_unit.v:256$590_Y
    connect \Y \trans_id_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1568
    parameter \WIDTH 1
    connect \A $1\ex_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:256$590_Y
    connect \Y \ex_o [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1571
    parameter \WIDTH 1
    connect \A $5\valid_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:256$590_Y
    connect \Y \valid_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:251.8-251.36|load_unit.v:251.4-254.7"
  cell $mux $procmux$1575
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$load_unit.v:251$587_Y
    connect \Y $2\ex_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:251.8-251.36|load_unit.v:251.4-254.7"
  cell $mux $procmux$1581
    parameter \WIDTH 1
    connect \A $2\valid_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:251$587_Y
    connect \Y $3\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:249.8-249.22|load_unit.v:249.4-250.20"
  cell $mux $procmux$1587
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \req_port_o [1]
    connect \Y $2\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:248.7-248.42|load_unit.v:248.3-255.6"
  cell $mux $procmux$1592
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\ex_o[0:0]
    connect \S $logic_and$load_unit.v:248$584_Y
    connect \Y $1\ex_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:248.7-248.42|load_unit.v:248.3-255.6"
  cell $mux $procmux$1595
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\valid_o[0:0]
    connect \S $logic_and$load_unit.v:248$584_Y
    connect \Y $1\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:241.7-241.14|load_unit.v:241.3-242.19"
  cell $mux $procmux$1598
    parameter \WIDTH 4
    connect \A $18\state_d[3:0]
    connect \B 4'0111
    connect \S \flush_i
    connect \Y \state_d
  end
  attribute \full_case 1
  attribute \src "load_unit.v:239.7-239.27|load_unit.v:239.3-240.26"
  cell $mux $procmux$1601
    parameter \WIDTH 13
    connect \A \load_data_q
    connect \B { \lsu_ctrl_i [2:0] \lsu_ctrl_i [53:52] \lsu_ctrl_i [10:3] }
    connect \S $logic_and$load_unit.v:239$581_Y
    connect \Y \load_data_d
  end
  attribute \full_case 1
  attribute \src "load_unit.v:236.8-236.23|load_unit.v:236.4-237.21"
  cell $mux $procmux$1605
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $1\pop_ld_o[0:0]
    connect \S \req_port_i [33]
    connect \Y $13\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:234.7-234.25|load_unit.v:234.3-238.6"
  cell $mux $procmux$1610
    parameter \WIDTH 1
    connect \A $1\pop_ld_o[0:0]
    connect \B $13\pop_ld_o[0:0]
    connect \S $logic_and$load_unit.v:234$578_Y
    connect \Y \pop_ld_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:234.7-234.25|load_unit.v:234.3-238.6"
  cell $mux $procmux$1613
    parameter \WIDTH 4
    connect \A $1\state_d[3:0]
    connect \B 4'0000
    connect \S $logic_and$load_unit.v:234$578_Y
    connect \Y $18\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$1616
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $8\req_port_o[1:1] 1'1 }
    connect \S { $eq$load_unit.v:251$586_Y $auto$opt_reduce.cc:134:opt_mux$11983 }
    connect \Y \req_port_o [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1617_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'111
    connect \Y $procmux$1617_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $reduce_or $procmux$1619_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1619_CMP [0] $eq$load_unit.v:181$568_Y }
    connect \Y $procmux$1619_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1619_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'100
    connect \Y $procmux$1619_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:213.16-213.39|load_unit.v:213.12-220.23"
  cell $mux $procmux$1660
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \dtlb_hit_i
    connect \Y $11\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:211.11-211.26|load_unit.v:211.7-220.23"
  cell $mux $procmux$1689
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $11\pop_ld_o[0:0]
    connect \S \req_port_i [34]
    connect \Y $10\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:209.10-209.32|load_unit.v:209.6-223.22"
  cell $mux $procmux$1701
    parameter \WIDTH 4
    connect \A { 1'0 $15\state_d[3:0] }
    connect \B 4'0011
    connect \S \page_offset_matches_i
    connect \Y $14\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:209.10-209.32|load_unit.v:209.6-223.22"
  cell $mux $procmux$1721
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \page_offset_matches_i
    connect \Y $5\req_port_o[9:9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1730
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $14\state_d[3:0]
    connect \S \valid_i
    connect \Y $13\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1737
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\pop_ld_o[0:0]
    connect \S \valid_i
    connect \Y $2\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1744
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $5\req_port_o[9:9]
    connect \S \valid_i
    connect \Y $4\req_port_o[9:9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1751
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \valid_i
    connect \Y $2\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1768_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 1'1
    connect \Y $procmux$1768_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:194.9-194.23|load_unit.v:194.5-202.22"
  cell $mux $procmux$1795
    parameter \WIDTH 4
    connect \A \state_q
    connect \B { 1'0 $11\state_d[3:0] }
    connect \S \req_port_i [34]
    connect \Y $10\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $mux $procmux$1808
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$opt_reduce.cc:134:opt_mux$11979
    connect \Y \req_port_o [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:225.9-225.16|load_unit.v:225.5-226.27"
  cell $mux $procmux$1815
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \ex_i [0]
    connect \Y $8\req_port_o[1:1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:188.9-188.19|load_unit.v:188.5-189.21"
  cell $mux $procmux$1824
    parameter \WIDTH 4
    connect \A \state_q
    connect \B 4'0001
    connect \S \dtlb_hit_i
    connect \Y $9\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:184.9-184.32|load_unit.v:184.5-185.21"
  cell $mux $procmux$1834
    parameter \WIDTH 4
    connect \A \state_q
    connect \B 4'0110
    connect \S \dcache_wbuffer_not_ni_i
    connect \Y $8\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1837_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 4'1000
    connect \Y $procmux$1837_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $logic_not $procmux$1862_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $procmux$1862_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:163.16-163.39|load_unit.v:163.12-170.23"
  cell $mux $procmux$1874
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dtlb_hit_i
    connect \Y $11\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:161.11-161.26|load_unit.v:161.7-170.23"
  cell $mux $procmux$1918
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $11\state_d[3:0]
    connect \S \req_port_i [34]
    connect \Y $15\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:159.10-159.32|load_unit.v:159.6-173.22"
  cell $mux $procmux$1971
    parameter \WIDTH 1
    connect \A $10\pop_ld_o[0:0]
    connect \B 1'0
    connect \S \page_offset_matches_i
    connect \Y $3\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:157.9-157.16|load_unit.v:157.5-174.8"
  cell $mux $procmux$2002
    parameter \WIDTH 4
    connect \A \state_q
    connect \B $14\state_d[3:0]
    connect \S \valid_i
    connect \Y $2\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2046
    parameter \S_WIDTH 8
    parameter \WIDTH 4
    connect \A \state_q
    connect \B { $2\state_d[3:0] $7\state_d[3:0] $ternary$load_unit.v:181$569_Y $8\state_d[3:0] $9\state_d[3:0] $10\state_d[3:0] $13\state_d[3:0] 4'0000 }
    connect \S { $procmux$1862_CMP $procmux$2053_CMP $procmux$1619_CTRL $procmux$1837_CMP $eq$load_unit.v:261$591_Y $procmux$1768_CMP $eq$load_unit.v:251$586_Y $procmux$1617_CMP }
    connect \Y $1\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$2053_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'11
    connect \Y $procmux$2053_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2057
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $10\pop_ld_o[0:0] $2\pop_ld_o[0:0] }
    connect \S { $procmux$1768_CMP $auto$opt_reduce.cc:134:opt_mux$12191 }
    connect \Y $1\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2063
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 1'1 $4\req_port_o[9:9] }
    connect \S { $procmux$1768_CMP $auto$opt_reduce.cc:134:opt_mux$12191 }
    connect \Y \req_port_o [9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2069
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 1'1 $2\translation_req_o[0:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$11981 $auto$opt_reduce.cc:134:opt_mux$12191 }
    connect \Y \translation_req_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:176.9-176.31|load_unit.v:176.5-177.21"
  cell $mux $procmux$2082
    parameter \WIDTH 4
    connect \A 4'0001
    connect \B \state_q
    connect \S \page_offset_matches_i
    connect \Y $7\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $pmux $procmux$2087
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$2090_CTRL $procmux$2089_CTRL $procmux$2088_CTRL }
    connect \Y \req_port_o [3:2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2088_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2088_CMP
    connect \Y $procmux$2088_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2088_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101011
    connect \Y $procmux$2088_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2088_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101101
    connect \Y $procmux$2088_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2088_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101100
    connect \Y $procmux$2088_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2088_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010100
    connect \Y $procmux$2088_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2088_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1011000
    connect \Y $procmux$2088_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2089_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2089_CMP
    connect \Y $procmux$2089_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2089_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101000
    connect \Y $procmux$2089_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2089_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101001
    connect \Y $procmux$2089_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2089_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101010
    connect \Y $procmux$2089_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2089_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010011
    connect \Y $procmux$2089_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2089_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010111
    connect \Y $procmux$2089_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2090_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $procmux$2090_CMP
    connect \Y $procmux$2090_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100101
    connect \Y $procmux$2090_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100110
    connect \Y $procmux$2090_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110101
    connect \Y $procmux$2090_CMP [10]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110110
    connect \Y $procmux$2090_CMP [11]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110111
    connect \Y $procmux$2090_CMP [12]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111000
    connect \Y $procmux$2090_CMP [13]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111001
    connect \Y $procmux$2090_CMP [14]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111010
    connect \Y $procmux$2090_CMP [15]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100111
    connect \Y $procmux$2090_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010010
    connect \Y $procmux$2090_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010110
    connect \Y $procmux$2090_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101110
    connect \Y $procmux$2090_CMP [5]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110000
    connect \Y $procmux$2090_CMP [6]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110010
    connect \Y $procmux$2090_CMP [7]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110011
    connect \Y $procmux$2090_CMP [8]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2090_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110100
    connect \Y $procmux$2090_CMP [9]
  end
  attribute \src "load_unit.v:283.20-283.105"
  cell $reduce_or $reduce_or$load_unit.v:283$598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:283$597_Y $eq$load_unit.v:283$596_Y $eq$load_unit.v:283$595_Y }
    connect \Y \signed_d
  end
  attribute \src "load_unit.v:284.21-284.106"
  cell $reduce_or $reduce_or$load_unit.v:284$602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:284$601_Y $eq$load_unit.v:284$600_Y $eq$load_unit.v:284$599_Y }
    connect \Y \fp_sign_d
  end
  attribute \src "load_unit.v:286.121-286.178"
  cell $reduce_or $reduce_or$load_unit.v:286$610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:284$600_Y $eq$load_unit.v:283$596_Y }
    connect \Y $reduce_or$load_unit.v:286$610_Y
  end
  attribute \src "load_unit.v:0.0-0.0"
  cell $shiftx $shiftx$load_unit.v:0$615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \req_port_i [32] \req_port_i [24] \req_port_i [16] \req_port_i [8] }
    connect \B \idx_q
    connect \Y $shiftx$load_unit.v:0$615_Y
  end
  attribute \src "load_unit.v:274.24-274.73"
  cell $shr $shr$load_unit.v:274$594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \req_port_i [32:1]
    connect \B { \load_data_q [9:8] 3'000 }
    connect \Y \shifted_data
  end
  attribute \src "load_unit.v:181.16-181.45"
  cell $mux $ternary$load_unit.v:181$569
    parameter \WIDTH 4
    connect \A 4'0110
    connect \B 4'1000
    connect \S $eq$load_unit.v:181$568_Y
    connect \Y $ternary$load_unit.v:181$569_Y
  end
  attribute \src "load_unit.v:286.121-286.222"
  cell $mux $ternary$load_unit.v:286$613
    parameter \WIDTH 2
    connect \A \load_data_d [9:8]
    connect \B $add$load_unit.v:286$611_Y
    connect \S $reduce_or$load_unit.v:286$610_Y
    connect \Y \idx_d
  end
  connect $procmux$1619_CMP [1] $eq$load_unit.v:181$568_Y
  connect \ex_o [64:1] \ex_i [64:1]
  connect \in_data { \lsu_ctrl_i [2:0] \lsu_ctrl_i [53:52] \lsu_ctrl_i [10:3] }
  connect \load_state_o \state_q [1:0]
  connect \paddr_ni 1'0
  connect \page_offset_o \lsu_ctrl_i [63:52]
  connect { \req_port_o [76:11] \req_port_o [8:4] } { \lsu_ctrl_i [63:52] \paddr_i [33:12] 33'000000000000000000000000000000000 \lsu_ctrl_i [18:15] }
  connect \sign_bits { \req_port_i [32] \req_port_i [24] \req_port_i [16] \req_port_i [8] }
  connect \stall_ni 1'0
  connect \sv2v_tmp_0A7E4 \lsu_ctrl_i [63:52]
  connect \sv2v_tmp_39B40 \ex_i [32:1]
  connect \sv2v_tmp_500C1 \paddr_i [33:12]
  connect \sv2v_tmp_52ECA 1'0
  connect \sv2v_tmp_82AC4 0
  connect \sv2v_tmp_C5B66 \ex_i [64:33]
  connect \vaddr_o \lsu_ctrl_i [83:52]
end
attribute \hdlname "\\amo_buffer"
attribute \src "amo_buffer.v:1.1-63.10"
module \amo_buffer
  attribute \src "amo_buffer.v:36.27-36.63"
  wire $and$amo_buffer.v:36$662_Y
  attribute \src "amo_buffer.v:34.14-34.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71"
  wire width 72 \amo_data_in
  attribute \src "amo_buffer.v:35.14-35.26"
  wire width 72 \amo_data_out
  attribute \src "amo_buffer.v:21.19-21.27"
  wire width 4 input 6 \amo_op_i
  attribute \src "amo_buffer.v:28.22-28.31"
  wire width 135 output 10 \amo_req_o
  attribute \src "amo_buffer.v:29.20-29.30"
  wire width 65 input 11 \amo_resp_i
  attribute \src "amo_buffer.v:33.7-33.16"
  wire \amo_valid
  attribute \src "amo_buffer.v:30.13-30.31"
  wire input 12 \amo_valid_commit_i
  attribute \src "amo_buffer.v:16.13-16.18"
  wire input 1 \clk_i
  attribute \src "amo_buffer.v:26.20-26.26"
  wire width 32 input 8 \data_i
  attribute \src "amo_buffer.v:27.19-27.30"
  wire width 2 input 9 \data_size_i
  attribute \src "amo_buffer.v:18.13-18.20"
  wire input 3 \flush_i
  attribute \src "amo_buffer.v:31.13-31.28"
  wire input 13 \no_st_pending_i
  attribute \src "amo_buffer.v:25.20-25.27"
  wire width 34 input 7 \paddr_i
  attribute \src "amo_buffer.v:20.14-20.21"
  wire output 5 \ready_o
  attribute \src "amo_buffer.v:17.13-17.19"
  wire input 2 \rst_ni
  attribute \src "amo_buffer.v:19.13-19.20"
  wire input 4 \valid_i
  attribute \src "amo_buffer.v:36.27-36.63"
  cell $and $and$amo_buffer.v:36$662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \no_st_pending_i
    connect \B \amo_valid_commit_i
    connect \Y $and$amo_buffer.v:36$662_Y
  end
  attribute \src "amo_buffer.v:36.26-36.76"
  cell $and $and$amo_buffer.v:36$663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$amo_buffer.v:36$662_Y
    connect \B \amo_valid
    connect \Y \amo_req_o [134]
  end
  connect \amo_data_in { \amo_op_i \paddr_i \data_i \data_size_i }
  connect \amo_data_out { \amo_req_o [133:130] \amo_req_o [97:64] \amo_req_o [31:0] \amo_req_o [129:128] }
  connect { \amo_req_o [127:98] \amo_req_o [63:32] } 62'00000000000000000000000000000000000000000000000000000000000000
end
attribute \keep 1
attribute \hdlname "\\cva6_lsu_formal"
attribute \top 1
attribute \src "cva6_lsu_formal.v:9.1-219.10"
module \cva6_lsu_formal
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$39
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:160$8_CHECK[0:0]$41
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:161$9_CHECK[0:0]$43
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:162$10_CHECK[0:0]$45
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:163$11_CHECK[0:0]$47
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:165$12_CHECK[0:0]$49
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:172$13_CHECK[0:0]$51
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:172$13_EN[0:0]$52
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:174$14_CHECK[0:0]$53
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:209$15_CHECK[0:0]$55
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  wire width 3 $0\counter[2:0]
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:177$5_DATA[31:0]$86
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:194$6_DATA[31:0]$94
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $3\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $3\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $3\tb_io_instr_valid_i_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $3\tb_io_instr_valid_i_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $4\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $4\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:187.24-187.32"
  wire width 32 $add$cva6_lsu_formal.v:187$93_Y
  attribute \src "cva6_lsu_formal.v:204.24-204.32"
  wire width 32 $add$cva6_lsu_formal.v:204$101_Y
  wire $auto$opt_dff.cc:242:make_patterns_logic$12630
  wire $auto$opt_dff.cc:242:make_patterns_logic$12634
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12302
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12304
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12306
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12308
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12310
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12312
  wire $auto$rtlil.cc:2817:Anyseq$12314
  wire $auto$rtlil.cc:2817:Anyseq$12316
  wire $auto$rtlil.cc:2817:Anyseq$12318
  wire $auto$rtlil.cc:2817:Anyseq$12320
  wire $auto$rtlil.cc:2817:Anyseq$12322
  wire $auto$rtlil.cc:2817:Anyseq$12324
  wire $auto$rtlil.cc:2817:Anyseq$12326
  wire $auto$rtlil.cc:2817:Anyseq$12328
  wire $auto$rtlil.cc:2817:Anyseq$12330
  wire $auto$rtlil.cc:2817:Anyseq$12332
  wire $auto$rtlil.cc:2817:Anyseq$12334
  wire $auto$rtlil.cc:2817:Anyseq$12336
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  wire $eq$cva6_lsu_formal.v:160$63_Y
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  wire $eq$cva6_lsu_formal.v:160$64_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  wire $eq$cva6_lsu_formal.v:161$66_Y
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  wire $eq$cva6_lsu_formal.v:161$67_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  wire $eq$cva6_lsu_formal.v:162$69_Y
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  wire $eq$cva6_lsu_formal.v:162$70_Y
  attribute \src "cva6_lsu_formal.v:163.20-163.45"
  wire $eq$cva6_lsu_formal.v:163$72_Y
  attribute \src "cva6_lsu_formal.v:163.49-163.72"
  wire $eq$cva6_lsu_formal.v:163$73_Y
  attribute \src "cva6_lsu_formal.v:170.20-170.58"
  wire $eq$cva6_lsu_formal.v:170$76_Y
  attribute \src "cva6_lsu_formal.v:174.21-174.71"
  wire $eq$cva6_lsu_formal.v:174$84_Y
  attribute \src "cva6_lsu_formal.v:175.21-175.73"
  wire $eq$cva6_lsu_formal.v:175$85_Y
  attribute \src "cva6_lsu_formal.v:180.21-180.55"
  wire $eq$cva6_lsu_formal.v:180$90_Y
  attribute \src "cva6_lsu_formal.v:180.59-180.93"
  wire $eq$cva6_lsu_formal.v:180$91_Y
  attribute \src "cva6_lsu_formal.v:197.21-197.55"
  wire $eq$cva6_lsu_formal.v:197$98_Y
  attribute \src "cva6_lsu_formal.v:197.59-197.93"
  wire $eq$cva6_lsu_formal.v:197$99_Y
  attribute \src "cva6_lsu_formal.v:211.21-211.67"
  wire $eq$cva6_lsu_formal.v:211$102_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  wire $eq$cva6_lsu_formal.v:30$19_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  wire $eq$cva6_lsu_formal.v:33$21_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  wire $eq$cva6_lsu_formal.v:36$23_Y
  attribute \init 1'0
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:172$13_EN
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:209$15_CHECK
  attribute \src "cva6_lsu_formal.v:172.31-172.42"
  wire $gt$cva6_lsu_formal.v:172$78_Y
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  wire $le$cva6_lsu_formal.v:148$57_Y
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  wire $logic_and$cva6_lsu_formal.v:148$58_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  wire $logic_and$cva6_lsu_formal.v:160$65_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  wire $logic_and$cva6_lsu_formal.v:161$68_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  wire $logic_and$cva6_lsu_formal.v:162$71_Y
  attribute \src "cva6_lsu_formal.v:163.20-163.72"
  wire $logic_and$cva6_lsu_formal.v:163$74_Y
  attribute \src "cva6_lsu_formal.v:179.17-179.55"
  wire $logic_and$cva6_lsu_formal.v:179$87_Y
  attribute \src "cva6_lsu_formal.v:179.17-179.67"
  wire $logic_and$cva6_lsu_formal.v:179$89_Y
  attribute \src "cva6_lsu_formal.v:196.17-196.55"
  wire $logic_and$cva6_lsu_formal.v:196$95_Y
  attribute \src "cva6_lsu_formal.v:196.17-196.67"
  wire $logic_and$cva6_lsu_formal.v:196$97_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  wire $logic_and$cva6_lsu_formal.v:30$20_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  wire $logic_and$cva6_lsu_formal.v:33$22_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  wire $logic_and$cva6_lsu_formal.v:36$24_Y
  attribute \src "cva6_lsu_formal.v:172.22-172.27"
  wire $logic_not$cva6_lsu_formal.v:172$77_Y
  attribute \src "cva6_lsu_formal.v:172.22-172.42"
  wire $logic_or$cva6_lsu_formal.v:172$79_Y
  attribute \src "cva6_lsu_formal.v:180.21-180.93"
  wire $logic_or$cva6_lsu_formal.v:180$92_Y
  attribute \src "cva6_lsu_formal.v:197.21-197.93"
  wire $logic_or$cva6_lsu_formal.v:197$100_Y
  attribute \src "cva6_lsu_formal.v:179.59-179.67"
  wire $lt$cva6_lsu_formal.v:179$88_Y
  attribute \src "cva6_lsu_formal.v:196.59-196.67"
  wire $lt$cva6_lsu_formal.v:196$96_Y
  attribute \src "cva6_lsu_formal.v:165.20-165.49"
  wire $ne$cva6_lsu_formal.v:165$75_Y
  wire width 32 $procmux$11361_Y
  wire $procmux$11362_CMP
  wire $procmux$11363_CMP
  wire $procmux$11364_CMP
  wire $procmux$11365_CMP
  wire width 32 $procmux$11366_Y
  wire width 32 $procmux$11411_Y
  wire $procmux$11412_CMP
  wire $procmux$11413_CMP
  wire $procmux$11414_CMP
  wire $procmux$11415_CMP
  wire width 32 $procmux$11416_Y
  wire $procmux$11566_Y
  wire $procmux$11572_Y
  wire $procmux$11584_Y
  wire $procmux$11596_Y
  attribute \src "cva6_lsu_formal.v:10.11-10.14"
  wire input 1 \clk
  attribute \init 3'000
  attribute \src "cva6_lsu_formal.v:16.15-16.22"
  wire width 3 \counter
  attribute \src "cva6_lsu_formal.v:79.17-79.32"
  wire width 32 \de_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:47.17-47.32"
  wire width 32 \de_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:91.10-91.31"
  wire \de_io_instr_ready_o_1
  attribute \src "cva6_lsu_formal.v:59.10-59.31"
  wire \de_io_instr_ready_o_2
  attribute \src "cva6_lsu_formal.v:82.10-82.31"
  wire \de_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:50.10-50.31"
  wire \de_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:88.10-88.33"
  wire \de_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:56.10-56.33"
  wire \de_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:94.22-94.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_1
  attribute \src "cva6_lsu_formal.v:62.22-62.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_2
  attribute \src "cva6_lsu_formal.v:93.22-93.39"
  wire width 1024 \de_io_regfile_o_1
  attribute \src "cva6_lsu_formal.v:61.22-61.39"
  wire width 1024 \de_io_regfile_o_2
  attribute \src "cva6_lsu_formal.v:85.10-85.34"
  wire \de_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:53.10-53.34"
  wire \de_io_store_mem_resp_i_2
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:18.9-18.13"
  wire \init
  attribute \src "cva6_lsu_formal.v:127.31-127.37"
  wire width 32 \instr0
  attribute \src "cva6_lsu_formal.v:128.31-128.37"
  wire width 32 \instr1
  attribute \src "cva6_lsu_formal.v:129.31-129.37"
  wire width 32 \instr2
  attribute \src "cva6_lsu_formal.v:130.31-130.37"
  wire width 32 \instr3
  attribute \src "cva6_lsu_formal.v:141.9-141.22"
  wire \local_ready_1
  attribute \src "cva6_lsu_formal.v:142.9-142.22"
  wire \local_ready_2
  attribute \src "cva6_lsu_formal.v:138.16-138.20"
  wire width 32 \pc_1
  attribute \src "cva6_lsu_formal.v:139.16-139.20"
  wire width 32 \pc_2
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[0]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[1]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[2]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[3]
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:15.9-15.14"
  wire \reset
  attribute \src "cva6_lsu_formal.v:80.16-80.31"
  wire width 32 \tb_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:48.16-48.31"
  wire width 32 \tb_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:83.9-83.30"
  wire \tb_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:51.9-51.30"
  wire \tb_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:89.22-89.45"
  wire \tb_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:57.22-57.45"
  wire \tb_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:86.22-86.46"
  wire \tb_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:54.22-54.46"
  wire \tb_io_store_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:187.24-187.32"
  cell $add $add$cva6_lsu_formal.v:187$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_1
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:187$93_Y
  end
  attribute \src "cva6_lsu_formal.v:204.24-204.32"
  cell $add $add$cva6_lsu_formal.v:204$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_2
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:204$101_Y
  end
  attribute \src "cva6_lsu_formal.v:28.20-28.34"
  cell $add $add$cva6_lsu_formal.v:28$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[2:0]
  end
  attribute \reg "instr0"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$30
    parameter \WIDTH 32
    connect \Y { \prog[0] [31:15] \instr0 [14:0] }
  end
  attribute \reg "instr1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$31
    parameter \WIDTH 32
    connect \Y { \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] }
  end
  attribute \reg "instr2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$32
    parameter \WIDTH 32
    connect \Y { \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] }
  end
  attribute \reg "instr3"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$33
    parameter \WIDTH 32
    connect \Y { \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
  end
  attribute \reg "tb_io_store_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$25
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_2
  end
  attribute \reg "tb_io_load_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$26
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_2
  end
  attribute \reg "tb_io_store_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$27
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_1
  end
  attribute \reg "tb_io_load_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$28
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_1
  end
  attribute \src "cva6_lsu_formal.v:209.16-211.68"
  cell $assert $assert$cva6_lsu_formal.v:209$112
    connect \A $formal$cva6_lsu_formal.v:209$15_CHECK
    connect \EN $formal$cva6_lsu_formal.v:172$13_EN
  end
  attribute \src "cva6_lsu_formal.v:156.32-160.73"
  cell $assume $assume$cva6_lsu_formal.v:156$104
    connect \A $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$39
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \src "cva6_lsu_formal.v:160.74-161.73"
  cell $assume $assume$cva6_lsu_formal.v:160$105
    connect \A $0$formal$cva6_lsu_formal.v:160$8_CHECK[0:0]$41
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \src "cva6_lsu_formal.v:161.74-162.73"
  cell $assume $assume$cva6_lsu_formal.v:161$106
    connect \A $0$formal$cva6_lsu_formal.v:161$9_CHECK[0:0]$43
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \src "cva6_lsu_formal.v:162.74-163.73"
  cell $assume $assume$cva6_lsu_formal.v:162$107
    connect \A $0$formal$cva6_lsu_formal.v:162$10_CHECK[0:0]$45
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \src "cva6_lsu_formal.v:163.74-165.50"
  cell $assume $assume$cva6_lsu_formal.v:163$108
    connect \A $0$formal$cva6_lsu_formal.v:163$11_CHECK[0:0]$47
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \src "cva6_lsu_formal.v:165.51-170.59"
  cell $assume $assume$cva6_lsu_formal.v:165$109
    connect \A $0$formal$cva6_lsu_formal.v:165$12_CHECK[0:0]$49
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \src "cva6_lsu_formal.v:172.49-174.72"
  cell $assume $assume$cva6_lsu_formal.v:172$110
    connect \A $0$formal$cva6_lsu_formal.v:172$13_CHECK[0:0]$51
    connect \EN $0$formal$cva6_lsu_formal.v:172$13_EN[0:0]$52
  end
  attribute \src "cva6_lsu_formal.v:174.73-175.74"
  cell $assume $assume$cva6_lsu_formal.v:174$111
    connect \A $0$formal$cva6_lsu_formal.v:174$14_CHECK[0:0]$53
    connect \EN $0$formal$cva6_lsu_formal.v:172$13_EN[0:0]$52
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:196$97_Y $logic_or$cva6_lsu_formal.v:172$79_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12630
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:179$89_Y $logic_or$cva6_lsu_formal.v:172$79_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12634
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12623
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:33$22_Y
    connect \Q \reset
    connect \SRST $logic_and$cva6_lsu_formal.v:36$24_Y
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dffe $auto$opt_dff.cc:764:run$12624
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:30$20_Y
    connect \Q \init
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12626
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:172$79_Y
    connect \Q \local_ready_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12628
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:172$79_Y
    connect \Q \local_ready_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12632
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:204$101_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12630
    connect \Q \pc_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12636
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:187$93_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12634
    connect \Q \pc_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12638
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:172$79_Y
    connect \Q \tb_io_instr_valid_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12640
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:177$5_DATA[31:0]$86
    connect \EN $logic_or$cva6_lsu_formal.v:172$79_Y
    connect \Q \tb_io_instr_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12642
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:172$79_Y
    connect \Q \tb_io_instr_valid_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12644
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:194$6_DATA[31:0]$94
    connect \EN $logic_or$cva6_lsu_formal.v:172$79_Y
    connect \Q \tb_io_instr_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  cell $anyseq $auto$setundef.cc:501:execute$12301
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12302
  end
  cell $anyseq $auto$setundef.cc:501:execute$12303
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12304
  end
  cell $anyseq $auto$setundef.cc:501:execute$12305
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12306
  end
  cell $anyseq $auto$setundef.cc:501:execute$12307
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12308
  end
  cell $anyseq $auto$setundef.cc:501:execute$12309
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12310
  end
  cell $anyseq $auto$setundef.cc:501:execute$12311
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12312
  end
  cell $anyseq $auto$setundef.cc:501:execute$12313
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12314
  end
  cell $anyseq $auto$setundef.cc:501:execute$12315
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12316
  end
  cell $anyseq $auto$setundef.cc:501:execute$12317
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12318
  end
  cell $anyseq $auto$setundef.cc:501:execute$12319
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12320
  end
  cell $anyseq $auto$setundef.cc:501:execute$12321
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12322
  end
  cell $anyseq $auto$setundef.cc:501:execute$12323
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12324
  end
  cell $anyseq $auto$setundef.cc:501:execute$12325
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12326
  end
  cell $anyseq $auto$setundef.cc:501:execute$12327
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12328
  end
  cell $anyseq $auto$setundef.cc:501:execute$12329
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12330
  end
  cell $anyseq $auto$setundef.cc:501:execute$12331
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12332
  end
  cell $anyseq $auto$setundef.cc:501:execute$12333
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12334
  end
  cell $anyseq $auto$setundef.cc:501:execute$12335
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12336
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  cell $eq $eq$cva6_lsu_formal.v:160$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr0 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:160$63_Y
  end
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  cell $eq $eq$cva6_lsu_formal.v:160$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr0 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:160$64_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  cell $eq $eq$cva6_lsu_formal.v:161$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr1 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:161$66_Y
  end
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  cell $eq $eq$cva6_lsu_formal.v:161$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr1 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:161$67_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  cell $eq $eq$cva6_lsu_formal.v:162$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:162$69_Y
  end
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  cell $eq $eq$cva6_lsu_formal.v:162$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:162$70_Y
  end
  attribute \src "cva6_lsu_formal.v:163.20-163.45"
  cell $eq $eq$cva6_lsu_formal.v:163$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr3 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:163$72_Y
  end
  attribute \src "cva6_lsu_formal.v:163.49-163.72"
  cell $logic_not $eq$cva6_lsu_formal.v:163$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr3 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:163$73_Y
  end
  attribute \src "cva6_lsu_formal.v:170.20-170.58"
  cell $eq $eq$cva6_lsu_formal.v:170$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1024
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1024
    parameter \Y_WIDTH 1
    connect \A \de_io_regfile_o_1
    connect \B \de_io_regfile_o_2
    connect \Y $eq$cva6_lsu_formal.v:170$76_Y
  end
  attribute \src "cva6_lsu_formal.v:174.21-174.71"
  cell $eq $eq$cva6_lsu_formal.v:174$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_mem_resp_i_1
    connect \B \de_io_load_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:174$84_Y
  end
  attribute \src "cva6_lsu_formal.v:175.21-175.73"
  cell $eq $eq$cva6_lsu_formal.v:175$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_store_mem_resp_i_1
    connect \B \de_io_store_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:175$85_Y
  end
  attribute \src "cva6_lsu_formal.v:180.21-180.55"
  cell $eq $eq$cva6_lsu_formal.v:180$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:177$5_DATA[31:0]$86 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:180$90_Y
  end
  attribute \src "cva6_lsu_formal.v:180.59-180.93"
  cell $eq $eq$cva6_lsu_formal.v:180$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:177$5_DATA[31:0]$86 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:180$91_Y
  end
  attribute \src "cva6_lsu_formal.v:197.21-197.55"
  cell $eq $eq$cva6_lsu_formal.v:197$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:194$6_DATA[31:0]$94 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:197$98_Y
  end
  attribute \src "cva6_lsu_formal.v:197.59-197.93"
  cell $eq $eq$cva6_lsu_formal.v:197$99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:194$6_DATA[31:0]$94 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:197$99_Y
  end
  attribute \src "cva6_lsu_formal.v:211.21-211.67"
  cell $eq $eq$cva6_lsu_formal.v:211$102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \de_io_instr_ready_o_2
    connect \Y $eq$cva6_lsu_formal.v:211$102_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  cell $eq $eq$cva6_lsu_formal.v:30$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 3'111
    connect \Y $eq$cva6_lsu_formal.v:30$19_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  cell $logic_not $eq$cva6_lsu_formal.v:33$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $eq$cva6_lsu_formal.v:33$21_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  cell $eq $eq$cva6_lsu_formal.v:36$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:36$23_Y
  end
  attribute \src "cva6_lsu_formal.v:172.31-172.42"
  cell $gt $gt$cva6_lsu_formal.v:172$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $gt$cva6_lsu_formal.v:172$78_Y
  end
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  cell $le $le$cva6_lsu_formal.v:148$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $le$cva6_lsu_formal.v:148$57_Y
  end
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  cell $logic_and $logic_and$cva6_lsu_formal.v:148$58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $le$cva6_lsu_formal.v:148$57_Y
    connect \Y $logic_and$cva6_lsu_formal.v:148$58_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:160$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:160$63_Y
    connect \B $eq$cva6_lsu_formal.v:160$64_Y
    connect \Y $logic_and$cva6_lsu_formal.v:160$65_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:161$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:161$66_Y
    connect \B $eq$cva6_lsu_formal.v:161$67_Y
    connect \Y $logic_and$cva6_lsu_formal.v:161$68_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:162$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:162$69_Y
    connect \B $eq$cva6_lsu_formal.v:162$70_Y
    connect \Y $logic_and$cva6_lsu_formal.v:162$71_Y
  end
  attribute \src "cva6_lsu_formal.v:163.20-163.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:163$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:163$72_Y
    connect \B $eq$cva6_lsu_formal.v:163$73_Y
    connect \Y $logic_and$cva6_lsu_formal.v:163$74_Y
  end
  attribute \src "cva6_lsu_formal.v:179.17-179.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:179$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \local_ready_1
    connect \Y $logic_and$cva6_lsu_formal.v:179$87_Y
  end
  attribute \src "cva6_lsu_formal.v:179.17-179.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:179$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:179$87_Y
    connect \B $lt$cva6_lsu_formal.v:179$88_Y
    connect \Y $logic_and$cva6_lsu_formal.v:179$89_Y
  end
  attribute \src "cva6_lsu_formal.v:196.17-196.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:196$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_2
    connect \B \local_ready_2
    connect \Y $logic_and$cva6_lsu_formal.v:196$95_Y
  end
  attribute \src "cva6_lsu_formal.v:196.17-196.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:196$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:196$95_Y
    connect \B $lt$cva6_lsu_formal.v:196$96_Y
    connect \Y $logic_and$cva6_lsu_formal.v:196$97_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:30$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:30$19_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:30$20_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:33$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:33$21_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:33$22_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:36$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:36$23_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:36$24_Y
  end
  attribute \src "cva6_lsu_formal.v:172.22-172.27"
  cell $logic_not $logic_not$cva6_lsu_formal.v:172$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \Y $logic_not$cva6_lsu_formal.v:172$77_Y
  end
  attribute \src "cva6_lsu_formal.v:172.22-172.42"
  cell $logic_or $logic_or$cva6_lsu_formal.v:172$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_lsu_formal.v:172$77_Y
    connect \B $gt$cva6_lsu_formal.v:172$78_Y
    connect \Y $logic_or$cva6_lsu_formal.v:172$79_Y
  end
  attribute \src "cva6_lsu_formal.v:180.21-180.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:180$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:180$90_Y
    connect \B $eq$cva6_lsu_formal.v:180$91_Y
    connect \Y $logic_or$cva6_lsu_formal.v:180$92_Y
  end
  attribute \src "cva6_lsu_formal.v:197.21-197.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:197$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:197$98_Y
    connect \B $eq$cva6_lsu_formal.v:197$99_Y
    connect \Y $logic_or$cva6_lsu_formal.v:197$100_Y
  end
  attribute \src "cva6_lsu_formal.v:179.59-179.67"
  cell $lt $lt$cva6_lsu_formal.v:179$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_1
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:179$88_Y
  end
  attribute \src "cva6_lsu_formal.v:196.59-196.67"
  cell $lt $lt$cva6_lsu_formal.v:196$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_2
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:196$96_Y
  end
  attribute \src "cva6_lsu_formal.v:165.20-165.49"
  cell $ne $ne$cva6_lsu_formal.v:165$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [11:7]
    connect \B \instr1 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:165$75_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $dff $procdff$11969
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:172$13_EN[0:0]$52
    connect \Q $formal$cva6_lsu_formal.v:172$13_EN
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $dff $procdff$11972
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:209$15_CHECK[0:0]$55
    connect \Q $formal$cva6_lsu_formal.v:209$15_CHECK
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dff $procdff$11976
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $0\counter[2:0]
    connect \Q \counter
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:197.21-197.93|cva6_lsu_formal.v:197.17-201.20"
  cell $mux $procmux$11324
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:197$100_Y
    connect \Y $4\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:196.17-196.67|cva6_lsu_formal.v:196.13-209.16"
  cell $mux $procmux$11335
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:196$97_Y
    connect \Y $3\tb_io_instr_valid_i_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:196.17-196.67|cva6_lsu_formal.v:196.13-209.16"
  cell $mux $procmux$11353
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_2[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:196$97_Y
    connect \Y $3\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$11361
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12302
    connect \B { \prog[0] [31:15] \instr0 [14:0] \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$11365_CMP $procmux$11364_CMP $procmux$11363_CMP $procmux$11362_CMP }
    connect \Y $procmux$11361_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11362_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'11
    connect \Y $procmux$11362_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11363_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'10
    connect \Y $procmux$11363_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11364_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 1'1
    connect \Y $procmux$11364_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$11365_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \Y $procmux$11365_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:172.22-172.42|cva6_lsu_formal.v:172.18-215.12"
  cell $mux $procmux$11366
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12304
    connect \B $procmux$11361_Y
    connect \S $logic_or$cva6_lsu_formal.v:172$79_Y
    connect \Y $procmux$11366_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$11369
    parameter \WIDTH 32
    connect \A $procmux$11366_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12306
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:194$6_DATA[31:0]$94
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:180.21-180.93|cva6_lsu_formal.v:180.17-184.20"
  cell $mux $procmux$11374
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:180$92_Y
    connect \Y $4\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:179.17-179.67|cva6_lsu_formal.v:179.13-192.16"
  cell $mux $procmux$11385
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:179$89_Y
    connect \Y $3\tb_io_instr_valid_i_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:179.17-179.67|cva6_lsu_formal.v:179.13-192.16"
  cell $mux $procmux$11403
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_1[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:179$89_Y
    connect \Y $3\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$11411
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12308
    connect \B { \prog[0] [31:15] \instr0 [14:0] \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$11415_CMP $procmux$11414_CMP $procmux$11413_CMP $procmux$11412_CMP }
    connect \Y $procmux$11411_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11412_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'11
    connect \Y $procmux$11412_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11413_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'10
    connect \Y $procmux$11413_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11414_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 1'1
    connect \Y $procmux$11414_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$11415_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \Y $procmux$11415_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:172.22-172.42|cva6_lsu_formal.v:172.18-215.12"
  cell $mux $procmux$11416
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12310
    connect \B $procmux$11411_Y
    connect \S $logic_or$cva6_lsu_formal.v:172$79_Y
    connect \Y $procmux$11416_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$11419
    parameter \WIDTH 32
    connect \A $procmux$11416_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12312
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:177$5_DATA[31:0]$86
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$11530
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$40
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$11533
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12314
    connect \B $logic_and$cva6_lsu_formal.v:160$65_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$39
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$11539
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12316
    connect \B $logic_and$cva6_lsu_formal.v:161$68_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:160$8_CHECK[0:0]$41
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$11545
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12318
    connect \B $logic_and$cva6_lsu_formal.v:162$71_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:161$9_CHECK[0:0]$43
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$11551
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12320
    connect \B $logic_and$cva6_lsu_formal.v:163$74_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:162$10_CHECK[0:0]$45
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$11557
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12322
    connect \B $ne$cva6_lsu_formal.v:165$75_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:163$11_CHECK[0:0]$47
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$11563
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12324
    connect \B $eq$cva6_lsu_formal.v:170$76_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:165$12_CHECK[0:0]$49
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:172.22-172.42|cva6_lsu_formal.v:172.18-215.12"
  cell $mux $procmux$11566
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_lsu_formal.v:172$79_Y
    connect \Y $procmux$11566_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$11569
    parameter \WIDTH 1
    connect \A $procmux$11566_Y
    connect \B 1'0
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:172$13_EN[0:0]$52
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:172.22-172.42|cva6_lsu_formal.v:172.18-215.12"
  cell $mux $procmux$11572
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12326
    connect \B $eq$cva6_lsu_formal.v:174$84_Y
    connect \S $logic_or$cva6_lsu_formal.v:172$79_Y
    connect \Y $procmux$11572_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$11575
    parameter \WIDTH 1
    connect \A $procmux$11572_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12328
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:172$13_CHECK[0:0]$51
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:172.22-172.42|cva6_lsu_formal.v:172.18-215.12"
  cell $mux $procmux$11584
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12330
    connect \B $eq$cva6_lsu_formal.v:175$85_Y
    connect \S $logic_or$cva6_lsu_formal.v:172$79_Y
    connect \Y $procmux$11584_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$11587
    parameter \WIDTH 1
    connect \A $procmux$11584_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12332
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:174$14_CHECK[0:0]$53
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:172.22-172.42|cva6_lsu_formal.v:172.18-215.12"
  cell $mux $procmux$11596
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12334
    connect \B $eq$cva6_lsu_formal.v:211$102_Y
    connect \S $logic_or$cva6_lsu_formal.v:172$79_Y
    connect \Y $procmux$11596_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$11599
    parameter \WIDTH 1
    connect \A $procmux$11596_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12336
    connect \S $logic_and$cva6_lsu_formal.v:148$58_Y
    connect \Y $0$formal$cva6_lsu_formal.v:209$15_CHECK[0:0]$55
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:96.25-108.6"
  cell \cva6_processor_shim \shim_i_1
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_1
    connect \instr_ready_o \de_io_instr_ready_o_1
    connect \instr_valid_i \tb_io_instr_valid_i_1
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_1
    connect \regfile_o \de_io_regfile_o_1
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:64.25-76.6"
  cell \cva6_processor_shim \shim_i_2
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_2
    connect \instr_ready_o \de_io_instr_ready_o_2
    connect \instr_valid_i \tb_io_instr_valid_i_2
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_2
    connect \regfile_o \de_io_regfile_o_2
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  connect \de_io_instr_i_1 \tb_io_instr_i_1
  connect \de_io_instr_i_2 \tb_io_instr_i_2
  connect \de_io_instr_valid_i_1 \tb_io_instr_valid_i_1
  connect \de_io_instr_valid_i_2 \tb_io_instr_valid_i_2
  connect \instr0 [31:15] \prog[0] [31:15]
  connect { \instr1 [31:20] \instr1 [11:7] } { \prog[1] [31:20] \prog[1] [11:7] }
  connect { \instr2 [31:15] \instr2 [11:7] } { \prog[2] [31:15] \prog[2] [11:7] }
  connect { \instr3 [31:15] \instr3 [11:7] } { \prog[3] [31:15] \prog[3] [11:7] }
  connect \prog[0] [14:0] \instr0 [14:0]
  connect { \prog[1] [19:12] \prog[1] [6:0] } { \instr1 [19:12] \instr1 [6:0] }
  connect { \prog[2] [14:12] \prog[2] [6:0] } { \instr2 [14:12] \instr2 [6:0] }
  connect { \prog[3] [14:12] \prog[3] [6:0] } { \instr3 [14:12] \instr3 [6:0] }
  connect \tb_io_load_mem_resp_i_1 \de_io_load_mem_resp_i_1
  connect \tb_io_load_mem_resp_i_2 \de_io_load_mem_resp_i_2
  connect \tb_io_store_mem_resp_i_1 \de_io_store_mem_resp_i_1
  connect \tb_io_store_mem_resp_i_2 \de_io_store_mem_resp_i_2
end
attribute \dynports 1
attribute \hdlname "\\cva6_lsu_shim"
attribute \src "cva6_lsu_shim.v:3.1-373.10"
module \cva6_lsu_shim
  parameter \ASID_WIDTH 1
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104"
  wire width 105 $0\tb_io_dcache_req_ports_i[104:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $2\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $2\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $2\tb_io_dcache_req_ports_i[104:104]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $2\tb_io_lsu_valid_i[0:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $3\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $3\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 3 $3\tb_io_commit_tran_id_i[2:0]
  wire width 109 $3\tb_io_fu_data_i[110:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $4\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 3 $4\tb_io_commit_tran_id_i[2:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $5\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $5\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $5\tb_io_lsu_valid_i[0:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $6\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $6\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $6\tb_io_lsu_valid_i[0:0]
  wire $auto$opt_dff.cc:217:make_patterns_logic$12647
  wire $auto$opt_dff.cc:217:make_patterns_logic$12649
  wire $auto$opt_dff.cc:217:make_patterns_logic$12655
  wire $auto$opt_dff.cc:217:make_patterns_logic$12657
  wire $auto$opt_dff.cc:217:make_patterns_logic$12665
  wire $auto$opt_dff.cc:217:make_patterns_logic$12673
  wire $auto$opt_dff.cc:242:make_patterns_logic$12651
  wire $auto$opt_dff.cc:242:make_patterns_logic$12659
  wire $auto$opt_dff.cc:242:make_patterns_logic$12669
  wire $auto$rtlil.cc:2127:Not$12668
  attribute \src "cva6_lsu_shim.v:347.21-347.43"
  wire $eq$cva6_lsu_shim.v:347$408_Y
  attribute \src "cva6_lsu_shim.v:351.30-351.52"
  wire $eq$cva6_lsu_shim.v:351$409_Y
  attribute \src "cva6_lsu_shim.v:356.21-356.44"
  wire $eq$cva6_lsu_shim.v:356$410_Y
  attribute \src "cva6_lsu_shim.v:359.30-359.53"
  wire $eq$cva6_lsu_shim.v:359$411_Y
  attribute \src "cva6_lsu_shim.v:362.30-362.53"
  wire $eq$cva6_lsu_shim.v:362$412_Y
  attribute \src "cva6_lsu_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_lsu_shim.v:144.14-144.29"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134"
  wire width 135 \de_io_amo_req_o
  attribute \src "cva6_lsu_shim.v:145.17-145.33"
  wire width 65 \de_io_amo_resp_i
  attribute \src "cva6_lsu_shim.v:47.10-47.34"
  wire \de_io_amo_valid_commit_i
  attribute \src "cva6_lsu_shim.v:111.29-111.41"
  wire \de_io_asid_i
  attribute \src "cva6_lsu_shim.v:115.29-115.55"
  wire \de_io_asid_to_be_flushed_i
  attribute \src "cva6_lsu_shim.v:69.10-69.24"
  wire \de_io_commit_i
  attribute \src "cva6_lsu_shim.v:73.6-73.26"
  attribute \unused_bits "0"
  wire \de_io_commit_ready_o
  attribute \src "cva6_lsu_shim.v:74.16-74.38"
  wire width 3 \de_io_commit_tran_id_i
  attribute \src "cva6_lsu_shim.v:129.18-129.42"
  wire width 105 \de_io_dcache_req_ports_i
  attribute \src "cva6_lsu_shim.v:133.657-133.681"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230"
  wire width 231 \de_io_dcache_req_ports_o
  attribute \src "cva6_lsu_shim.v:134.10-134.38"
  wire \de_io_dcache_wbuffer_empty_i
  attribute \src "cva6_lsu_shim.v:139.10-139.39"
  wire \de_io_dcache_wbuffer_not_ni_i
  attribute \src "cva6_lsu_shim.v:128.6-128.23"
  attribute \unused_bits "0"
  wire \de_io_dtlb_miss_o
  attribute \src "cva6_lsu_shim.v:82.10-82.38"
  wire \de_io_en_ld_st_translation_i
  attribute \src "cva6_lsu_shim.v:78.10-78.36"
  wire \de_io_enable_translation_i
  attribute \src "cva6_lsu_shim.v:42.10-42.23"
  wire \de_io_flush_i
  attribute \src "cva6_lsu_shim.v:123.10-123.27"
  wire \de_io_flush_tlb_i
  attribute \src "cva6_lsu_shim.v:51.18-51.33"
  wire width 111 \de_io_fu_data_i
  attribute \src "cva6_lsu_shim.v:86.17-86.36"
  wire width 33 \de_io_icache_areq_i
  attribute \src "cva6_lsu_shim.v:90.13-90.32"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99"
  wire width 100 \de_io_icache_areq_o
  attribute \src "cva6_lsu_shim.v:127.6-127.23"
  attribute \unused_bits "0"
  wire \de_io_itlb_miss_o
  attribute \src "cva6_lsu_shim.v:95.16-95.38"
  wire width 2 \de_io_ld_st_priv_lvl_i
  attribute \src "cva6_lsu_shim.v:64.13-64.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64"
  wire width 65 \de_io_load_exception_o
  attribute \src "cva6_lsu_shim.v:62.13-62.32"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_load_result_o
  attribute \src "cva6_lsu_shim.v:61.12-61.33"
  attribute \unused_bits "0 1 2"
  wire width 3 \de_io_load_trans_id_o
  attribute \src "cva6_lsu_shim.v:63.6-63.24"
  attribute \unused_bits "0"
  wire \de_io_load_valid_o
  attribute \src "cva6_lsu_shim.v:55.6-55.23"
  wire \de_io_lsu_ready_o
  attribute \src "cva6_lsu_shim.v:56.10-56.27"
  wire \de_io_lsu_valid_i
  attribute \src "cva6_lsu_shim.v:103.10-103.21"
  wire \de_io_mxr_i
  attribute \src "cva6_lsu_shim.v:46.6-46.27"
  attribute \unused_bits "0"
  wire \de_io_no_st_pending_o
  attribute \src "cva6_lsu_shim.v:153.18-153.33"
  wire width 512 \de_io_pmpaddr_i
  attribute \src "cva6_lsu_shim.v:149.18-149.32"
  wire width 128 \de_io_pmpcfg_i
  attribute \src "cva6_lsu_shim.v:91.16-91.32"
  wire width 2 \de_io_priv_lvl_i
  attribute \src "cva6_lsu_shim.v:107.17-107.33"
  wire width 22 \de_io_satp_ppn_i
  attribute \src "cva6_lsu_shim.v:68.13-68.36"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64"
  wire width 65 \de_io_store_exception_o
  attribute \src "cva6_lsu_shim.v:66.13-66.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_store_result_o
  attribute \src "cva6_lsu_shim.v:65.12-65.34"
  attribute \unused_bits "0 1 2"
  wire width 3 \de_io_store_trans_id_o
  attribute \src "cva6_lsu_shim.v:67.6-67.25"
  attribute \unused_bits "0"
  wire \de_io_store_valid_o
  attribute \src "cva6_lsu_shim.v:99.10-99.21"
  wire \de_io_sum_i
  attribute \src "cva6_lsu_shim.v:119.17-119.44"
  wire width 32 \de_io_vaddr_to_be_flushed_i
  attribute \src "cva6_lsu_shim.v:284.16-284.26"
  wire width 32 \dummy_data
  attribute \src "cva6_lsu_shim.v:7.23-7.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_lsu_shim.v:10.16-10.29"
  wire input 6 \instr_valid_i
  attribute \src "cva6_lsu_shim.v:8.11-8.20"
  wire input 4 \is_load_i
  attribute \src "cva6_lsu_shim.v:12.16-12.31"
  wire input 8 \load_mem_resp_i
  attribute \src "cva6_lsu_shim.v:13.17-13.27"
  wire output 9 \load_req_o
  attribute \src "cva6_lsu_shim.v:281.15-281.29"
  wire width 2 \load_req_state
  attribute \src "cva6_lsu_shim.v:17.25-17.37"
  wire width 2 output 12 \load_state_o
  attribute \src "cva6_lsu_shim.v:14.17-14.24"
  wire output 10 \ready_o
  attribute \src "cva6_lsu_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_lsu_shim.v:9.11-9.25"
  wire input 5 \store_commit_i
  attribute \src "cva6_lsu_shim.v:11.16-11.32"
  wire input 7 \store_mem_resp_i
  attribute \src "cva6_lsu_shim.v:282.15-282.30"
  wire width 2 \store_req_state
  attribute \src "cva6_lsu_shim.v:16.25-16.38"
  wire width 8 output 11 \store_state_o
  attribute \src "cva6_lsu_shim.v:75.15-75.37"
  wire width 3 \tb_io_commit_tran_id_i
  attribute \src "cva6_lsu_shim.v:130.17-130.41"
  wire width 105 \tb_io_dcache_req_ports_i
  attribute \src "cva6_lsu_shim.v:52.17-52.32"
  wire width 111 \tb_io_fu_data_i
  attribute \src "cva6_lsu_shim.v:57.9-57.26"
  wire \tb_io_lsu_valid_i
  attribute \src "cva6_lsu_shim.v:286.9-286.26"
  wire \x_load_mem_resp_i
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:362$412_Y $eq$cva6_lsu_shim.v:359$411_Y $eq$cva6_lsu_shim.v:356$410_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12647
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_load_i \instr_valid_i }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12649
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:351$409_Y $eq$cva6_lsu_shim.v:347$408_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12655
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_load_i \instr_valid_i }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12657
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:351$409_Y $eq$cva6_lsu_shim.v:347$408_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12665
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:356$410_Y $eq$cva6_lsu_shim.v:347$408_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12673
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$12667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$12668
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$12649 $auto$opt_dff.cc:217:make_patterns_logic$12647 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12651
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$12657 $auto$opt_dff.cc:217:make_patterns_logic$12655 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12659
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12668 $auto$opt_dff.cc:217:make_patterns_logic$12665 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12669
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdff $auto$opt_dff.cc:702:run$12645
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \load_mem_resp_i
    connect \Q \x_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdff $auto$opt_dff.cc:702:run$12662
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 35'00000000000000000000000000000000000
    parameter \WIDTH 35
    connect \CLK \clk_i
    connect \D { $2\tb_io_dcache_req_ports_i[104:104] \load_mem_resp_i \x_load_mem_resp_i \dummy_data }
    connect \Q { \tb_io_dcache_req_ports_i [104] \tb_io_dcache_req_ports_i [69:36] }
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12653
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\store_req_state[1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12651
    connect \Q \store_req_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12661
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_req_state[1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12659
    connect \Q \load_req_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $dffe $auto$opt_dff.cc:764:run$12663
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 69
    connect \CLK \clk_i
    connect \D 69'000000000000000000000000000000000000000000000000000000000000000000000
    connect \EN \rst_ni
    connect \Q { \tb_io_dcache_req_ports_i [103:70] \tb_io_dcache_req_ports_i [34:0] }
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12671
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $3\tb_io_commit_tran_id_i[2:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12669
    connect \Q \tb_io_commit_tran_id_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12675
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_lsu_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$12673
    connect \Q \tb_io_lsu_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12677
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 111'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 111
    connect \CLK \clk_i
    connect \D { 2'00 $3\tb_io_fu_data_i[110:0] }
    connect \EN \instr_valid_i
    connect \Q \tb_io_fu_data_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:347.21-347.43"
  cell $eq $eq$cva6_lsu_shim.v:347$408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load_req_state
    connect \B 1'1
    connect \Y $eq$cva6_lsu_shim.v:347$408_Y
  end
  attribute \src "cva6_lsu_shim.v:351.30-351.52"
  cell $eq $eq$cva6_lsu_shim.v:351$409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_req_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_shim.v:351$409_Y
  end
  attribute \src "cva6_lsu_shim.v:356.21-356.44"
  cell $eq $eq$cva6_lsu_shim.v:356$410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 1'1
    connect \Y $eq$cva6_lsu_shim.v:356$410_Y
  end
  attribute \src "cva6_lsu_shim.v:359.30-359.53"
  cell $eq $eq$cva6_lsu_shim.v:359$411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_shim.v:359$411_Y
  end
  attribute \src "cva6_lsu_shim.v:362.30-362.53"
  cell $eq $eq$cva6_lsu_shim.v:362$412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 2'11
    connect \Y $eq$cva6_lsu_shim.v:362$412_Y
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $dff $procdff$11759
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $0\tb_io_dcache_req_ports_i[104:0] [35]
    connect \Q \tb_io_dcache_req_ports_i [35]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:362.30-362.53|cva6_lsu_shim.v:362.26-365.20"
  cell $mux $procmux$2390
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'00
    connect \S $eq$cva6_lsu_shim.v:362$412_Y
    connect \Y $6\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:359.30-359.53|cva6_lsu_shim.v:359.26-365.20"
  cell $mux $procmux$2420
    parameter \WIDTH 2
    connect \A $6\store_req_state[1:0]
    connect \B 2'11
    connect \S $eq$cva6_lsu_shim.v:359$411_Y
    connect \Y $5\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:356.21-356.44|cva6_lsu_shim.v:356.17-365.20"
  cell $mux $procmux$2444
    parameter \WIDTH 2
    connect \A $5\store_req_state[1:0]
    connect \B 2'10
    connect \S $eq$cva6_lsu_shim.v:356$410_Y
    connect \Y $4\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:356.21-356.44|cva6_lsu_shim.v:356.17-365.20"
  cell $mux $procmux$2453
    parameter \WIDTH 1
    connect \A $5\tb_io_lsu_valid_i[0:0]
    connect \B 1'0
    connect \S $eq$cva6_lsu_shim.v:356$410_Y
    connect \Y $6\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:351.30-351.52|cva6_lsu_shim.v:351.26-354.20"
  cell $mux $procmux$2471
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'00
    connect \S $eq$cva6_lsu_shim.v:351$409_Y
    connect \Y $6\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:351.30-351.52|cva6_lsu_shim.v:351.26-354.20"
  cell $mux $procmux$2483
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $eq$cva6_lsu_shim.v:351$409_Y
    connect \Y $4\tb_io_commit_tran_id_i[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2495
    parameter \WIDTH 2
    connect \A $6\load_req_state[1:0]
    connect \B 2'10
    connect \S $eq$cva6_lsu_shim.v:347$408_Y
    connect \Y $5\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2504
    parameter \WIDTH 3
    connect \A $4\tb_io_commit_tran_id_i[2:0]
    connect \B 3'001
    connect \S $eq$cva6_lsu_shim.v:347$408_Y
    connect \Y $3\tb_io_commit_tran_id_i[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2513
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_lsu_shim.v:347$408_Y
    connect \Y $5\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2571
    parameter \WIDTH 2
    connect \A 2'01
    connect \B 2'xx
    connect \S \is_load_i
    connect \Y $3\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2589
    parameter \WIDTH 109
    connect \A { 10'1000100111 \instr_i 67'1100101011111110110010101111111000000000000000000000000000000000010 }
    connect \B { 10'0100100101 \instr_i 67'0000000000000000000000000000000000000000000000000000000000000000001 }
    connect \S \is_load_i
    connect \Y $3\tb_io_fu_data_i[110:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2616
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'01
    connect \S \is_load_i
    connect \Y $3\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2636
    parameter \WIDTH 2
    connect \A $4\store_req_state[1:0]
    connect \B $3\store_req_state[1:0]
    connect \S \instr_valid_i
    connect \Y $2\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2642
    parameter \WIDTH 2
    connect \A $5\load_req_state[1:0]
    connect \B $3\load_req_state[1:0]
    connect \S \instr_valid_i
    connect \Y $2\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2648
    parameter \WIDTH 1
    connect \A $6\tb_io_lsu_valid_i[0:0]
    connect \B 1'1
    connect \S \instr_valid_i
    connect \Y $2\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:313.17-313.33|cva6_lsu_shim.v:313.13-318.16"
  cell $mux $procmux$2672
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \store_mem_resp_i
    connect \Y $2\tb_io_dcache_req_ports_i[104:104]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:292.13-292.20|cva6_lsu_shim.v:292.9-370.12"
  cell $mux $procmux$2684
    parameter \WIDTH 35
    connect \A 35'00000000000000000000000000000000000
    connect \B { \load_mem_resp_i \x_load_mem_resp_i \dummy_data 1'0 }
    connect \S \rst_ni
    connect \Y $0\tb_io_dcache_req_ports_i[104:0] [69:35]
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_shim.v:230.21-277.6"
  cell \load_store_unit \lsu_i
    connect \amo_req_o \de_io_amo_req_o
    connect \amo_resp_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \amo_valid_commit_i 1'0
    connect \asid_i 1'0
    connect \asid_to_be_flushed_i 1'0
    connect \clk_i \clk_i
    connect \commit_i \store_commit_i
    connect \commit_ready_o \de_io_commit_ready_o
    connect \commit_tran_id_i \tb_io_commit_tran_id_i
    connect \dcache_req_ports_i \tb_io_dcache_req_ports_i
    connect \dcache_req_ports_o \de_io_dcache_req_ports_o
    connect \dcache_wbuffer_empty_i 1'0
    connect \dcache_wbuffer_not_ni_i 1'0
    connect \dtlb_miss_o \de_io_dtlb_miss_o
    connect \en_ld_st_translation_i 1'0
    connect \enable_translation_i 1'0
    connect \flush_i 1'0
    connect \flush_tlb_i 1'0
    connect \fu_data_i \tb_io_fu_data_i
    connect \icache_areq_i 33'000000000000000000000000000000000
    connect \icache_areq_o \de_io_icache_areq_o
    connect \itlb_miss_o \de_io_itlb_miss_o
    connect \ld_st_priv_lvl_i 2'00
    connect \load_exception_o \de_io_load_exception_o
    connect \load_result_o \de_io_load_result_o
    connect \load_state_o \load_state_o
    connect \load_trans_id_o \de_io_load_trans_id_o
    connect \load_valid_o \de_io_load_valid_o
    connect \lsu_ready_o \de_io_lsu_ready_o
    connect \lsu_valid_i \tb_io_lsu_valid_i
    connect \mxr_i 1'0
    connect \no_st_pending_o \de_io_no_st_pending_o
    connect \pmpaddr_i 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \pmpcfg_i 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \priv_lvl_i 2'00
    connect \rst_ni \rst_ni
    connect \satp_ppn_i 22'0000000000000000000000
    connect \store_exception_o \de_io_store_exception_o
    connect \store_result_o \de_io_store_result_o
    connect \store_state_o \store_state_o
    connect \store_trans_id_o \de_io_store_trans_id_o
    connect \store_valid_o \de_io_store_valid_o
    connect \sum_i 1'0
    connect \vaddr_to_be_flushed_i 0
  end
  connect \de_io_amo_resp_i 65'00000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_amo_valid_commit_i 1'0
  connect \de_io_asid_i 1'0
  connect \de_io_asid_to_be_flushed_i 1'0
  connect \de_io_commit_i \store_commit_i
  connect \de_io_commit_tran_id_i \tb_io_commit_tran_id_i
  connect \de_io_dcache_req_ports_i \tb_io_dcache_req_ports_i
  connect \de_io_dcache_wbuffer_empty_i 1'0
  connect \de_io_dcache_wbuffer_not_ni_i 1'0
  connect \de_io_en_ld_st_translation_i 1'0
  connect \de_io_enable_translation_i 1'0
  connect \de_io_flush_i 1'0
  connect \de_io_flush_tlb_i 1'0
  connect \de_io_fu_data_i \tb_io_fu_data_i
  connect \de_io_icache_areq_i 33'000000000000000000000000000000000
  connect \de_io_ld_st_priv_lvl_i 2'00
  connect \de_io_lsu_valid_i \tb_io_lsu_valid_i
  connect \de_io_mxr_i 1'0
  connect \de_io_pmpaddr_i 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_pmpcfg_i 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_priv_lvl_i 2'00
  connect \de_io_satp_ppn_i 22'0000000000000000000000
  connect \de_io_sum_i 1'0
  connect \de_io_vaddr_to_be_flushed_i 0
  connect \load_req_o \de_io_dcache_req_ports_o [86]
  connect \ready_o \de_io_lsu_ready_o
end
attribute \hdlname "\\cva6_processor_shim"
attribute \src "cva6_processor_shim.v:3.1-392.10"
module \cva6_processor_shim
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $10\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $11\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $12\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  attribute \unused_bits "2"
  wire width 3 $2\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_load_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $3\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$140_DATA[31:0]$289
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$143_DATA[31:0]$316
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_is_load_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $9\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  wire width 32 $add$cva6_processor_shim.v:227$290_Y
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  wire width 32 $add$cva6_processor_shim.v:233$317_Y
  wire width 3 $add$cva6_processor_shim.v:254$366_Y
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  wire width 32 $add$cva6_processor_shim.v:96$336_Y
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  wire width 32 $and$cva6_processor_shim.v:102$344_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$12678
  wire $auto$opt_dff.cc:217:make_patterns_logic$12680
  wire $auto$opt_dff.cc:217:make_patterns_logic$12682
  wire $auto$opt_dff.cc:217:make_patterns_logic$12691
  wire $auto$opt_dff.cc:217:make_patterns_logic$12693
  wire $auto$opt_dff.cc:217:make_patterns_logic$12700
  wire $auto$opt_dff.cc:217:make_patterns_logic$12702
  wire $auto$opt_dff.cc:217:make_patterns_logic$12713
  wire $auto$opt_dff.cc:217:make_patterns_logic$12715
  wire $auto$opt_dff.cc:217:make_patterns_logic$12724
  wire $auto$opt_dff.cc:217:make_patterns_logic$12726
  wire $auto$opt_dff.cc:217:make_patterns_logic$12735
  wire $auto$opt_dff.cc:217:make_patterns_logic$12737
  wire $auto$opt_dff.cc:217:make_patterns_logic$12746
  wire $auto$opt_dff.cc:217:make_patterns_logic$12748
  wire $auto$opt_dff.cc:217:make_patterns_logic$12757
  wire $auto$opt_dff.cc:217:make_patterns_logic$12759
  wire $auto$opt_dff.cc:217:make_patterns_logic$12768
  wire $auto$opt_dff.cc:217:make_patterns_logic$12770
  wire $auto$opt_dff.cc:217:make_patterns_logic$12779
  wire $auto$opt_dff.cc:217:make_patterns_logic$12781
  wire $auto$opt_dff.cc:217:make_patterns_logic$12790
  wire $auto$opt_dff.cc:217:make_patterns_logic$12792
  wire $auto$opt_dff.cc:217:make_patterns_logic$12801
  wire $auto$opt_dff.cc:217:make_patterns_logic$12803
  wire $auto$opt_dff.cc:217:make_patterns_logic$12812
  wire $auto$opt_dff.cc:217:make_patterns_logic$12814
  wire $auto$opt_dff.cc:217:make_patterns_logic$12823
  wire $auto$opt_dff.cc:217:make_patterns_logic$12825
  wire $auto$opt_dff.cc:217:make_patterns_logic$12834
  wire $auto$opt_dff.cc:217:make_patterns_logic$12836
  wire $auto$opt_dff.cc:217:make_patterns_logic$12845
  wire $auto$opt_dff.cc:217:make_patterns_logic$12847
  wire $auto$opt_dff.cc:217:make_patterns_logic$12856
  wire $auto$opt_dff.cc:217:make_patterns_logic$12858
  wire $auto$opt_dff.cc:217:make_patterns_logic$12867
  wire $auto$opt_dff.cc:217:make_patterns_logic$12869
  wire $auto$opt_dff.cc:217:make_patterns_logic$12878
  wire $auto$opt_dff.cc:217:make_patterns_logic$12880
  wire $auto$opt_dff.cc:217:make_patterns_logic$12889
  wire $auto$opt_dff.cc:217:make_patterns_logic$12891
  wire $auto$opt_dff.cc:217:make_patterns_logic$12900
  wire $auto$opt_dff.cc:217:make_patterns_logic$12902
  wire $auto$opt_dff.cc:217:make_patterns_logic$12911
  wire $auto$opt_dff.cc:217:make_patterns_logic$12913
  wire $auto$opt_dff.cc:217:make_patterns_logic$12922
  wire $auto$opt_dff.cc:217:make_patterns_logic$12924
  wire $auto$opt_dff.cc:217:make_patterns_logic$12933
  wire $auto$opt_dff.cc:217:make_patterns_logic$12935
  wire $auto$opt_dff.cc:217:make_patterns_logic$12944
  wire $auto$opt_dff.cc:217:make_patterns_logic$12946
  wire $auto$opt_dff.cc:217:make_patterns_logic$12955
  wire $auto$opt_dff.cc:217:make_patterns_logic$12957
  wire $auto$opt_dff.cc:217:make_patterns_logic$12966
  wire $auto$opt_dff.cc:217:make_patterns_logic$12968
  wire $auto$opt_dff.cc:217:make_patterns_logic$12977
  wire $auto$opt_dff.cc:217:make_patterns_logic$12979
  wire $auto$opt_dff.cc:217:make_patterns_logic$12988
  wire $auto$opt_dff.cc:217:make_patterns_logic$12990
  wire $auto$opt_dff.cc:217:make_patterns_logic$12999
  wire $auto$opt_dff.cc:217:make_patterns_logic$13001
  wire $auto$opt_dff.cc:217:make_patterns_logic$13010
  wire $auto$opt_dff.cc:217:make_patterns_logic$13012
  wire $auto$opt_dff.cc:217:make_patterns_logic$13021
  wire $auto$opt_dff.cc:217:make_patterns_logic$13023
  wire $auto$opt_dff.cc:217:make_patterns_logic$13030
  wire $auto$opt_dff.cc:217:make_patterns_logic$13035
  wire $auto$opt_dff.cc:217:make_patterns_logic$13040
  wire $auto$opt_dff.cc:217:make_patterns_logic$13045
  wire $auto$opt_dff.cc:217:make_patterns_logic$13050
  wire $auto$opt_dff.cc:217:make_patterns_logic$13055
  wire $auto$opt_dff.cc:217:make_patterns_logic$13060
  wire $auto$opt_dff.cc:217:make_patterns_logic$13065
  wire $auto$opt_dff.cc:217:make_patterns_logic$13070
  wire $auto$opt_dff.cc:217:make_patterns_logic$13075
  wire $auto$opt_dff.cc:217:make_patterns_logic$13080
  wire $auto$opt_dff.cc:217:make_patterns_logic$13085
  wire $auto$opt_dff.cc:217:make_patterns_logic$13090
  wire $auto$opt_dff.cc:217:make_patterns_logic$13095
  wire $auto$opt_dff.cc:217:make_patterns_logic$13100
  wire $auto$opt_dff.cc:217:make_patterns_logic$13105
  wire $auto$opt_dff.cc:217:make_patterns_logic$13110
  wire $auto$opt_dff.cc:217:make_patterns_logic$13115
  wire $auto$opt_dff.cc:217:make_patterns_logic$13120
  wire $auto$opt_dff.cc:217:make_patterns_logic$13125
  wire $auto$opt_dff.cc:217:make_patterns_logic$13130
  wire $auto$opt_dff.cc:217:make_patterns_logic$13135
  wire $auto$opt_dff.cc:217:make_patterns_logic$13140
  wire $auto$opt_dff.cc:217:make_patterns_logic$13145
  wire $auto$opt_dff.cc:217:make_patterns_logic$13150
  wire $auto$opt_dff.cc:217:make_patterns_logic$13155
  wire $auto$opt_dff.cc:217:make_patterns_logic$13160
  wire $auto$opt_dff.cc:217:make_patterns_logic$13165
  wire $auto$opt_dff.cc:217:make_patterns_logic$13170
  wire $auto$opt_dff.cc:217:make_patterns_logic$13175
  wire $auto$opt_dff.cc:217:make_patterns_logic$13180
  wire $auto$opt_dff.cc:217:make_patterns_logic$13185
  wire $auto$opt_dff.cc:217:make_patterns_logic$13191
  wire $auto$opt_dff.cc:217:make_patterns_logic$13193
  wire $auto$opt_dff.cc:217:make_patterns_logic$13195
  wire $auto$opt_dff.cc:217:make_patterns_logic$13197
  wire $auto$opt_dff.cc:217:make_patterns_logic$13199
  wire $auto$opt_dff.cc:217:make_patterns_logic$13215
  wire $auto$opt_dff.cc:217:make_patterns_logic$13222
  wire $auto$opt_dff.cc:217:make_patterns_logic$13234
  wire $auto$opt_dff.cc:217:make_patterns_logic$13236
  wire $auto$opt_dff.cc:217:make_patterns_logic$13253
  wire $auto$opt_dff.cc:217:make_patterns_logic$13255
  wire $auto$opt_dff.cc:217:make_patterns_logic$13261
  wire $auto$opt_dff.cc:217:make_patterns_logic$13287
  wire $auto$opt_dff.cc:242:make_patterns_logic$12686
  wire $auto$opt_dff.cc:242:make_patterns_logic$12697
  wire $auto$opt_dff.cc:242:make_patterns_logic$12708
  wire $auto$opt_dff.cc:242:make_patterns_logic$12719
  wire $auto$opt_dff.cc:242:make_patterns_logic$12730
  wire $auto$opt_dff.cc:242:make_patterns_logic$12741
  wire $auto$opt_dff.cc:242:make_patterns_logic$12752
  wire $auto$opt_dff.cc:242:make_patterns_logic$12763
  wire $auto$opt_dff.cc:242:make_patterns_logic$12774
  wire $auto$opt_dff.cc:242:make_patterns_logic$12785
  wire $auto$opt_dff.cc:242:make_patterns_logic$12796
  wire $auto$opt_dff.cc:242:make_patterns_logic$12807
  wire $auto$opt_dff.cc:242:make_patterns_logic$12818
  wire $auto$opt_dff.cc:242:make_patterns_logic$12829
  wire $auto$opt_dff.cc:242:make_patterns_logic$12840
  wire $auto$opt_dff.cc:242:make_patterns_logic$12851
  wire $auto$opt_dff.cc:242:make_patterns_logic$12862
  wire $auto$opt_dff.cc:242:make_patterns_logic$12873
  wire $auto$opt_dff.cc:242:make_patterns_logic$12884
  wire $auto$opt_dff.cc:242:make_patterns_logic$12895
  wire $auto$opt_dff.cc:242:make_patterns_logic$12906
  wire $auto$opt_dff.cc:242:make_patterns_logic$12917
  wire $auto$opt_dff.cc:242:make_patterns_logic$12928
  wire $auto$opt_dff.cc:242:make_patterns_logic$12939
  wire $auto$opt_dff.cc:242:make_patterns_logic$12950
  wire $auto$opt_dff.cc:242:make_patterns_logic$12961
  wire $auto$opt_dff.cc:242:make_patterns_logic$12972
  wire $auto$opt_dff.cc:242:make_patterns_logic$12983
  wire $auto$opt_dff.cc:242:make_patterns_logic$12994
  wire $auto$opt_dff.cc:242:make_patterns_logic$13005
  wire $auto$opt_dff.cc:242:make_patterns_logic$13016
  wire $auto$opt_dff.cc:242:make_patterns_logic$13027
  wire $auto$opt_dff.cc:242:make_patterns_logic$13032
  wire $auto$opt_dff.cc:242:make_patterns_logic$13037
  wire $auto$opt_dff.cc:242:make_patterns_logic$13042
  wire $auto$opt_dff.cc:242:make_patterns_logic$13047
  wire $auto$opt_dff.cc:242:make_patterns_logic$13052
  wire $auto$opt_dff.cc:242:make_patterns_logic$13057
  wire $auto$opt_dff.cc:242:make_patterns_logic$13062
  wire $auto$opt_dff.cc:242:make_patterns_logic$13067
  wire $auto$opt_dff.cc:242:make_patterns_logic$13072
  wire $auto$opt_dff.cc:242:make_patterns_logic$13077
  wire $auto$opt_dff.cc:242:make_patterns_logic$13082
  wire $auto$opt_dff.cc:242:make_patterns_logic$13087
  wire $auto$opt_dff.cc:242:make_patterns_logic$13092
  wire $auto$opt_dff.cc:242:make_patterns_logic$13097
  wire $auto$opt_dff.cc:242:make_patterns_logic$13102
  wire $auto$opt_dff.cc:242:make_patterns_logic$13107
  wire $auto$opt_dff.cc:242:make_patterns_logic$13112
  wire $auto$opt_dff.cc:242:make_patterns_logic$13117
  wire $auto$opt_dff.cc:242:make_patterns_logic$13122
  wire $auto$opt_dff.cc:242:make_patterns_logic$13127
  wire $auto$opt_dff.cc:242:make_patterns_logic$13132
  wire $auto$opt_dff.cc:242:make_patterns_logic$13137
  wire $auto$opt_dff.cc:242:make_patterns_logic$13142
  wire $auto$opt_dff.cc:242:make_patterns_logic$13147
  wire $auto$opt_dff.cc:242:make_patterns_logic$13152
  wire $auto$opt_dff.cc:242:make_patterns_logic$13157
  wire $auto$opt_dff.cc:242:make_patterns_logic$13162
  wire $auto$opt_dff.cc:242:make_patterns_logic$13167
  wire $auto$opt_dff.cc:242:make_patterns_logic$13172
  wire $auto$opt_dff.cc:242:make_patterns_logic$13177
  wire $auto$opt_dff.cc:242:make_patterns_logic$13182
  wire $auto$opt_dff.cc:242:make_patterns_logic$13187
  wire $auto$opt_dff.cc:242:make_patterns_logic$13205
  wire $auto$opt_dff.cc:242:make_patterns_logic$13224
  wire $auto$opt_dff.cc:242:make_patterns_logic$13248
  wire $auto$opt_dff.cc:242:make_patterns_logic$13257
  wire $auto$opt_dff.cc:242:make_patterns_logic$13267
  wire $auto$opt_dff.cc:242:make_patterns_logic$13275
  wire $auto$opt_dff.cc:276:combine_resets$13211
  wire $auto$opt_reduce.cc:134:opt_mux$11985
  wire $auto$opt_reduce.cc:134:opt_mux$11987
  wire $auto$opt_reduce.cc:134:opt_mux$11989
  wire $auto$opt_reduce.cc:134:opt_mux$11991
  wire $auto$opt_reduce.cc:134:opt_mux$11993
  wire $auto$opt_reduce.cc:134:opt_mux$11995
  wire $auto$opt_reduce.cc:134:opt_mux$11997
  wire $auto$opt_reduce.cc:134:opt_mux$11999
  wire $auto$opt_reduce.cc:134:opt_mux$12001
  wire $auto$opt_reduce.cc:134:opt_mux$12003
  wire $auto$opt_reduce.cc:134:opt_mux$12005
  wire $auto$opt_reduce.cc:134:opt_mux$12007
  wire $auto$opt_reduce.cc:134:opt_mux$12009
  wire $auto$opt_reduce.cc:134:opt_mux$12011
  wire $auto$opt_reduce.cc:134:opt_mux$12013
  wire $auto$opt_reduce.cc:134:opt_mux$12015
  wire $auto$opt_reduce.cc:134:opt_mux$12017
  wire $auto$opt_reduce.cc:134:opt_mux$12019
  wire $auto$opt_reduce.cc:134:opt_mux$12021
  wire $auto$opt_reduce.cc:134:opt_mux$12023
  wire $auto$opt_reduce.cc:134:opt_mux$12025
  wire $auto$opt_reduce.cc:134:opt_mux$12027
  wire $auto$opt_reduce.cc:134:opt_mux$12029
  wire $auto$opt_reduce.cc:134:opt_mux$12031
  wire $auto$opt_reduce.cc:134:opt_mux$12033
  wire $auto$opt_reduce.cc:134:opt_mux$12035
  wire $auto$opt_reduce.cc:134:opt_mux$12037
  wire $auto$opt_reduce.cc:134:opt_mux$12039
  wire $auto$opt_reduce.cc:134:opt_mux$12041
  wire $auto$opt_reduce.cc:134:opt_mux$12045
  wire $auto$opt_reduce.cc:134:opt_mux$12047
  wire $auto$opt_reduce.cc:134:opt_mux$12049
  wire $auto$opt_reduce.cc:134:opt_mux$12051
  wire $auto$opt_reduce.cc:134:opt_mux$12053
  wire $auto$opt_reduce.cc:134:opt_mux$12055
  wire $auto$opt_reduce.cc:134:opt_mux$12057
  wire $auto$opt_reduce.cc:134:opt_mux$12059
  wire $auto$opt_reduce.cc:134:opt_mux$12061
  wire $auto$opt_reduce.cc:134:opt_mux$12063
  wire $auto$opt_reduce.cc:134:opt_mux$12065
  wire $auto$opt_reduce.cc:134:opt_mux$12067
  wire $auto$opt_reduce.cc:134:opt_mux$12073
  wire $auto$opt_reduce.cc:134:opt_mux$12075
  wire $auto$opt_reduce.cc:134:opt_mux$12077
  wire $auto$opt_reduce.cc:134:opt_mux$12081
  wire $auto$opt_reduce.cc:134:opt_mux$12083
  wire $auto$opt_reduce.cc:134:opt_mux$12089
  wire $auto$opt_reduce.cc:134:opt_mux$12093
  wire $auto$opt_reduce.cc:134:opt_mux$12103
  wire $auto$opt_reduce.cc:134:opt_mux$12105
  wire $auto$opt_reduce.cc:134:opt_mux$12107
  wire $auto$opt_reduce.cc:134:opt_mux$12115
  wire $auto$opt_reduce.cc:134:opt_mux$12117
  wire $auto$opt_reduce.cc:134:opt_mux$12127
  wire $auto$opt_reduce.cc:134:opt_mux$12131
  wire $auto$opt_reduce.cc:134:opt_mux$12133
  wire $auto$opt_reduce.cc:134:opt_mux$12139
  wire $auto$opt_reduce.cc:134:opt_mux$12147
  wire $auto$opt_reduce.cc:134:opt_mux$12149
  wire $auto$opt_reduce.cc:134:opt_mux$12157
  wire $auto$opt_reduce.cc:134:opt_mux$12159
  wire $auto$opt_reduce.cc:134:opt_mux$12161
  wire $auto$opt_reduce.cc:134:opt_mux$12167
  wire $auto$opt_reduce.cc:134:opt_mux$12169
  wire $auto$rtlil.cc:2127:Not$12685
  wire $auto$rtlil.cc:2127:Not$13202
  wire $auto$rtlil.cc:2127:Not$13204
  wire $auto$rtlil.cc:2127:Not$13210
  wire $auto$rtlil.cc:2127:Not$13243
  wire $auto$rtlil.cc:2127:Not$13245
  wire $auto$rtlil.cc:2127:Not$13247
  wire width 3 $auto$rtlil.cc:2817:Anyseq$12338
  wire width 3 $auto$rtlil.cc:2817:Anyseq$12340
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12342
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12344
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12346
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12348
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12350
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12352
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12354
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12356
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12358
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12360
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12362
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12364
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12366
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12368
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12370
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12372
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12374
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12376
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12378
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12380
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12382
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12384
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12386
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12388
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12390
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12392
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12394
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12396
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12398
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12400
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12402
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12404
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12406
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12408
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12410
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12412
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12414
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12416
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12418
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12420
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12422
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12424
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12426
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12428
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12430
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12432
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12434
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12436
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12438
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12440
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12442
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12444
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12446
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12448
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12450
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12452
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12454
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12456
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12458
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12460
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12462
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12464
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12466
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12468
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12470
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12472
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12474
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12476
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12478
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12480
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12482
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12484
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12486
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12488
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12490
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12492
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12494
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12496
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12498
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12500
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12502
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12504
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12506
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12508
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12510
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12512
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12514
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12516
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12518
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12520
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12522
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12524
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12526
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12528
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12530
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12532
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12534
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12536
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12538
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12540
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12542
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12544
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12546
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12548
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12550
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12552
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12554
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12556
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12558
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12560
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$wreduce.cc:454:run$12201
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  wire width 32 $auto$wreduce.cc:454:run$12202
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  wire width 32 $auto$wreduce.cc:454:run$12203
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  wire width 32 $auto$wreduce.cc:454:run$12204
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  wire $eq$cva6_processor_shim.v:102$343_Y
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  wire $eq$cva6_processor_shim.v:103$345_Y
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  wire $eq$cva6_processor_shim.v:104$347_Y
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  wire $eq$cva6_processor_shim.v:105$349_Y
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  wire $eq$cva6_processor_shim.v:106$352_Y
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  wire $eq$cva6_processor_shim.v:243$364_Y
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  wire $eq$cva6_processor_shim.v:257$367_Y
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  wire $eq$cva6_processor_shim.v:261$368_Y
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  wire $eq$cva6_processor_shim.v:263$369_Y
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  wire $eq$cva6_processor_shim.v:269$372_Y
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  wire $eq$cva6_processor_shim.v:277$373_Y
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  wire $eq$cva6_processor_shim.v:311$382_Y
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  wire $eq$cva6_processor_shim.v:66$255_Y
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  wire $eq$cva6_processor_shim.v:70$292_Y
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  wire $eq$cva6_processor_shim.v:74$319_Y
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  wire $eq$cva6_processor_shim.v:96$335_Y
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  wire $eq$cva6_processor_shim.v:97$337_Y
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  wire $eq$cva6_processor_shim.v:98$339_Y
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  wire $eq$cva6_processor_shim.v:99$340_Y
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  wire $logic_and$cva6_processor_shim.v:264$371_Y
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  wire $logic_and$cva6_processor_shim.v:293$377_Y
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  wire $logic_and$cva6_processor_shim.v:311$381_Y
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  wire $logic_and$cva6_processor_shim.v:311$383_Y
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  wire $logic_not$cva6_processor_shim.v:264$370_Y
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  wire $lt$cva6_processor_shim.v:105$350_Y
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  wire $lt$cva6_processor_shim.v:106$353_Y
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  wire $ne$cva6_processor_shim.v:293$376_Y
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  wire $ne$cva6_processor_shim.v:315$384_Y
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  wire width 32 $or$cva6_processor_shim.v:103$346_Y
  wire width 3 $procmux$10902_Y
  wire width 3 $procmux$10944_Y
  wire $procmux$3473_CMP
  wire $procmux$3474_CMP
  wire $procmux$3475_CMP
  wire $procmux$3476_CMP
  wire $procmux$3477_CMP
  wire $procmux$3478_CMP
  wire $procmux$3479_CMP
  wire $procmux$3480_CMP
  wire $procmux$3481_CMP
  wire $procmux$3482_CMP
  wire $procmux$3483_CMP
  wire $procmux$3484_CMP
  wire $procmux$3485_CMP
  wire $procmux$3486_CMP
  wire $procmux$3487_CMP
  wire $procmux$3488_CMP
  wire $procmux$3489_CMP
  wire $procmux$3490_CMP
  wire $procmux$3491_CMP
  wire $procmux$3492_CMP
  wire $procmux$3493_CMP
  wire $procmux$3494_CMP
  wire $procmux$3495_CMP
  wire $procmux$3496_CMP
  wire $procmux$3497_CMP
  wire $procmux$3498_CMP
  wire $procmux$3499_CMP
  wire $procmux$3500_CMP
  wire $procmux$3501_CMP
  wire $procmux$3502_CMP
  wire $procmux$3503_CMP
  wire $procmux$3504_CMP
  wire $procmux$5009_CMP
  wire $procmux$5010_CMP
  wire $procmux$5011_CMP
  wire $procmux$5012_CMP
  wire $procmux$5013_CMP
  wire $procmux$5014_CMP
  wire $procmux$5015_CMP
  wire $procmux$5016_CMP
  wire $procmux$5017_CMP
  wire $procmux$5018_CMP
  wire $procmux$5019_CMP
  wire $procmux$5020_CMP
  wire $procmux$5021_CMP
  wire $procmux$5022_CMP
  wire $procmux$5023_CMP
  wire $procmux$5024_CMP
  wire $procmux$5025_CMP
  wire $procmux$5026_CMP
  wire $procmux$5027_CMP
  wire $procmux$5028_CMP
  wire $procmux$5029_CMP
  wire $procmux$5030_CMP
  wire $procmux$5031_CMP
  wire $procmux$5032_CMP
  wire $procmux$5033_CMP
  wire $procmux$5034_CMP
  wire $procmux$5035_CMP
  wire $procmux$5036_CMP
  wire $procmux$5037_CMP
  wire $procmux$5038_CMP
  wire $procmux$5039_CMP
  wire $procmux$5040_CMP
  wire width 32 $procmux$5041_Y
  wire width 32 $procmux$5044_Y
  wire width 32 $procmux$5047_Y
  wire width 32 $procmux$5049_Y
  wire $procmux$7187_CMP
  wire $procmux$7188_CMP
  wire $procmux$7189_CMP
  wire $procmux$7190_CMP
  wire $procmux$7191_CMP
  wire $procmux$7192_CMP
  wire $procmux$7193_CMP
  wire $procmux$7194_CMP
  wire $procmux$7195_CMP
  wire $procmux$7196_CMP
  wire $procmux$7197_CMP
  wire $procmux$7198_CMP
  wire $procmux$7199_CMP
  wire $procmux$7200_CMP
  wire $procmux$7201_CMP
  wire $procmux$7202_CMP
  wire $procmux$7203_CMP
  wire $procmux$7204_CMP
  wire $procmux$7205_CMP
  wire $procmux$7206_CMP
  wire $procmux$7207_CMP
  wire $procmux$7208_CMP
  wire $procmux$7209_CMP
  wire $procmux$7210_CMP
  wire $procmux$7211_CMP
  wire $procmux$7212_CMP
  wire $procmux$7213_CMP
  wire $procmux$7214_CMP
  wire $procmux$7215_CMP
  wire $procmux$7216_CMP
  wire $procmux$7217_CMP
  wire $procmux$7218_CMP
  wire width 32 $procmux$7264_Y
  wire width 32 $procmux$7267_Y
  wire width 32 $procmux$7269_Y
  wire $procmux$7985_CMP
  wire $procmux$7986_CMP
  wire $procmux$7987_CMP
  wire $procmux$7988_CMP
  wire $procmux$7989_CMP
  wire $procmux$7990_CMP
  wire $procmux$7991_CMP
  wire $procmux$7992_CMP
  wire $procmux$7993_CMP
  wire $procmux$7994_CMP
  wire $procmux$7995_CMP
  wire $procmux$7996_CMP
  wire $procmux$7997_CMP
  wire $procmux$7998_CMP
  wire $procmux$7999_CMP
  wire $procmux$8000_CMP
  wire $procmux$8001_CMP
  wire $procmux$8002_CMP
  wire $procmux$8003_CMP
  wire $procmux$8004_CMP
  wire $procmux$8005_CMP
  wire $procmux$8006_CMP
  wire $procmux$8007_CMP
  wire $procmux$8008_CMP
  wire $procmux$8009_CMP
  wire $procmux$8010_CMP
  wire $procmux$8011_CMP
  wire $procmux$8012_CMP
  wire $procmux$8013_CMP
  wire $procmux$8014_CMP
  wire $procmux$8015_CMP
  wire $procmux$8016_CMP
  wire width 32 $procmux$9403_Y
  wire width 32 $procmux$9405_Y
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  wire width 32 $shl$cva6_processor_shim.v:100$341_Y
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  wire width 32 $shr$cva6_processor_shim.v:97$338_Y
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:286$375_Y
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:296$378_Y
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:316$385_Y
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  wire width 32 $ternary$cva6_processor_shim.v:102$359_Y
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  wire width 32 $ternary$cva6_processor_shim.v:103$358_Y
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  wire width 32 $ternary$cva6_processor_shim.v:104$357_Y
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  wire width 32 $ternary$cva6_processor_shim.v:106$355_Y
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  wire width 32 $ternary$cva6_processor_shim.v:96$362_Y
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  wire width 32 $ternary$cva6_processor_shim.v:97$361_Y
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  wire width 32 $ternary$cva6_processor_shim.v:98$360_Y
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  wire width 32 $ternary$cva6_processor_shim.v:99$342_Y
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  wire width 32 $xor$cva6_processor_shim.v:104$348_Y
  attribute \src "cva6_processor_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_processor_shim.v:112.17-112.30"
  wire width 32 \de_io_instr_i
  attribute \src "cva6_processor_shim.v:118.10-118.29"
  wire \de_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:115.10-115.25"
  wire \de_io_is_load_i
  attribute \src "cva6_processor_shim.v:124.10-124.31"
  wire \de_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:133.10-133.26"
  wire \de_io_load_req_o
  attribute \src "cva6_processor_shim.v:128.10-128.23"
  wire \de_io_ready_o
  attribute \src "cva6_processor_shim.v:130.10-130.30"
  wire \de_io_store_commit_i
  attribute \src "cva6_processor_shim.v:121.10-121.32"
  wire \de_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:6.23-6.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_processor_shim.v:8.17-8.30"
  wire output 5 \instr_ready_o
  attribute \src "cva6_processor_shim.v:7.16-7.29"
  wire input 4 \instr_valid_i
  attribute \src "cva6_processor_shim.v:172.15-172.28"
  wire width 3 \load_cooldown
  attribute \src "cva6_processor_shim.v:10.16-10.31"
  wire input 7 \load_mem_resp_i
  attribute \src "cva6_processor_shim.v:166.16-166.30"
  wire width 32 \loadstore_addr
  attribute \src "cva6_processor_shim.v:167.15-167.28"
  wire width 3 \loadstore_fsm
  attribute \src "cva6_processor_shim.v:165.9-165.24"
  wire \loadstore_state
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[0]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[10]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[11]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[12]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[13]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[14]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[15]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[16]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[17]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[18]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[19]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[1]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[20]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[21]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[22]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[23]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[24]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[25]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[26]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[27]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[28]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[29]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[2]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[30]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[31]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[3]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[4]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[5]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[6]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[7]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[8]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[9]
  attribute \src "cva6_processor_shim.v:13.31-13.36"
  wire width 1024 output 9 \mem_o
  attribute \src "cva6_processor_shim.v:61.9-61.16"
  wire \ready_o
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[0]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[10]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[11]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[12]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[13]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[14]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[15]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[16]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[17]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[18]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[19]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[1]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[20]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[21]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[22]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[23]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[24]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[25]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[26]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[27]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[28]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[29]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[2]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[30]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[31]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[3]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[4]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[5]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[6]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[7]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[8]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[9]
  attribute \src "cva6_processor_shim.v:12.31-12.40"
  wire width 1024 output 8 \regfile_o
  attribute \src "cva6_processor_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_processor_shim.v:170.9-170.23"
  wire \store_cooldown
  attribute \src "cva6_processor_shim.v:171.15-171.26"
  wire width 3 \store_count
  attribute \src "cva6_processor_shim.v:9.16-9.32"
  wire input 6 \store_mem_resp_i
  attribute \src "cva6_processor_shim.v:174.9-174.26"
  wire \store_uncommitted
  attribute \src "cva6_processor_shim.v:113.16-113.29"
  wire width 32 \tb_io_instr_i
  attribute \src "cva6_processor_shim.v:119.9-119.28"
  wire \tb_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:116.9-116.24"
  wire \tb_io_is_load_i
  attribute \src "cva6_processor_shim.v:125.9-125.30"
  wire \tb_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:131.9-131.29"
  wire \tb_io_store_commit_i
  attribute \src "cva6_processor_shim.v:122.9-122.31"
  wire \tb_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  cell $add $add$cva6_processor_shim.v:227$290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:25] \instr_i [11:7] }
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$140_DATA[31:0]$289
    connect \Y $add$cva6_processor_shim.v:227$290_Y
  end
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  cell $add $add$cva6_processor_shim.v:233$317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$143_DATA[31:0]$316
    connect \Y $add$cva6_processor_shim.v:233$317_Y
  end
  attribute \src "cva6_processor_shim.v:254.39-254.54"
  cell $add $add$cva6_processor_shim.v:254$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \store_count
    connect \B 1'1
    connect \Y $add$cva6_processor_shim.v:254$366_Y
  end
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  cell $add $add$cva6_processor_shim.v:96$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \Y $add$cva6_processor_shim.v:96$336_Y
  end
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  cell $and $and$cva6_processor_shim.v:102$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \Y $and$cva6_processor_shim.v:102$344_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12679
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12678
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12049 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12680
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12049 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12682
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11995 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12691
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11995 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12693
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y $auto$opt_reduce.cc:134:opt_mux$12011 }
    connect \B 3'101
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12700
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$292_Y $auto$opt_reduce.cc:134:opt_mux$12011 }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12702
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12027 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12713
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12027 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12715
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12051 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12724
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12051 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12726
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12736
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11985 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12735
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11985 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12737
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12013 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12746
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12013 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12748
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12047 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12757
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12047 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12759
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12065 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12768
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12065 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12770
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12037 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12779
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12037 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12781
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12067 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12790
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12067 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12792
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12802
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12103 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12801
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12804
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12103 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12803
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12813
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12139 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12812
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12815
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12139 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12814
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12824
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12161 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12823
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12826
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12161 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12825
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12835
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11997 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12834
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12837
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11997 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12836
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12846
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11989 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12845
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12848
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11989 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12847
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12857
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11999 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12856
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12859
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11999 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12858
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12868
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12017 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12867
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12870
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12017 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12869
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12879
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12025 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12878
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12881
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12025 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12880
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12890
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12041 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12889
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12892
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12041 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12891
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12901
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12059 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12900
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12903
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12059 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12902
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12912
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12073 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12911
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12914
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12073 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12913
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12923
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11991 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12922
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12925
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$11991 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12924
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12934
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12007 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12933
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12936
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12007 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12935
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12945
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12019 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12944
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12947
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12019 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12946
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12956
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12031 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12955
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12958
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12031 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12957
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12967
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12055 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12966
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12969
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12055 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12968
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12978
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12077 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12977
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12980
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12077 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12979
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12989
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12045 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12988
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12991
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12045 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12990
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13000
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12021 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12999
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13002
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12021 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13001
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13011
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12029 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13010
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13013
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12029 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13012
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13022
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12009 $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13021
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13024
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12009 $eq$cva6_processor_shim.v:70$292_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13023
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13031
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13030
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13036
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12035
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13035
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13041
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12061
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13040
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13046
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12083
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13045
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13051
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12107
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13050
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13056
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12131
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13055
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13061
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12149
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13060
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13066
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12169
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13065
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13071
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12005
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13070
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13076
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12033
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13075
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13081
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12057
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13080
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13086
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12075
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13085
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13091
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12093
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13090
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13096
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12115
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13095
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12133
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13100
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12147
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13105
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12159
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13110
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12167
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13115
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$11987
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13120
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$11993
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13125
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12003
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13130
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12015
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13135
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12023
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13140
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12039
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13145
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12053
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13150
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12063
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13155
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12081
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13160
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12089
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13165
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12105
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13170
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12117
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13175
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12127
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13180
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12157
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13185
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$364_Y \loadstore_state }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13191
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:263$369_Y $eq$cva6_processor_shim.v:261$368_Y $eq$cva6_processor_shim.v:257$367_Y $eq$cva6_processor_shim.v:243$364_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13193
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$371_Y $eq$cva6_processor_shim.v:263$369_Y $eq$cva6_processor_shim.v:261$368_Y $eq$cva6_processor_shim.v:257$367_Y $eq$cva6_processor_shim.v:243$364_Y }
    connect \B 5'01000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13195
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:261$368_Y $eq$cva6_processor_shim.v:257$367_Y $eq$cva6_processor_shim.v:243$364_Y }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13197
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$367_Y $eq$cva6_processor_shim.v:243$364_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13199
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $ne$cva6_processor_shim.v:315$384_Y $logic_and$cva6_processor_shim.v:311$383_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13215
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$292_Y $eq$cva6_processor_shim.v:66$255_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13222
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:269$372_Y $eq$cva6_processor_shim.v:263$369_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13234
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$371_Y $eq$cva6_processor_shim.v:263$369_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13236
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:277$373_Y \store_cooldown }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13253
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:293$377_Y $eq$cva6_processor_shim.v:277$373_Y \store_cooldown }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13255
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$367_Y $eq$cva6_processor_shim.v:243$364_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13261
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$319_Y $eq$cva6_processor_shim.v:70$292_Y $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i }
    connect \B 4'0001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13287
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$12684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $auto$rtlil.cc:2127:Not$12685
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$13202
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \Y $auto$rtlil.cc:2127:Not$13204
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:243$364_Y
    connect \Y $auto$rtlil.cc:2127:Not$13243
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:257$367_Y
    connect \Y $auto$rtlil.cc:2127:Not$13245
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:261$368_Y
    connect \Y $auto$rtlil.cc:2127:Not$13247
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12687
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12682 $auto$opt_dff.cc:217:make_patterns_logic$12680 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12686
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12693 $auto$opt_dff.cc:217:make_patterns_logic$12691 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12697
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12678 $auto$opt_dff.cc:217:make_patterns_logic$12702 $auto$opt_dff.cc:217:make_patterns_logic$12700 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12708
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12715 $auto$opt_dff.cc:217:make_patterns_logic$12713 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12719
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12726 $auto$opt_dff.cc:217:make_patterns_logic$12724 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12730
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12742
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12737 $auto$opt_dff.cc:217:make_patterns_logic$12735 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12741
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12748 $auto$opt_dff.cc:217:make_patterns_logic$12746 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12752
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12759 $auto$opt_dff.cc:217:make_patterns_logic$12757 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12763
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12770 $auto$opt_dff.cc:217:make_patterns_logic$12768 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12774
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12781 $auto$opt_dff.cc:217:make_patterns_logic$12779 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12785
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12792 $auto$opt_dff.cc:217:make_patterns_logic$12790 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12796
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12808
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12803 $auto$opt_dff.cc:217:make_patterns_logic$12801 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12807
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12819
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12814 $auto$opt_dff.cc:217:make_patterns_logic$12812 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12818
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12825 $auto$opt_dff.cc:217:make_patterns_logic$12823 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12829
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12841
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12836 $auto$opt_dff.cc:217:make_patterns_logic$12834 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12840
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12852
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12847 $auto$opt_dff.cc:217:make_patterns_logic$12845 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12851
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12863
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12858 $auto$opt_dff.cc:217:make_patterns_logic$12856 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12862
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12874
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12869 $auto$opt_dff.cc:217:make_patterns_logic$12867 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12873
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12880 $auto$opt_dff.cc:217:make_patterns_logic$12878 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12884
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12896
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12891 $auto$opt_dff.cc:217:make_patterns_logic$12889 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12895
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12907
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12902 $auto$opt_dff.cc:217:make_patterns_logic$12900 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12906
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12918
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12913 $auto$opt_dff.cc:217:make_patterns_logic$12911 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12917
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12929
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12924 $auto$opt_dff.cc:217:make_patterns_logic$12922 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12928
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12940
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12935 $auto$opt_dff.cc:217:make_patterns_logic$12933 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12939
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12951
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12946 $auto$opt_dff.cc:217:make_patterns_logic$12944 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12950
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12962
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12957 $auto$opt_dff.cc:217:make_patterns_logic$12955 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12961
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12973
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12968 $auto$opt_dff.cc:217:make_patterns_logic$12966 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12972
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12984
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12979 $auto$opt_dff.cc:217:make_patterns_logic$12977 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12983
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12995
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12990 $auto$opt_dff.cc:217:make_patterns_logic$12988 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12994
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13006
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13001 $auto$opt_dff.cc:217:make_patterns_logic$12999 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13005
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13017
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13012 $auto$opt_dff.cc:217:make_patterns_logic$13010 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13016
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13028
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12685 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13023 $auto$opt_dff.cc:217:make_patterns_logic$13021 $auto$opt_dff.cc:217:make_patterns_logic$12678 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13027
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13033
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13030 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13032
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13038
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13035 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13037
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13043
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13040 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13042
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13048
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13045 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13047
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13053
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13050 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13052
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13058
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13055 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13057
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13063
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13060 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13062
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13068
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13065 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13067
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13073
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13070 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13072
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13078
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13075 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13077
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13083
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13080 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13082
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13085 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13087
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13093
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13090 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13092
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13098
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13095 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13097
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13100 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13102
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13105 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13107
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13110 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13112
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13115 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13117
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13120 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13122
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13125 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13127
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13130 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13132
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13135 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13137
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13140 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13142
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13145 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13147
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13150 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13152
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13155 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13157
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13160 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13162
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13165 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13167
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13170 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13172
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13175 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13177
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13180 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13182
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$255_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13185 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13187
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13204 $auto$rtlil.cc:2127:Not$13202 $auto$opt_dff.cc:217:make_patterns_logic$13199 $auto$opt_dff.cc:217:make_patterns_logic$13197 $auto$opt_dff.cc:217:make_patterns_logic$13195 $auto$opt_dff.cc:217:make_patterns_logic$13193 $auto$opt_dff.cc:217:make_patterns_logic$13191 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13205
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_valid_i $auto$opt_dff.cc:217:make_patterns_logic$13222 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13224
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13247 $auto$rtlil.cc:2127:Not$13245 $auto$rtlil.cc:2127:Not$13243 $auto$rtlil.cc:2127:Not$13204 $auto$rtlil.cc:2127:Not$13202 $auto$opt_dff.cc:217:make_patterns_logic$13236 $auto$opt_dff.cc:217:make_patterns_logic$13234 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13248
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$13255 $auto$opt_dff.cc:217:make_patterns_logic$13253 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13257
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13204 $auto$rtlil.cc:2127:Not$13202 $auto$opt_dff.cc:217:make_patterns_logic$13261 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13267
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$364_Y $auto$rtlil.cc:2127:Not$13204 $auto$rtlil.cc:2127:Not$13202 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13275
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13210
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:311$383_Y $auto$rtlil.cc:2127:Not$13210 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13211
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13218
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $6\store_count[2:0]
    connect \Q \store_count
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13219
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\store_cooldown[0:0]
    connect \Q \store_cooldown
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13220
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $2\loadstore_fsm[2:0]
    connect \Q \loadstore_fsm
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13251
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_load_mem_resp_i[0:0]
    connect \Q \tb_io_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12688
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12686
    connect \Q \regfile[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12699
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12697
    connect \Q \regfile[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12710
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12708
    connect \Q \regfile[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12721
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12719
    connect \Q \regfile[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12732
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12730
    connect \Q \regfile[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12743
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12741
    connect \Q \regfile[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12754
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12752
    connect \Q \regfile[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12765
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12763
    connect \Q \regfile[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12776
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12774
    connect \Q \regfile[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12787
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12785
    connect \Q \regfile[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12798
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12796
    connect \Q \regfile[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12809
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12807
    connect \Q \regfile[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12820
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12818
    connect \Q \regfile[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12831
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12829
    connect \Q \regfile[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12842
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12840
    connect \Q \regfile[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12853
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12851
    connect \Q \regfile[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12864
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12862
    connect \Q \regfile[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12875
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12873
    connect \Q \regfile[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12886
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12884
    connect \Q \regfile[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12897
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12895
    connect \Q \regfile[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12908
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12906
    connect \Q \regfile[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12919
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12917
    connect \Q \regfile[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12930
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12928
    connect \Q \regfile[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12941
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12939
    connect \Q \regfile[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12952
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12950
    connect \Q \regfile[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12963
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12961
    connect \Q \regfile[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12974
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12972
    connect \Q \regfile[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12985
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12983
    connect \Q \regfile[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12996
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12994
    connect \Q \regfile[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13007
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13005
    connect \Q \regfile[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13018
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13016
    connect \Q \regfile[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13029
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13027
    connect \Q \regfile[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13034
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13032
    connect \Q \mem[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13039
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13037
    connect \Q \mem[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13044
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13042
    connect \Q \mem[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13049
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13047
    connect \Q \mem[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13054
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13052
    connect \Q \mem[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13059
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13057
    connect \Q \mem[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13064
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13062
    connect \Q \mem[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13069
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13067
    connect \Q \mem[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13074
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13072
    connect \Q \mem[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13079
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13077
    connect \Q \mem[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13084
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13082
    connect \Q \mem[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13089
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13087
    connect \Q \mem[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13094
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13092
    connect \Q \mem[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13099
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13097
    connect \Q \mem[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13104
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13102
    connect \Q \mem[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13109
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13107
    connect \Q \mem[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13114
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13112
    connect \Q \mem[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13119
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13117
    connect \Q \mem[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13124
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13122
    connect \Q \mem[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13129
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13127
    connect \Q \mem[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13134
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13132
    connect \Q \mem[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13139
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13137
    connect \Q \mem[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13144
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13142
    connect \Q \mem[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13149
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13147
    connect \Q \mem[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13154
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13152
    connect \Q \mem[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13159
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13157
    connect \Q \mem[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13164
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13162
    connect \Q \mem[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13169
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13167
    connect \Q \mem[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13174
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13172
    connect \Q \mem[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13179
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13177
    connect \Q \mem[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13184
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13182
    connect \Q \mem[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13189
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13187
    connect \Q \mem[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13207
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\store_uncommitted[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13205
    connect \Q \store_uncommitted
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13214
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $sub$cva6_processor_shim.v:316$385_Y [2]
    connect \EN $ne$cva6_processor_shim.v:315$384_Y
    connect \Q \load_cooldown [2]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13211
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13217
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_cooldown[2:0] [1:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$13215
    connect \Q \load_cooldown [1:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13226
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $3\loadstore_addr[31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13224
    connect \Q \loadstore_addr
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13232
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $3\loadstore_state[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13224
    connect \Q \loadstore_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13250
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $7\tb_io_store_commit_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13248
    connect \Q \tb_io_store_commit_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13259
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_store_mem_resp_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13257
    connect \Q \tb_io_store_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13269
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\tb_io_instr_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13267
    connect \Q \tb_io_instr_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13277
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $5\tb_io_is_load_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13275
    connect \Q \tb_io_is_load_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13285
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \loadstore_addr
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13275
    connect \Q \tb_io_instr_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13289
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\ready_o[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$13287
    connect \Q \ready_o
    connect \SRST \rst_ni
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11986
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11987
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$11992
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11993
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12000
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12001
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12002
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12003
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12004
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12005
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12014
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12015
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12022
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12023
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12032
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12033
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12034
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12035
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12038
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12039
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12042
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11989
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12053
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12056
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12057
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12060
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12061
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12063
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12068
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11999
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12070
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11995
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12074
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12075
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12078
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11985
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12080
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12081
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12082
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12083
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12084
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11991
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12086
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12037
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12089
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12090
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12045
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12092
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12093
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12094
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12013
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12096
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12017
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12098
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12011
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12007
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12105
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12107
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12021
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12067
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12047
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12115
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12117
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12019
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12025
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12029
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12027
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12127
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12031
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12131
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12133
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12065
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12103
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12055
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12041
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12077
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12147
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12149
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12139
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12051
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12009
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12157
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12159
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12059
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12161
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7992_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12167
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP $procmux$8005_CMP $procmux$8004_CMP $procmux$8003_CMP $procmux$8002_CMP $procmux$8001_CMP $procmux$8000_CMP $procmux$7999_CMP $procmux$7998_CMP $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP $procmux$7993_CMP $procmux$7991_CMP $procmux$7990_CMP $procmux$7989_CMP $procmux$7988_CMP $procmux$7987_CMP $procmux$7986_CMP $procmux$7985_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12169
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$11997
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP $procmux$3473_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12073
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP $procmux$3493_CMP $procmux$3492_CMP $procmux$3491_CMP $procmux$3490_CMP $procmux$3489_CMP $procmux$3488_CMP $procmux$3487_CMP $procmux$3486_CMP $procmux$3485_CMP $procmux$3484_CMP $procmux$3483_CMP $procmux$3482_CMP $procmux$3481_CMP $procmux$3480_CMP $procmux$3479_CMP $procmux$3478_CMP $procmux$3477_CMP $procmux$3476_CMP $procmux$3475_CMP $procmux$3474_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12049
  end
  cell $anyseq $auto$setundef.cc:501:execute$12337
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$12338
  end
  cell $anyseq $auto$setundef.cc:501:execute$12339
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$12340
  end
  cell $anyseq $auto$setundef.cc:501:execute$12341
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12342
  end
  cell $anyseq $auto$setundef.cc:501:execute$12343
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12344
  end
  cell $anyseq $auto$setundef.cc:501:execute$12345
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12346
  end
  cell $anyseq $auto$setundef.cc:501:execute$12347
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12348
  end
  cell $anyseq $auto$setundef.cc:501:execute$12349
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12350
  end
  cell $anyseq $auto$setundef.cc:501:execute$12351
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12352
  end
  cell $anyseq $auto$setundef.cc:501:execute$12353
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12354
  end
  cell $anyseq $auto$setundef.cc:501:execute$12355
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12356
  end
  cell $anyseq $auto$setundef.cc:501:execute$12357
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12358
  end
  cell $anyseq $auto$setundef.cc:501:execute$12359
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12360
  end
  cell $anyseq $auto$setundef.cc:501:execute$12361
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12362
  end
  cell $anyseq $auto$setundef.cc:501:execute$12363
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12364
  end
  cell $anyseq $auto$setundef.cc:501:execute$12365
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12366
  end
  cell $anyseq $auto$setundef.cc:501:execute$12367
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12368
  end
  cell $anyseq $auto$setundef.cc:501:execute$12369
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12370
  end
  cell $anyseq $auto$setundef.cc:501:execute$12371
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12372
  end
  cell $anyseq $auto$setundef.cc:501:execute$12373
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12374
  end
  cell $anyseq $auto$setundef.cc:501:execute$12375
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12376
  end
  cell $anyseq $auto$setundef.cc:501:execute$12377
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12378
  end
  cell $anyseq $auto$setundef.cc:501:execute$12379
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12380
  end
  cell $anyseq $auto$setundef.cc:501:execute$12381
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12382
  end
  cell $anyseq $auto$setundef.cc:501:execute$12383
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12384
  end
  cell $anyseq $auto$setundef.cc:501:execute$12385
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12386
  end
  cell $anyseq $auto$setundef.cc:501:execute$12387
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12388
  end
  cell $anyseq $auto$setundef.cc:501:execute$12389
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12390
  end
  cell $anyseq $auto$setundef.cc:501:execute$12391
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12392
  end
  cell $anyseq $auto$setundef.cc:501:execute$12393
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12394
  end
  cell $anyseq $auto$setundef.cc:501:execute$12395
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12396
  end
  cell $anyseq $auto$setundef.cc:501:execute$12397
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12398
  end
  cell $anyseq $auto$setundef.cc:501:execute$12399
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12400
  end
  cell $anyseq $auto$setundef.cc:501:execute$12401
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12402
  end
  cell $anyseq $auto$setundef.cc:501:execute$12403
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12404
  end
  cell $anyseq $auto$setundef.cc:501:execute$12405
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12406
  end
  cell $anyseq $auto$setundef.cc:501:execute$12407
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12408
  end
  cell $anyseq $auto$setundef.cc:501:execute$12409
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12410
  end
  cell $anyseq $auto$setundef.cc:501:execute$12411
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12412
  end
  cell $anyseq $auto$setundef.cc:501:execute$12413
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12414
  end
  cell $anyseq $auto$setundef.cc:501:execute$12415
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12416
  end
  cell $anyseq $auto$setundef.cc:501:execute$12417
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12418
  end
  cell $anyseq $auto$setundef.cc:501:execute$12419
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12420
  end
  cell $anyseq $auto$setundef.cc:501:execute$12421
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12422
  end
  cell $anyseq $auto$setundef.cc:501:execute$12423
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12424
  end
  cell $anyseq $auto$setundef.cc:501:execute$12425
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12426
  end
  cell $anyseq $auto$setundef.cc:501:execute$12427
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12428
  end
  cell $anyseq $auto$setundef.cc:501:execute$12429
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12430
  end
  cell $anyseq $auto$setundef.cc:501:execute$12431
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12432
  end
  cell $anyseq $auto$setundef.cc:501:execute$12433
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12434
  end
  cell $anyseq $auto$setundef.cc:501:execute$12435
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12436
  end
  cell $anyseq $auto$setundef.cc:501:execute$12437
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12438
  end
  cell $anyseq $auto$setundef.cc:501:execute$12439
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12440
  end
  cell $anyseq $auto$setundef.cc:501:execute$12441
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12442
  end
  cell $anyseq $auto$setundef.cc:501:execute$12443
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12444
  end
  cell $anyseq $auto$setundef.cc:501:execute$12445
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12446
  end
  cell $anyseq $auto$setundef.cc:501:execute$12447
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12448
  end
  cell $anyseq $auto$setundef.cc:501:execute$12449
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12450
  end
  cell $anyseq $auto$setundef.cc:501:execute$12451
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12452
  end
  cell $anyseq $auto$setundef.cc:501:execute$12453
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12454
  end
  cell $anyseq $auto$setundef.cc:501:execute$12455
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12456
  end
  cell $anyseq $auto$setundef.cc:501:execute$12457
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12458
  end
  cell $anyseq $auto$setundef.cc:501:execute$12459
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12460
  end
  cell $anyseq $auto$setundef.cc:501:execute$12461
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12462
  end
  cell $anyseq $auto$setundef.cc:501:execute$12463
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12464
  end
  cell $anyseq $auto$setundef.cc:501:execute$12465
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12466
  end
  cell $anyseq $auto$setundef.cc:501:execute$12467
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12468
  end
  cell $anyseq $auto$setundef.cc:501:execute$12469
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12470
  end
  cell $anyseq $auto$setundef.cc:501:execute$12471
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12472
  end
  cell $anyseq $auto$setundef.cc:501:execute$12473
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12474
  end
  cell $anyseq $auto$setundef.cc:501:execute$12475
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12476
  end
  cell $anyseq $auto$setundef.cc:501:execute$12477
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12478
  end
  cell $anyseq $auto$setundef.cc:501:execute$12479
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12480
  end
  cell $anyseq $auto$setundef.cc:501:execute$12481
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12482
  end
  cell $anyseq $auto$setundef.cc:501:execute$12483
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12484
  end
  cell $anyseq $auto$setundef.cc:501:execute$12485
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12486
  end
  cell $anyseq $auto$setundef.cc:501:execute$12487
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12488
  end
  cell $anyseq $auto$setundef.cc:501:execute$12489
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12490
  end
  cell $anyseq $auto$setundef.cc:501:execute$12491
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12492
  end
  cell $anyseq $auto$setundef.cc:501:execute$12493
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12494
  end
  cell $anyseq $auto$setundef.cc:501:execute$12495
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12496
  end
  cell $anyseq $auto$setundef.cc:501:execute$12497
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12498
  end
  cell $anyseq $auto$setundef.cc:501:execute$12499
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12500
  end
  cell $anyseq $auto$setundef.cc:501:execute$12501
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12502
  end
  cell $anyseq $auto$setundef.cc:501:execute$12503
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12504
  end
  cell $anyseq $auto$setundef.cc:501:execute$12505
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12506
  end
  cell $anyseq $auto$setundef.cc:501:execute$12507
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12508
  end
  cell $anyseq $auto$setundef.cc:501:execute$12509
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12510
  end
  cell $anyseq $auto$setundef.cc:501:execute$12511
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12512
  end
  cell $anyseq $auto$setundef.cc:501:execute$12513
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12514
  end
  cell $anyseq $auto$setundef.cc:501:execute$12515
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12516
  end
  cell $anyseq $auto$setundef.cc:501:execute$12517
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12518
  end
  cell $anyseq $auto$setundef.cc:501:execute$12519
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12520
  end
  cell $anyseq $auto$setundef.cc:501:execute$12521
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12522
  end
  cell $anyseq $auto$setundef.cc:501:execute$12523
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12524
  end
  cell $anyseq $auto$setundef.cc:501:execute$12525
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12526
  end
  cell $anyseq $auto$setundef.cc:501:execute$12527
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12528
  end
  cell $anyseq $auto$setundef.cc:501:execute$12529
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12530
  end
  cell $anyseq $auto$setundef.cc:501:execute$12531
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12532
  end
  cell $anyseq $auto$setundef.cc:501:execute$12533
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12534
  end
  cell $anyseq $auto$setundef.cc:501:execute$12535
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12536
  end
  cell $anyseq $auto$setundef.cc:501:execute$12537
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12538
  end
  cell $anyseq $auto$setundef.cc:501:execute$12539
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12540
  end
  cell $anyseq $auto$setundef.cc:501:execute$12541
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12542
  end
  cell $anyseq $auto$setundef.cc:501:execute$12543
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12544
  end
  cell $anyseq $auto$setundef.cc:501:execute$12545
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12546
  end
  cell $anyseq $auto$setundef.cc:501:execute$12547
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12548
  end
  cell $anyseq $auto$setundef.cc:501:execute$12549
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12550
  end
  cell $anyseq $auto$setundef.cc:501:execute$12551
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12552
  end
  cell $anyseq $auto$setundef.cc:501:execute$12553
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12554
  end
  cell $anyseq $auto$setundef.cc:501:execute$12555
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12556
  end
  cell $anyseq $auto$setundef.cc:501:execute$12557
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12558
  end
  cell $anyseq $auto$setundef.cc:501:execute$12559
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12560
  end
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  cell $eq $eq$cva6_processor_shim.v:102$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'111
    connect \Y $eq$cva6_processor_shim.v:102$343_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  cell $eq $eq$cva6_processor_shim.v:103$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'110
    connect \Y $eq$cva6_processor_shim.v:103$345_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  cell $eq $eq$cva6_processor_shim.v:104$347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:104$347_Y
  end
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  cell $eq $eq$cva6_processor_shim.v:105$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:105$349_Y
  end
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  cell $eq $eq$cva6_processor_shim.v:106$352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:106$352_Y
  end
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  cell $eq $eq$cva6_processor_shim.v:243$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:243$364_Y
  end
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  cell $eq $eq$cva6_processor_shim.v:257$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:257$367_Y
  end
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  cell $eq $eq$cva6_processor_shim.v:261$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:261$368_Y
  end
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  cell $eq $eq$cva6_processor_shim.v:263$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:263$369_Y
  end
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  cell $logic_not $eq$cva6_processor_shim.v:269$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \Y $eq$cva6_processor_shim.v:269$372_Y
  end
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  cell $logic_not $eq$cva6_processor_shim.v:277$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\loadstore_fsm[2:0]
    connect \Y $eq$cva6_processor_shim.v:277$373_Y
  end
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  cell $logic_not $eq$cva6_processor_shim.v:311$382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $eq$cva6_processor_shim.v:311$382_Y
  end
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  cell $eq $eq$cva6_processor_shim.v:66$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_processor_shim.v:66$255_Y
  end
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  cell $eq $eq$cva6_processor_shim.v:70$292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:70$292_Y
  end
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  cell $eq $eq$cva6_processor_shim.v:74$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_processor_shim.v:74$319_Y
  end
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  cell $logic_not $eq$cva6_processor_shim.v:96$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \Y $eq$cva6_processor_shim.v:96$335_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  cell $eq $eq$cva6_processor_shim.v:97$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:97$337_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  cell $eq $eq$cva6_processor_shim.v:98$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'101
    connect \Y $eq$cva6_processor_shim.v:98$339_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  cell $logic_not $eq$cva6_processor_shim.v:99$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_i [31:25]
    connect \Y $eq$cva6_processor_shim.v:99$340_Y
  end
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  cell $logic_and $logic_and$cva6_processor_shim.v:264$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_uncommitted
    connect \B $logic_not$cva6_processor_shim.v:264$370_Y
    connect \Y $logic_and$cva6_processor_shim.v:264$371_Y
  end
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  cell $logic_and $logic_and$cva6_processor_shim.v:293$377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_processor_shim.v:293$376_Y
    connect \B \store_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:293$377_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_req_o
    connect \B \load_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:311$381_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_processor_shim.v:311$381_Y
    connect \B $eq$cva6_processor_shim.v:311$382_Y
    connect \Y $logic_and$cva6_processor_shim.v:311$383_Y
  end
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  cell $logic_not $logic_not$cva6_processor_shim.v:264$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_state
    connect \Y $logic_not$cva6_processor_shim.v:264$370_Y
  end
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  cell $lt $lt$cva6_processor_shim.v:105$350
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \B \instr_i [31:20]
    connect \Y $lt$cva6_processor_shim.v:105$350_Y
  end
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  cell $lt $lt$cva6_processor_shim.v:106$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \B { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \Y $lt$cva6_processor_shim.v:106$353_Y
  end
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  cell $reduce_bool $ne$cva6_processor_shim.v:293$376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\store_count[2:0]
    connect \Y $ne$cva6_processor_shim.v:293$376_Y
  end
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  cell $reduce_bool $ne$cva6_processor_shim.v:315$384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $ne$cva6_processor_shim.v:315$384_Y
  end
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  cell $or $or$cva6_processor_shim.v:103$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \Y $or$cva6_processor_shim.v:103$346_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10902
    parameter \WIDTH 3
    connect \A $5\loadstore_fsm[2:0]
    connect \B $3\loadstore_fsm[2:0]
    connect \S \instr_valid_i
    connect \Y $procmux$10902_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$10905
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$12338
    connect \B $procmux$10902_Y
    connect \S \rst_ni
    connect \Y $2\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10920
    parameter \WIDTH 1
    connect \A $6\ready_o[0:0]
    connect \B $3\ready_o[0:0]
    connect \S \instr_valid_i
    connect \Y $2\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10944
    parameter \WIDTH 3
    connect \A $3\store_count[2:0]
    connect \B \store_count
    connect \S \instr_valid_i
    connect \Y $procmux$10944_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$10947
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$12340
    connect \B $procmux$10944_Y
    connect \S \rst_ni
    connect \Y $2\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:315.21-315.39|cva6_processor_shim.v:315.17-317.20"
  cell $mux $procmux$2720
    parameter \WIDTH 3
    connect \A { \load_cooldown [2] 2'xx }
    connect \B $sub$cva6_processor_shim.v:316$385_Y [2:0]
    connect \S $ne$cva6_processor_shim.v:315$384_Y
    connect \Y $3\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$2729
    parameter \WIDTH 3
    connect \A $3\load_cooldown[2:0]
    connect \B 3'011
    connect \S $logic_and$cva6_processor_shim.v:311$383_Y
    connect \Y $2\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$2735
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:311$383_Y
    connect \Y $2\tb_io_load_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$2741
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $5\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$2750
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $sub$cva6_processor_shim.v:286$375_Y [0]
    connect \S \store_cooldown
    connect \Y $5\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2760
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $sub$cva6_processor_shim.v:296$378_Y [2:0]
    connect \S $logic_and$cva6_processor_shim.v:293$377_Y
    connect \Y $8\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2772
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$377_Y
    connect \Y $4\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2784
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$377_Y
    connect \Y $4\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2796
    parameter \WIDTH 1
    connect \A $4\tb_io_store_mem_resp_i[0:0]
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $3\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2805
    parameter \WIDTH 1
    connect \A $4\store_cooldown[0:0]
    connect \B $sub$cva6_processor_shim.v:286$375_Y [0]
    connect \S \store_cooldown
    connect \Y $3\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2814
    parameter \WIDTH 3
    connect \A $8\store_count[2:0]
    connect \B $2\store_count[2:0]
    connect \S \store_cooldown
    connect \Y $7\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2822
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $7\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:277$373_Y
    connect \Y $6\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2828
    parameter \WIDTH 1
    connect \A $5\store_cooldown[0:0]
    connect \B $3\store_cooldown[0:0]
    connect \S $eq$cva6_processor_shim.v:277$373_Y
    connect \Y $2\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2834
    parameter \WIDTH 1
    connect \A $5\tb_io_store_mem_resp_i[0:0]
    connect \B $3\tb_io_store_mem_resp_i[0:0]
    connect \S $eq$cva6_processor_shim.v:277$373_Y
    connect \Y $2\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:271.25-271.38|cva6_processor_shim.v:271.21-273.24"
  cell $mux $procmux$2842
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \de_io_ready_o
    connect \Y $12\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$2868
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $12\ready_o[0:0]
    connect \S $eq$cva6_processor_shim.v:269$372_Y
    connect \Y $11\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$2892
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:269$372_Y
    connect \Y $9\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$2917
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$cva6_processor_shim.v:264$371_Y
    connect \Y $9\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$2941
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:264$371_Y
    connect \Y $8\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$2964
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'000
    connect \S $eq$cva6_processor_shim.v:263$369_Y
    connect \Y $9\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$2985
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $9\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:263$369_Y
    connect \Y $8\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$3006
    parameter \WIDTH 1
    connect \A $9\tb_io_store_commit_i[0:0]
    connect \B $8\tb_io_store_commit_i[0:0]
    connect \S $eq$cva6_processor_shim.v:263$369_Y
    connect \Y $7\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$3027
    parameter \WIDTH 1
    connect \A $11\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:263$369_Y
    connect \Y $10\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3048
    parameter \WIDTH 3
    connect \A $9\loadstore_fsm[2:0]
    connect \B 3'001
    connect \S $eq$cva6_processor_shim.v:261$368_Y
    connect \Y $8\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3066
    parameter \WIDTH 1
    connect \A $8\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:261$368_Y
    connect \Y $7\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3102
    parameter \WIDTH 1
    connect \A $10\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:261$368_Y
    connect \Y $9\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3120
    parameter \WIDTH 3
    connect \A $8\loadstore_fsm[2:0]
    connect \B 3'010
    connect \S $eq$cva6_processor_shim.v:257$367_Y
    connect \Y $7\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3135
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$367_Y
    connect \Y $6\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3150
    parameter \WIDTH 1
    connect \A $7\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:257$367_Y
    connect \Y $6\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3180
    parameter \WIDTH 1
    connect \A $9\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$367_Y
    connect \Y $8\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3225
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \loadstore_state
    connect \Y $5\tb_io_is_load_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3254
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'x
    connect \S \loadstore_state
    connect \Y $5\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3269
    parameter \WIDTH 3
    connect \A $add$cva6_processor_shim.v:254$366_Y
    connect \B \store_count
    connect \S \loadstore_state
    connect \Y $5\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3283
    parameter \WIDTH 3
    connect \A $7\loadstore_fsm[2:0]
    connect \B 3'011
    connect \S $eq$cva6_processor_shim.v:243$364_Y
    connect \Y $6\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3295
    parameter \WIDTH 1
    connect \A $6\store_uncommitted[0:0]
    connect \B $5\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:243$364_Y
    connect \Y $4\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3307
    parameter \WIDTH 3
    connect \A \store_count
    connect \B $5\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:243$364_Y
    connect \Y $4\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3331
    parameter \WIDTH 1
    connect \A $6\tb_io_instr_valid_i[0:0]
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:243$364_Y
    connect \Y $4\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3379
    parameter \WIDTH 1
    connect \A $8\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:243$364_Y
    connect \Y $7\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3399
    parameter \WIDTH 3
    connect \A $4\store_count[2:0]
    connect \B \store_count
    connect \S \ready_o
    connect \Y $3\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3417
    parameter \WIDTH 3
    connect \A $6\loadstore_fsm[2:0]
    connect \B \loadstore_fsm
    connect \S \ready_o
    connect \Y $5\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3462
    parameter \WIDTH 1
    connect \A $7\ready_o[0:0]
    connect \B 1'1
    connect \S \ready_o
    connect \Y $6\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3472
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12342
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3504_CMP $auto$opt_reduce.cc:134:opt_mux$12009 }
    connect \Y $7\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3473_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11111
    connect \Y $procmux$3473_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3474_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11110
    connect \Y $procmux$3474_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3475_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11101
    connect \Y $procmux$3475_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3476_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11100
    connect \Y $procmux$3476_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3477_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11011
    connect \Y $procmux$3477_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3478_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11010
    connect \Y $procmux$3478_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3479_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11001
    connect \Y $procmux$3479_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3480_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11000
    connect \Y $procmux$3480_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3481_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10111
    connect \Y $procmux$3481_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3482_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10110
    connect \Y $procmux$3482_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3483_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10101
    connect \Y $procmux$3483_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3484_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10100
    connect \Y $procmux$3484_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3485_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10011
    connect \Y $procmux$3485_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3486_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10010
    connect \Y $procmux$3486_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3487_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10001
    connect \Y $procmux$3487_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3488_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10000
    connect \Y $procmux$3488_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3489_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1111
    connect \Y $procmux$3489_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3490_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1110
    connect \Y $procmux$3490_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3491_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1101
    connect \Y $procmux$3491_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3492_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1100
    connect \Y $procmux$3492_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3493_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1011
    connect \Y $procmux$3493_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3494_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1010
    connect \Y $procmux$3494_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3495_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1001
    connect \Y $procmux$3495_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3496_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1000
    connect \Y $procmux$3496_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3497_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'111
    connect \Y $procmux$3497_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3498_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'110
    connect \Y $procmux$3498_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3499_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'101
    connect \Y $procmux$3499_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3500_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'100
    connect \Y $procmux$3500_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3501_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'11
    connect \Y $procmux$3501_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3502_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'10
    connect \Y $procmux$3502_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3503_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 1'1
    connect \Y $procmux$3503_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$3504_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $procmux$3504_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3520
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12344
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $ternary$cva6_processor_shim.v:96$362_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$12049 $procmux$3473_CMP }
    connect \Y $7\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3568
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12346
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3474_CMP $auto$opt_reduce.cc:134:opt_mux$11995 }
    connect \Y $7\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3616
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12348
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3475_CMP $auto$opt_reduce.cc:134:opt_mux$12011 }
    connect \Y $7\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3664
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12350
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3476_CMP $auto$opt_reduce.cc:134:opt_mux$12027 }
    connect \Y $7\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3712
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12352
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3477_CMP $auto$opt_reduce.cc:134:opt_mux$12051 }
    connect \Y $7\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3760
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12354
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3478_CMP $auto$opt_reduce.cc:134:opt_mux$11985 }
    connect \Y $7\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3808
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12356
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3479_CMP $auto$opt_reduce.cc:134:opt_mux$12013 }
    connect \Y $7\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3856
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12358
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3480_CMP $auto$opt_reduce.cc:134:opt_mux$12047 }
    connect \Y $7\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3904
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12360
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3481_CMP $auto$opt_reduce.cc:134:opt_mux$12065 }
    connect \Y $7\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3952
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12362
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3482_CMP $auto$opt_reduce.cc:134:opt_mux$12037 }
    connect \Y $7\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4000
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12364
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3483_CMP $auto$opt_reduce.cc:134:opt_mux$12067 }
    connect \Y $7\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4048
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12366
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3484_CMP $auto$opt_reduce.cc:134:opt_mux$12103 }
    connect \Y $7\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4096
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12368
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3485_CMP $auto$opt_reduce.cc:134:opt_mux$12139 }
    connect \Y $7\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4144
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12370
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3486_CMP $auto$opt_reduce.cc:134:opt_mux$12161 }
    connect \Y $7\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4192
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12372
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3487_CMP $auto$opt_reduce.cc:134:opt_mux$11997 }
    connect \Y $7\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4240
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12374
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3488_CMP $auto$opt_reduce.cc:134:opt_mux$11989 }
    connect \Y $7\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4288
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12376
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3489_CMP $auto$opt_reduce.cc:134:opt_mux$11999 }
    connect \Y $7\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4336
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12378
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3490_CMP $auto$opt_reduce.cc:134:opt_mux$12017 }
    connect \Y $7\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4384
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12380
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3491_CMP $auto$opt_reduce.cc:134:opt_mux$12025 }
    connect \Y $7\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4432
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12382
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3492_CMP $auto$opt_reduce.cc:134:opt_mux$12041 }
    connect \Y $7\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4480
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12384
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3493_CMP $auto$opt_reduce.cc:134:opt_mux$12059 }
    connect \Y $7\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4528
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12386
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3494_CMP $auto$opt_reduce.cc:134:opt_mux$12073 }
    connect \Y $7\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4576
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12388
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3495_CMP $auto$opt_reduce.cc:134:opt_mux$11991 }
    connect \Y $7\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4624
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12390
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3496_CMP $auto$opt_reduce.cc:134:opt_mux$12007 }
    connect \Y $7\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4672
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12392
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3497_CMP $auto$opt_reduce.cc:134:opt_mux$12019 }
    connect \Y $7\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4720
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12394
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3498_CMP $auto$opt_reduce.cc:134:opt_mux$12031 }
    connect \Y $7\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4768
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12396
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3499_CMP $auto$opt_reduce.cc:134:opt_mux$12055 }
    connect \Y $7\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4816
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12398
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3500_CMP $auto$opt_reduce.cc:134:opt_mux$12077 }
    connect \Y $7\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4864
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12400
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3501_CMP $auto$opt_reduce.cc:134:opt_mux$12045 }
    connect \Y $7\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4912
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12402
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3502_CMP $auto$opt_reduce.cc:134:opt_mux$12021 }
    connect \Y $7\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4960
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12404
    connect \B { $ternary$cva6_processor_shim.v:96$362_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3503_CMP $auto$opt_reduce.cc:134:opt_mux$12029 }
    connect \Y $7\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5009_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11111
    connect \Y $procmux$5009_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5010_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11110
    connect \Y $procmux$5010_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5011_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11101
    connect \Y $procmux$5011_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5012_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11100
    connect \Y $procmux$5012_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5013_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11011
    connect \Y $procmux$5013_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5014_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11010
    connect \Y $procmux$5014_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11001
    connect \Y $procmux$5015_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11000
    connect \Y $procmux$5016_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5017_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10111
    connect \Y $procmux$5017_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5018_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10110
    connect \Y $procmux$5018_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5019_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10101
    connect \Y $procmux$5019_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5020_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10100
    connect \Y $procmux$5020_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5021_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10011
    connect \Y $procmux$5021_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5022_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10010
    connect \Y $procmux$5022_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5023_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10001
    connect \Y $procmux$5023_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5024_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10000
    connect \Y $procmux$5024_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5025_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1111
    connect \Y $procmux$5025_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5026_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1110
    connect \Y $procmux$5026_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5027_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1101
    connect \Y $procmux$5027_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5028_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1100
    connect \Y $procmux$5028_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5029_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1011
    connect \Y $procmux$5029_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5030_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1010
    connect \Y $procmux$5030_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5031_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1001
    connect \Y $procmux$5031_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5032_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1000
    connect \Y $procmux$5032_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5033_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'111
    connect \Y $procmux$5033_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5034_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'110
    connect \Y $procmux$5034_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5035_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'101
    connect \Y $procmux$5035_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5036_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'100
    connect \Y $procmux$5036_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5037_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'11
    connect \Y $procmux$5037_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5038_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'10
    connect \Y $procmux$5038_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5039_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 1'1
    connect \Y $procmux$5039_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$5040_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \Y $procmux$5040_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5041
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12406
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $procmux$5041_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5044
    parameter \WIDTH 32
    connect \A $procmux$5041_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12408
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $procmux$5044_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$5047
    parameter \WIDTH 32
    connect \A $procmux$5044_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12410
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $procmux$5047_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$5049
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12412
    connect \B $procmux$5047_Y
    connect \S \instr_valid_i
    connect \Y $procmux$5049_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$5052
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12414
    connect \B $procmux$5049_Y
    connect \S \rst_ni
    connect \Y $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5056
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $5\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5071
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5086
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5101
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5116
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5131
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5146
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5161
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5176
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5191
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5206
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5221
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5236
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5251
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5266
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5281
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5296
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5311
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5326
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5341
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5356
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5371
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5386
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5401
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5416
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5431
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5446
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5461
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5476
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5491
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5506
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5521
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5536
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:74$319_Y
    connect \Y $6\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5746
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12416
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3504_CMP $auto$opt_reduce.cc:134:opt_mux$12009 }
    connect \Y $5\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5791
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12418
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$12049 $procmux$3473_CMP }
    connect \Y $5\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5836
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12420
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3474_CMP $auto$opt_reduce.cc:134:opt_mux$11995 }
    connect \Y $5\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5881
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12422
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3475_CMP $auto$opt_reduce.cc:134:opt_mux$12011 }
    connect \Y $5\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5926
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12424
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3476_CMP $auto$opt_reduce.cc:134:opt_mux$12027 }
    connect \Y $5\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5971
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12426
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3477_CMP $auto$opt_reduce.cc:134:opt_mux$12051 }
    connect \Y $5\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6016
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12428
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3478_CMP $auto$opt_reduce.cc:134:opt_mux$11985 }
    connect \Y $5\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6061
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12430
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3479_CMP $auto$opt_reduce.cc:134:opt_mux$12013 }
    connect \Y $5\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6106
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12432
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3480_CMP $auto$opt_reduce.cc:134:opt_mux$12047 }
    connect \Y $5\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6151
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12434
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3481_CMP $auto$opt_reduce.cc:134:opt_mux$12065 }
    connect \Y $5\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6196
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12436
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3482_CMP $auto$opt_reduce.cc:134:opt_mux$12037 }
    connect \Y $5\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6241
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12438
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3483_CMP $auto$opt_reduce.cc:134:opt_mux$12067 }
    connect \Y $5\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6286
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12440
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3484_CMP $auto$opt_reduce.cc:134:opt_mux$12103 }
    connect \Y $5\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6331
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12442
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3485_CMP $auto$opt_reduce.cc:134:opt_mux$12139 }
    connect \Y $5\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6376
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12444
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3486_CMP $auto$opt_reduce.cc:134:opt_mux$12161 }
    connect \Y $5\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6421
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12446
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3487_CMP $auto$opt_reduce.cc:134:opt_mux$11997 }
    connect \Y $5\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6466
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12448
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3488_CMP $auto$opt_reduce.cc:134:opt_mux$11989 }
    connect \Y $5\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6511
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12450
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3489_CMP $auto$opt_reduce.cc:134:opt_mux$11999 }
    connect \Y $5\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6556
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12452
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3490_CMP $auto$opt_reduce.cc:134:opt_mux$12017 }
    connect \Y $5\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6601
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12454
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3491_CMP $auto$opt_reduce.cc:134:opt_mux$12025 }
    connect \Y $5\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6646
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12456
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3492_CMP $auto$opt_reduce.cc:134:opt_mux$12041 }
    connect \Y $5\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6691
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12458
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3493_CMP $auto$opt_reduce.cc:134:opt_mux$12059 }
    connect \Y $5\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6736
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12460
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3494_CMP $auto$opt_reduce.cc:134:opt_mux$12073 }
    connect \Y $5\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6781
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12462
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3495_CMP $auto$opt_reduce.cc:134:opt_mux$11991 }
    connect \Y $5\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6826
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12464
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3496_CMP $auto$opt_reduce.cc:134:opt_mux$12007 }
    connect \Y $5\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6871
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12466
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3497_CMP $auto$opt_reduce.cc:134:opt_mux$12019 }
    connect \Y $5\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6916
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12468
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3498_CMP $auto$opt_reduce.cc:134:opt_mux$12031 }
    connect \Y $5\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6961
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12470
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3499_CMP $auto$opt_reduce.cc:134:opt_mux$12055 }
    connect \Y $5\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7006
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12472
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3500_CMP $auto$opt_reduce.cc:134:opt_mux$12077 }
    connect \Y $5\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7051
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12474
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3501_CMP $auto$opt_reduce.cc:134:opt_mux$12045 }
    connect \Y $5\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7096
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12476
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3502_CMP $auto$opt_reduce.cc:134:opt_mux$12021 }
    connect \Y $5\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7141
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12478
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3503_CMP $auto$opt_reduce.cc:134:opt_mux$12029 }
    connect \Y $5\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7186
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12480
    connect \B { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
    connect \S { $procmux$7218_CMP $procmux$7217_CMP $procmux$7216_CMP $procmux$7215_CMP $procmux$7214_CMP $procmux$7213_CMP $procmux$7212_CMP $procmux$7211_CMP $procmux$7210_CMP $procmux$7209_CMP $procmux$7208_CMP $procmux$7207_CMP $procmux$7206_CMP $procmux$7205_CMP $procmux$7204_CMP $procmux$7203_CMP $procmux$7202_CMP $procmux$7201_CMP $procmux$7200_CMP $procmux$7199_CMP $procmux$7198_CMP $procmux$7197_CMP $procmux$7196_CMP $procmux$7195_CMP $procmux$7194_CMP $procmux$7193_CMP $procmux$7192_CMP $procmux$7191_CMP $procmux$7190_CMP $procmux$7189_CMP $procmux$7188_CMP $procmux$7187_CMP }
    connect \Y $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$145_DATA[31:0]$318
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7187_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$7187_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7188_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$7188_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7189_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$7189_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7190_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$7190_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7191_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$7191_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7192_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$7192_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7193_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$7193_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7194_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$7194_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7195_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$7195_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7196_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$7196_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7197_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$7197_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7198_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$7198_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7199_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$7199_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7200_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$7200_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7201_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$7201_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7202_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$7202_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7203_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$7203_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7204_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$7204_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7205_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$7205_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7206_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$7206_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7207_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$7207_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7208_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$7208_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7209_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$7209_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7210_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$7210_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7211_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$7211_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7212_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$7212_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7213_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$7213_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7214_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$7214_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7215_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$7215_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7216_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$7216_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7217_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$7217_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$7218_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$317_Y [6:2]
    connect \Y $procmux$7218_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7231
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12482
    connect \B { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
    connect \S { $procmux$5040_CMP $procmux$5039_CMP $procmux$5038_CMP $procmux$5037_CMP $procmux$5036_CMP $procmux$5035_CMP $procmux$5034_CMP $procmux$5033_CMP $procmux$5032_CMP $procmux$5031_CMP $procmux$5030_CMP $procmux$5029_CMP $procmux$5028_CMP $procmux$5027_CMP $procmux$5026_CMP $procmux$5025_CMP $procmux$5024_CMP $procmux$5023_CMP $procmux$5022_CMP $procmux$5021_CMP $procmux$5020_CMP $procmux$5019_CMP $procmux$5018_CMP $procmux$5017_CMP $procmux$5016_CMP $procmux$5015_CMP $procmux$5014_CMP $procmux$5013_CMP $procmux$5012_CMP $procmux$5011_CMP $procmux$5010_CMP $procmux$5009_CMP }
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7264
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12484
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $procmux$7264_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7267
    parameter \WIDTH 32
    connect \A $procmux$7264_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12486
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $procmux$7267_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$7269
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12488
    connect \B $procmux$7267_Y
    connect \S \instr_valid_i
    connect \Y $procmux$7269_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$7272
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12490
    connect \B $procmux$7269_Y
    connect \S \rst_ni
    connect \Y $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$143_DATA[31:0]$316
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7276
    parameter \WIDTH 1
    connect \A $5\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7288
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7300
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7312
    parameter \WIDTH 32
    connect \A $6\regfile[31][31:0]
    connect \B $5\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7324
    parameter \WIDTH 32
    connect \A $6\regfile[30][31:0]
    connect \B $5\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7336
    parameter \WIDTH 32
    connect \A $6\regfile[29][31:0]
    connect \B $5\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7348
    parameter \WIDTH 32
    connect \A $6\regfile[28][31:0]
    connect \B $5\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7360
    parameter \WIDTH 32
    connect \A $6\regfile[27][31:0]
    connect \B $5\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7372
    parameter \WIDTH 32
    connect \A $6\regfile[26][31:0]
    connect \B $5\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7384
    parameter \WIDTH 32
    connect \A $6\regfile[25][31:0]
    connect \B $5\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7396
    parameter \WIDTH 32
    connect \A $6\regfile[24][31:0]
    connect \B $5\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7408
    parameter \WIDTH 32
    connect \A $6\regfile[23][31:0]
    connect \B $5\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7420
    parameter \WIDTH 32
    connect \A $6\regfile[22][31:0]
    connect \B $5\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7432
    parameter \WIDTH 32
    connect \A $6\regfile[21][31:0]
    connect \B $5\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7444
    parameter \WIDTH 32
    connect \A $6\regfile[20][31:0]
    connect \B $5\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7456
    parameter \WIDTH 32
    connect \A $6\regfile[19][31:0]
    connect \B $5\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7468
    parameter \WIDTH 32
    connect \A $6\regfile[18][31:0]
    connect \B $5\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7480
    parameter \WIDTH 32
    connect \A $6\regfile[17][31:0]
    connect \B $5\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7492
    parameter \WIDTH 32
    connect \A $6\regfile[16][31:0]
    connect \B $5\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7504
    parameter \WIDTH 32
    connect \A $6\regfile[15][31:0]
    connect \B $5\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7516
    parameter \WIDTH 32
    connect \A $6\regfile[14][31:0]
    connect \B $5\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7528
    parameter \WIDTH 32
    connect \A $6\regfile[13][31:0]
    connect \B $5\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7540
    parameter \WIDTH 32
    connect \A $6\regfile[12][31:0]
    connect \B $5\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7552
    parameter \WIDTH 32
    connect \A $6\regfile[11][31:0]
    connect \B $5\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7564
    parameter \WIDTH 32
    connect \A $6\regfile[10][31:0]
    connect \B $5\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7576
    parameter \WIDTH 32
    connect \A $6\regfile[9][31:0]
    connect \B $5\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7588
    parameter \WIDTH 32
    connect \A $6\regfile[8][31:0]
    connect \B $5\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7600
    parameter \WIDTH 32
    connect \A $6\regfile[7][31:0]
    connect \B $5\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7612
    parameter \WIDTH 32
    connect \A $6\regfile[6][31:0]
    connect \B $5\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7624
    parameter \WIDTH 32
    connect \A $6\regfile[5][31:0]
    connect \B $5\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7636
    parameter \WIDTH 32
    connect \A $6\regfile[4][31:0]
    connect \B $5\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7648
    parameter \WIDTH 32
    connect \A $6\regfile[3][31:0]
    connect \B $5\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7660
    parameter \WIDTH 32
    connect \A $6\regfile[2][31:0]
    connect \B $5\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7672
    parameter \WIDTH 32
    connect \A $6\regfile[1][31:0]
    connect \B $5\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7684
    parameter \WIDTH 32
    connect \A $6\regfile[0][31:0]
    connect \B $5\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7744
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $add$cva6_processor_shim.v:233$317_Y
    connect \S $eq$cva6_processor_shim.v:70$292_Y
    connect \Y $4\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7984
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12492
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8016_CMP $auto$opt_reduce.cc:134:opt_mux$12157 }
    connect \Y $4\mem[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7985_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$7985_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7986_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$7986_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7987_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$7987_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7988_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$7988_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7989_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$7989_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7990_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$7990_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7991_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$7991_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7992_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$7992_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7993_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$7993_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7994_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$7994_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7995_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$7995_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7996_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$7996_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7997_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$7997_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7998_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$7998_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7999_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$7999_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8000_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$8000_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8001_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$8001_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8002_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$8002_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8003_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$8003_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8004_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$8004_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8005_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$8005_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8006_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$8006_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8007_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$8007_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8008_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$8008_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8009_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$8009_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8010_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$8010_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8011_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$8011_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8012_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$8012_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8013_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$8013_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8014_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$8014_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$8015_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$8016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$290_Y [6:2]
    connect \Y $procmux$8016_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8026
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12494
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$12001 $procmux$7985_CMP }
    connect \Y $4\mem[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8068
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12496
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7986_CMP $auto$opt_reduce.cc:134:opt_mux$12035 }
    connect \Y $4\mem[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8110
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12498
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7987_CMP $auto$opt_reduce.cc:134:opt_mux$12061 }
    connect \Y $4\mem[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8152
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12500
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7988_CMP $auto$opt_reduce.cc:134:opt_mux$12083 }
    connect \Y $4\mem[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8194
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12502
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7989_CMP $auto$opt_reduce.cc:134:opt_mux$12107 }
    connect \Y $4\mem[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8236
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12504
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7990_CMP $auto$opt_reduce.cc:134:opt_mux$12131 }
    connect \Y $4\mem[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8278
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12506
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7991_CMP $auto$opt_reduce.cc:134:opt_mux$12149 }
    connect \Y $4\mem[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8320
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12508
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7992_CMP $auto$opt_reduce.cc:134:opt_mux$12169 }
    connect \Y $4\mem[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8362
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12510
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7993_CMP $auto$opt_reduce.cc:134:opt_mux$12005 }
    connect \Y $4\mem[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8404
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12512
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7994_CMP $auto$opt_reduce.cc:134:opt_mux$12033 }
    connect \Y $4\mem[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8446
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12514
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7995_CMP $auto$opt_reduce.cc:134:opt_mux$12057 }
    connect \Y $4\mem[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8488
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12516
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7996_CMP $auto$opt_reduce.cc:134:opt_mux$12075 }
    connect \Y $4\mem[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8530
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12518
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7997_CMP $auto$opt_reduce.cc:134:opt_mux$12093 }
    connect \Y $4\mem[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8572
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12520
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7998_CMP $auto$opt_reduce.cc:134:opt_mux$12115 }
    connect \Y $4\mem[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8614
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12522
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$7999_CMP $auto$opt_reduce.cc:134:opt_mux$12133 }
    connect \Y $4\mem[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8656
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12524
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8000_CMP $auto$opt_reduce.cc:134:opt_mux$12147 }
    connect \Y $4\mem[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8698
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12526
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8001_CMP $auto$opt_reduce.cc:134:opt_mux$12159 }
    connect \Y $4\mem[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8740
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12528
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8002_CMP $auto$opt_reduce.cc:134:opt_mux$12167 }
    connect \Y $4\mem[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8782
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12530
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8003_CMP $auto$opt_reduce.cc:134:opt_mux$11987 }
    connect \Y $4\mem[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8824
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12532
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8004_CMP $auto$opt_reduce.cc:134:opt_mux$11993 }
    connect \Y $4\mem[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8866
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12534
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8005_CMP $auto$opt_reduce.cc:134:opt_mux$12003 }
    connect \Y $4\mem[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8908
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12536
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8006_CMP $auto$opt_reduce.cc:134:opt_mux$12015 }
    connect \Y $4\mem[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8950
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12538
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8007_CMP $auto$opt_reduce.cc:134:opt_mux$12023 }
    connect \Y $4\mem[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8992
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12540
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8008_CMP $auto$opt_reduce.cc:134:opt_mux$12039 }
    connect \Y $4\mem[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9034
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12542
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8009_CMP $auto$opt_reduce.cc:134:opt_mux$12053 }
    connect \Y $4\mem[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9076
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12544
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8010_CMP $auto$opt_reduce.cc:134:opt_mux$12063 }
    connect \Y $4\mem[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9118
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12546
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8011_CMP $auto$opt_reduce.cc:134:opt_mux$12081 }
    connect \Y $4\mem[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9160
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12548
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8012_CMP $auto$opt_reduce.cc:134:opt_mux$12089 }
    connect \Y $4\mem[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9202
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12550
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8013_CMP $auto$opt_reduce.cc:134:opt_mux$12105 }
    connect \Y $4\mem[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9244
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12552
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8014_CMP $auto$opt_reduce.cc:134:opt_mux$12117 }
    connect \Y $4\mem[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9286
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12554
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8015_CMP $auto$opt_reduce.cc:134:opt_mux$12127 }
    connect \Y $4\mem[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9403
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12556
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$142_DATA[31:0]$291
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $procmux$9403_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9405
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12558
    connect \B $procmux$9403_Y
    connect \S \instr_valid_i
    connect \Y $procmux$9405_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9408
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12560
    connect \B $procmux$9405_Y
    connect \S \rst_ni
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$140_DATA[31:0]$289
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9412
    parameter \WIDTH 1
    connect \A $4\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $3\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9421
    parameter \WIDTH 3
    connect \A $4\loadstore_fsm[2:0]
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $3\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9430
    parameter \WIDTH 1
    connect \A $4\loadstore_state[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $3\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9763
    parameter \WIDTH 32
    connect \A $4\loadstore_addr[31:0]
    connect \B $add$cva6_processor_shim.v:227$290_Y
    connect \S $eq$cva6_processor_shim.v:66$255_Y
    connect \Y $3\loadstore_addr[31:0]
  end
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  cell $shl $shl$cva6_processor_shim.v:100$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \B \instr_i [24:20]
    connect \Y $shl$cva6_processor_shim.v:100$341_Y
  end
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  cell $shr $shr$cva6_processor_shim.v:90$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A { $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333 }
    connect \B \instr_i [24:20]
    connect \Y $auto$wreduce.cc:454:run$12201 [31:0]
  end
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  cell $shr $shr$cva6_processor_shim.v:97$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \B \instr_i [24:20]
    connect \Y $shr$cva6_processor_shim.v:97$338_Y
  end
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  cell $sub $sub$cva6_processor_shim.v:286$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:286$375_Y [0]
  end
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  cell $sub $sub$cva6_processor_shim.v:296$378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:296$378_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  cell $sub $sub$cva6_processor_shim.v:316$385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \load_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:316$385_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  cell $mux $ternary$cva6_processor_shim.v:102$359
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:103$358_Y
    connect \B $and$cva6_processor_shim.v:102$344_Y
    connect \S $eq$cva6_processor_shim.v:102$343_Y
    connect \Y $ternary$cva6_processor_shim.v:102$359_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  cell $mux $ternary$cva6_processor_shim.v:103$358
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:104$357_Y
    connect \B $or$cva6_processor_shim.v:103$346_Y
    connect \S $eq$cva6_processor_shim.v:103$345_Y
    connect \Y $ternary$cva6_processor_shim.v:103$358_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  cell $mux $ternary$cva6_processor_shim.v:104$357
    parameter \WIDTH 32
    connect \A { 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$12203 [0] }
    connect \B $xor$cva6_processor_shim.v:104$348_Y
    connect \S $eq$cva6_processor_shim.v:104$347_Y
    connect \Y $ternary$cva6_processor_shim.v:104$357_Y
  end
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  cell $mux $ternary$cva6_processor_shim.v:105$351
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:105$350_Y
    connect \Y $auto$wreduce.cc:454:run$12202 [0]
  end
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  cell $mux $ternary$cva6_processor_shim.v:105$356
    parameter \WIDTH 1
    connect \A $ternary$cva6_processor_shim.v:106$355_Y [0]
    connect \B $auto$wreduce.cc:454:run$12202 [0]
    connect \S $eq$cva6_processor_shim.v:105$349_Y
    connect \Y $auto$wreduce.cc:454:run$12203 [0]
  end
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  cell $mux $ternary$cva6_processor_shim.v:106$354
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:106$353_Y
    connect \Y $auto$wreduce.cc:454:run$12204 [0]
  end
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  cell $mux $ternary$cva6_processor_shim.v:106$355
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$12204 [0]
    connect \S $eq$cva6_processor_shim.v:106$352_Y
    connect \Y $ternary$cva6_processor_shim.v:106$355_Y [0]
  end
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  cell $mux $ternary$cva6_processor_shim.v:96$362
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:97$361_Y
    connect \B $add$cva6_processor_shim.v:96$336_Y
    connect \S $eq$cva6_processor_shim.v:96$335_Y
    connect \Y $ternary$cva6_processor_shim.v:96$362_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  cell $mux $ternary$cva6_processor_shim.v:97$361
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:98$360_Y
    connect \B $shr$cva6_processor_shim.v:97$338_Y
    connect \S $eq$cva6_processor_shim.v:97$337_Y
    connect \Y $ternary$cva6_processor_shim.v:97$361_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  cell $mux $ternary$cva6_processor_shim.v:98$360
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:102$359_Y
    connect \B $ternary$cva6_processor_shim.v:99$342_Y
    connect \S $eq$cva6_processor_shim.v:98$339_Y
    connect \Y $ternary$cva6_processor_shim.v:98$360_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  cell $mux $ternary$cva6_processor_shim.v:99$342
    parameter \WIDTH 32
    connect \A $auto$wreduce.cc:454:run$12201 [31:0]
    connect \B $shl$cva6_processor_shim.v:100$341_Y
    connect \S $eq$cva6_processor_shim.v:99$340_Y
    connect \Y $ternary$cva6_processor_shim.v:99$342_Y
  end
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  cell $xor $xor$cva6_processor_shim.v:104$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$146_DATA[31:0]$333
    connect \Y $xor$cva6_processor_shim.v:104$348_Y
  end
  attribute \module_not_derived 1
  attribute \src "cva6_processor_shim.v:136.19-147.6"
  cell \cva6_lsu_shim \lsu_shim_i
    connect \clk_i \clk_i
    connect \instr_i \tb_io_instr_i
    connect \instr_valid_i \tb_io_instr_valid_i
    connect \is_load_i \tb_io_is_load_i
    connect \load_mem_resp_i \tb_io_load_mem_resp_i
    connect \load_req_o \de_io_load_req_o
    connect \ready_o \de_io_ready_o
    connect \rst_ni \rst_ni
    connect \store_commit_i \tb_io_store_commit_i
    connect \store_mem_resp_i \tb_io_store_mem_resp_i
  end
  connect $auto$wreduce.cc:454:run$12202 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$12203 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$12204 [31:1] 31'0000000000000000000000000000000
  connect $ternary$cva6_processor_shim.v:106$355_Y [31:1] 31'0000000000000000000000000000000
  connect \de_io_instr_i \tb_io_instr_i
  connect \de_io_instr_valid_i \tb_io_instr_valid_i
  connect \de_io_is_load_i \tb_io_is_load_i
  connect \de_io_load_mem_resp_i \tb_io_load_mem_resp_i
  connect \de_io_store_commit_i \tb_io_store_commit_i
  connect \de_io_store_mem_resp_i \tb_io_store_mem_resp_i
  connect \instr_ready_o \ready_o
  connect \mem_o { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
  connect \regfile_o { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
end
attribute \dynports 1
attribute \hdlname "\\load_store_unit"
attribute \src "load_store_unit.v:1.1-558.10"
module \load_store_unit
  parameter \ASID_WIDTH 1
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result[3:0]$473
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420._sv2v_jump[1:0]$474
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result[3:0]$475
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420._sv2v_jump[1:0]$476
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result[3:0]$477
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420._sv2v_jump[1:0]$478
  wire width 32 $auto$async2sync.cc:140:execute$12259
  wire $auto$opt_reduce.cc:134:opt_mux$12177
  wire $auto$opt_reduce.cc:134:opt_mux$12179
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12562
  wire width 4 $auto$rtlil.cc:2817:Anyseq$12564
  wire width 4 $auto$rtlil.cc:2817:Anyseq$12566
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12568
  attribute \src "load_store_unit.v:497.8-497.27"
  wire $eq$load_store_unit.v:497$479_Y
  wire $procmux$2162_CMP
  wire $procmux$2163_CMP
  wire $procmux$2164_CMP
  wire $procmux$2165_CMP
  wire $procmux$2167_CMP
  wire $procmux$2184_CMP
  wire $procmux$2202_CMP
  wire width 5 $procmux$2205_CMP
  wire $procmux$2205_CTRL
  wire width 5 $procmux$2206_CMP
  wire $procmux$2206_CTRL
  wire width 16 $procmux$2207_CMP
  wire $procmux$2207_CTRL
  wire $procmux$2376_CMP
  wire $procmux$2377_CMP
  attribute \src "load_store_unit.v:106.22-106.31"
  wire width 135 output 39 \amo_req_o
  attribute \src "load_store_unit.v:107.20-107.30"
  wire width 65 input 40 \amo_resp_i
  attribute \src "load_store_unit.v:57.13-57.31"
  wire input 5 \amo_valid_commit_i
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 \ariane_pkg_be_gen_32$func$load_store_unit.v:514$416.$result
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$415.$result
  attribute \src "load_store_unit.v:88.32-88.38"
  wire input 29 \asid_i
  attribute \src "load_store_unit.v:89.32-89.52"
  wire input 30 \asid_to_be_flushed_i
  attribute \src "load_store_unit.v:117.13-117.17"
  wire width 4 \be_i
  attribute \src "load_store_unit.v:53.13-53.18"
  wire input 1 \clk_i
  attribute \src "load_store_unit.v:73.13-73.21"
  wire input 17 \commit_i
  attribute \src "load_store_unit.v:74.14-74.28"
  wire output 18 \commit_ready_o
  attribute \src "load_store_unit.v:75.19-75.35"
  wire width 3 input 19 \commit_tran_id_i
  attribute \src "load_store_unit.v:98.21-98.39"
  wire width 105 input 35 \dcache_req_ports_i
  attribute \src "load_store_unit.v:103.665-103.683"
  wire width 231 output 36 \dcache_req_ports_o
  attribute \src "load_store_unit.v:104.13-104.35"
  wire input 37 \dcache_wbuffer_empty_i
  attribute \src "load_store_unit.v:105.13-105.36"
  wire input 38 \dcache_wbuffer_not_ni_i
  attribute \src "load_store_unit.v:134.7-134.15"
  wire \dtlb_hit
  attribute \src "load_store_unit.v:93.14-93.25"
  wire output 34 \dtlb_miss_o
  wire width 20 \dtlb_ppn
  attribute \src "load_store_unit.v:77.13-77.35"
  wire input 21 \en_ld_st_translation_i
  attribute \src "load_store_unit.v:76.13-76.33"
  wire input 20 \enable_translation_i
  attribute \src "load_store_unit.v:55.13-55.20"
  wire input 3 \flush_i
  attribute \src "load_store_unit.v:91.13-91.24"
  wire input 32 \flush_tlb_i
  attribute \src "load_store_unit.v:62.21-62.30"
  wire width 111 input 6 \fu_data_i
  attribute \src "load_store_unit.v:79.20-79.33"
  wire width 33 input 22 \icache_areq_i
  attribute \src "load_store_unit.v:81.21-81.34"
  wire width 100 output 23 \icache_areq_o
  attribute \src "load_store_unit.v:92.14-92.25"
  wire output 33 \itlb_miss_o
  attribute \src "load_store_unit.v:145.14-145.19"
  wire width 65 \ld_ex
  attribute \src "load_store_unit.v:138.14-138.23"
  wire width 32 \ld_result
  attribute \src "load_store_unit.v:83.19-83.35"
  wire width 2 input 25 \ld_st_priv_lvl_i
  attribute \src "load_store_unit.v:137.13-137.24"
  wire width 3 \ld_trans_id
  attribute \src "load_store_unit.v:125.7-125.25"
  attribute \unused_bits "0"
  wire \ld_translation_req
  attribute \src "load_store_unit.v:127.14-127.22"
  wire width 32 \ld_vaddr
  attribute \src "load_store_unit.v:136.7-136.15"
  wire \ld_valid
  attribute \src "load_store_unit.v:124.6-124.16"
  wire \ld_valid_i
  attribute \src "load_store_unit.v:68.21-68.37"
  wire width 65 output 12 \load_exception_o
  attribute \src "load_store_unit.v:66.21-66.34"
  wire width 32 output 10 \load_result_o
  attribute \src "load_store_unit.v:293.20-293.32"
  wire width 2 output 44 \load_state_o
  attribute \src "load_store_unit.v:65.20-65.35"
  wire width 3 output 9 \load_trans_id_o
  attribute \src "load_store_unit.v:67.14-67.26"
  wire output 11 \load_valid_o
  attribute \src "load_store_unit.v:111.14-111.22"
  wire width 85 \lsu_ctrl
  attribute \src "load_store_unit.v:63.14-63.25"
  wire output 7 \lsu_ready_o
  attribute \src "load_store_unit.v:547.14-547.23"
  wire width 85 \lsu_req_i
  attribute \src "load_store_unit.v:64.13-64.24"
  wire input 8 \lsu_valid_i
  attribute \src "load_store_unit.v:133.14-133.27"
  wire width 65 \mmu_exception
  wire width 32 \mmu_paddr
  attribute \src "load_store_unit.v:131.13-131.22"
  wire width 32 \mmu_vaddr
  attribute \src "load_store_unit.v:85.13-85.18"
  wire input 27 \mxr_i
  attribute \src "load_store_unit.v:56.14-56.29"
  wire output 4 \no_st_pending_o
  attribute \src "load_store_unit.v:116.7-116.15"
  wire \overflow
  attribute \src "load_store_unit.v:142.14-142.25"
  wire width 12 \page_offset
  attribute \src "load_store_unit.v:143.7-143.26"
  wire \page_offset_matches
  attribute \src "load_store_unit.v:109.21-109.30"
  wire width 512 input 42 \pmpaddr_i
  attribute \src "load_store_unit.v:108.21-108.29"
  wire width 128 input 41 \pmpcfg_i
  attribute \src "load_store_unit.v:113.7-113.13"
  wire \pop_ld
  attribute \src "load_store_unit.v:112.7-112.13"
  wire \pop_st
  attribute \src "load_store_unit.v:82.19-82.29"
  wire width 2 input 24 \priv_lvl_i
  attribute \src "load_store_unit.v:54.13-54.19"
  wire input 2 \rst_ni
  attribute \src "load_store_unit.v:87.20-87.30"
  wire width 22 input 28 \satp_ppn_i
  attribute \src "load_store_unit.v:146.14-146.19"
  wire width 65 \st_ex
  attribute \src "load_store_unit.v:141.14-141.23"
  wire width 32 \st_result
  attribute \src "load_store_unit.v:140.13-140.24"
  wire width 3 \st_trans_id
  attribute \src "load_store_unit.v:126.7-126.25"
  attribute \unused_bits "0"
  wire \st_translation_req
  attribute \src "load_store_unit.v:128.14-128.22"
  wire width 32 \st_vaddr
  attribute \src "load_store_unit.v:139.7-139.15"
  wire \st_valid
  attribute \src "load_store_unit.v:123.6-123.16"
  wire \st_valid_i
  attribute \src "load_store_unit.v:232.7-232.25"
  wire \store_buffer_empty
  attribute \src "load_store_unit.v:72.21-72.38"
  wire width 65 output 16 \store_exception_o
  attribute \src "load_store_unit.v:70.21-70.35"
  wire width 32 output 14 \store_result_o
  attribute \src "load_store_unit.v:294.20-294.33"
  wire width 8 output 43 \store_state_o
  attribute \src "load_store_unit.v:69.20-69.36"
  wire width 3 output 13 \store_trans_id_o
  attribute \src "load_store_unit.v:71.14-71.27"
  wire output 15 \store_valid_o
  attribute \src "load_store_unit.v:84.13-84.18"
  wire input 26 \sum_i
  attribute \src "load_store_unit.v:114.14-114.21"
  wire width 32 \vaddr_i
  attribute \src "load_store_unit.v:90.20-90.41"
  wire width 32 input 31 \vaddr_to_be_flushed_i
  attribute \src "load_store_unit.v:115.14-115.24"
  wire width 32 \vaddr_xlen
  attribute \src "load_store_unit.v:118.32-118.87"
  cell $add $add$load_store_unit.v:118$421
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \fu_data_i [34:3]
    connect \B \fu_data_i [98:67]
    connect \Y \vaddr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$12260
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$12259
    connect \S \rst_ni
    connect \Y \mmu_paddr
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$2165_CMP $procmux$2164_CMP $procmux$2163_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12177
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$2165_CMP $procmux$2164_CMP $procmux$2163_CMP $procmux$2162_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12179
  end
  cell $anyseq $auto$setundef.cc:501:execute$12561
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12562
  end
  cell $anyseq $auto$setundef.cc:501:execute$12563
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:2817:Anyseq$12564
  end
  cell $anyseq $auto$setundef.cc:501:execute$12565
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:2817:Anyseq$12566
  end
  cell $anyseq $auto$setundef.cc:501:execute$12567
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12568
  end
  cell $anyseq $auto$setundef.cc:501:execute$12585
    parameter \WIDTH 1
    connect \Y \icache_areq_o [98]
  end
  attribute \src "load_store_unit.v:497.8-497.27"
  cell $logic_not $eq$load_store_unit.v:497$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420._sv2v_jump[1:0]$474
    connect \Y $eq$load_store_unit.v:497$479_Y
  end
  attribute \src "load_store_unit.v:221.4-229.8"
  cell $sdff $procdff$11754
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \mmu_vaddr
    connect \Q $auto$async2sync.cc:140:execute$12259
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:497.8-497.27|load_store_unit.v:497.4-500.7"
  cell $mux $procmux$2158
    parameter \WIDTH 4
    connect \A $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result[3:0]$473
    connect \B 4'0000
    connect \S $eq$load_store_unit.v:497$479_Y
    connect \Y \ariane_pkg_be_gen_32$func$load_store_unit.v:514$416.$result
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $mux $procmux$2161
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12562
    connect \B 2'11
    connect \S $auto$opt_reduce.cc:134:opt_mux$12179
    connect \Y $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420._sv2v_jump[1:0]$478
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2162_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 2'11
    connect \Y $procmux$2162_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2163_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$2163_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2164_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 1'1
    connect \Y $procmux$2164_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $logic_not $procmux$2165_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \Y $procmux$2165_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $logic_not $procmux$2167_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$415.$result
    connect \Y $procmux$2167_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $pmux $procmux$2169
    parameter \S_WIDTH 4
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:2817:Anyseq$12564
    connect \B 16'0001001001001000
    connect \S { $procmux$2165_CMP $procmux$2164_CMP $procmux$2163_CMP $procmux$2162_CMP }
    connect \Y $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result[3:0]$477
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:459.6-472.13"
  cell $mux $procmux$2179
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'11
    connect \S $auto$opt_reduce.cc:134:opt_mux$12177
    connect \Y $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420._sv2v_jump[1:0]$476
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $eq $procmux$2184_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$415.$result
    connect \B 1'1
    connect \Y $procmux$2184_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:459.6-472.13"
  cell $pmux $procmux$2188
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:2817:Anyseq$12566
    connect \B 12'001101101100
    connect \S { $procmux$2165_CMP $procmux$2164_CMP $procmux$2163_CMP }
    connect \Y $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result[3:0]$475
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $pmux $procmux$2195
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'11
    connect \B { $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420._sv2v_jump[1:0]$476 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420._sv2v_jump[1:0]$478 }
    connect \S { $procmux$2184_CMP $procmux$2167_CMP }
    connect \Y $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420._sv2v_jump[1:0]$474
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $pmux $procmux$2199
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B { 4'1111 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result[3:0]$475 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result[3:0]$477 }
    connect \S { $procmux$2202_CMP $procmux$2184_CMP $procmux$2167_CMP }
    connect \Y $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$420.$result[3:0]$473
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $eq $procmux$2202_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$415.$result
    connect \B 2'10
    connect \Y $procmux$2202_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $pmux $procmux$2204
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$2207_CTRL $procmux$2206_CTRL $procmux$2205_CTRL }
    connect \Y \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$415.$result
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2205_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2205_CMP
    connect \Y $procmux$2205_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2205_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101011
    connect \Y $procmux$2205_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2205_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101101
    connect \Y $procmux$2205_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2205_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101100
    connect \Y $procmux$2205_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2205_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010100
    connect \Y $procmux$2205_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2205_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1011000
    connect \Y $procmux$2205_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2206_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2206_CMP
    connect \Y $procmux$2206_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2206_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101000
    connect \Y $procmux$2206_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2206_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101001
    connect \Y $procmux$2206_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2206_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101010
    connect \Y $procmux$2206_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2206_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010011
    connect \Y $procmux$2206_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2206_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010111
    connect \Y $procmux$2206_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2207_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $procmux$2207_CMP
    connect \Y $procmux$2207_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100101
    connect \Y $procmux$2207_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100110
    connect \Y $procmux$2207_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110101
    connect \Y $procmux$2207_CMP [10]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110110
    connect \Y $procmux$2207_CMP [11]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110111
    connect \Y $procmux$2207_CMP [12]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111000
    connect \Y $procmux$2207_CMP [13]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111001
    connect \Y $procmux$2207_CMP [14]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111010
    connect \Y $procmux$2207_CMP [15]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100111
    connect \Y $procmux$2207_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010010
    connect \Y $procmux$2207_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010110
    connect \Y $procmux$2207_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101110
    connect \Y $procmux$2207_CMP [5]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110000
    connect \Y $procmux$2207_CMP [6]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110010
    connect \Y $procmux$2207_CMP [7]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110011
    connect \Y $procmux$2207_CMP [8]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2207_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110100
    connect \Y $procmux$2207_CMP [9]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $pmux $procmux$2375
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 0
    connect \B { \ld_vaddr \st_vaddr }
    connect \S { $procmux$2377_CMP $procmux$2376_CMP }
    connect \Y \mmu_vaddr
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $eq $procmux$2376_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl [14:11]
    connect \B 2'10
    connect \Y $procmux$2376_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $eq $procmux$2377_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl [14:11]
    connect \B 1'1
    connect \Y $procmux$2377_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $mux $procmux$2384
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \lsu_ctrl [84]
    connect \S $procmux$2377_CMP
    connect \Y \ld_valid_i
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $mux $procmux$2387
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \lsu_ctrl [84]
    connect \S $procmux$2376_CMP
    connect \Y \st_valid_i
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:264.37-291.3"
  cell $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit \i_load_unit
    connect \clk_i \clk_i
    connect \commit_tran_id_i \commit_tran_id_i
    connect \dcache_wbuffer_not_ni_i \dcache_wbuffer_not_ni_i
    connect \dtlb_hit_i 1'1
    connect \dtlb_ppn_i { $auto$rtlil.cc:2817:Anyseq$12568 \mmu_vaddr [31:12] }
    connect \ex_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \ex_o \ld_ex
    connect \flush_i \flush_i
    connect \load_state_o \load_state_o
    connect \lsu_ctrl_i \lsu_ctrl
    connect \paddr_i { 2'00 \mmu_paddr }
    connect \page_offset_matches_i \page_offset_matches
    connect \page_offset_o \page_offset
    connect \pop_ld_o \pop_ld
    connect \req_port_i \dcache_req_ports_i [69:35]
    connect \req_port_o \dcache_req_ports_o [153:77]
    connect \result_o \ld_result
    connect \rst_ni \rst_ni
    connect \store_buffer_empty_i \store_buffer_empty
    connect \trans_id_o \ld_trans_id
    connect \translation_req_o \ld_translation_req
    connect \vaddr_o \ld_vaddr
    connect \valid_i \ld_valid_i
    connect \valid_o \ld_valid
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:302.2-307.3"
  cell \shift_reg \i_pipe_reg_load
    connect \clk_i \clk_i
    connect \d_i { \ld_valid \ld_trans_id \ld_result \ld_ex }
    connect \d_o { \load_valid_o \load_trans_id_o \load_result_o \load_exception_o }
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:314.2-319.3"
  cell \shift_reg \i_pipe_reg_store
    connect \clk_i \clk_i
    connect \d_i { \st_valid \st_trans_id \st_result \st_ex }
    connect \d_o { \store_valid_o \store_trans_id_o \store_result_o \store_exception_o }
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:233.13-263.3"
  cell \store_unit \i_store_unit
    connect \amo_req_o \amo_req_o
    connect \amo_resp_i \amo_resp_i
    connect \amo_valid_commit_i \amo_valid_commit_i
    connect \clk_i \clk_i
    connect \commit_i \commit_i
    connect \commit_ready_o \commit_ready_o
    connect \dtlb_hit_i 1'1
    connect \ex_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \ex_o \st_ex
    connect \flush_i \flush_i
    connect \lsu_ctrl_i \lsu_ctrl
    connect \no_st_pending_o \no_st_pending_o
    connect \paddr_i { 2'00 \mmu_paddr }
    connect \page_offset_i \page_offset
    connect \page_offset_matches_o \page_offset_matches
    connect \pop_st_o \pop_st
    connect \req_port_i \dcache_req_ports_i [104:70]
    connect \req_port_o \dcache_req_ports_o [230:154]
    connect \result_o \st_result
    connect \rst_ni \rst_ni
    connect \store_buffer_empty_o \store_buffer_empty
    connect \store_state_o \store_state_o
    connect \trans_id_o \st_trans_id
    connect \translation_req_o \st_translation_req
    connect \vaddr_o \st_vaddr
    connect \valid_i \st_valid_i
    connect \valid_o \st_valid
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:549.13-557.3"
  cell \lsu_bypass \lsu_bypass_i
    connect \clk_i \clk_i
    connect \flush_i \flush_i
    connect \lsu_ctrl_o \lsu_ctrl
    connect \lsu_req_i { \lsu_valid_i \vaddr_i 1'0 \fu_data_i [66:35] \ariane_pkg_be_gen_32$func$load_store_unit.v:514$416.$result \fu_data_i [110:99] \fu_data_i [2:0] }
    connect \lsu_req_valid_i \lsu_valid_i
    connect \pop_ld_i \pop_ld
    connect \pop_st_i \pop_st
    connect \ready_o \lsu_ready_o
    connect \rst_ni \rst_ni
  end
  connect \be_i \ariane_pkg_be_gen_32$func$load_store_unit.v:514$416.$result
  connect { \dcache_req_ports_o [76:11] \dcache_req_ports_o [9:0] } 76'0000000000000000000000000000000000000000000000000000000000000000000011111100
  connect \dtlb_hit 1'1
  connect \dtlb_miss_o 1'0
  connect \dtlb_ppn \mmu_vaddr [31:12]
  connect { \icache_areq_o [99] \icache_areq_o [97:0] } { \icache_areq_i [32] \icache_areq_i 65'00000000000000000000000000000000000000000000000000000000000000000 }
  connect \itlb_miss_o 1'0
  connect \lsu_req_i { \lsu_valid_i \vaddr_i 1'0 \fu_data_i [66:35] \ariane_pkg_be_gen_32$func$load_store_unit.v:514$416.$result \fu_data_i [110:99] \fu_data_i [2:0] }
  connect \mmu_exception 65'00000000000000000000000000000000000000000000000000000000000000000
  connect \overflow 1'0
  connect \vaddr_xlen \vaddr_i
end
attribute \hdlname "\\lsu_bypass"
attribute \src "lsu_bypass.v:1.1-92.10"
module \lsu_bypass
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $1\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $1\read_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $1\status_cnt[1:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $1\write_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $2\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $2\read_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $2\status_cnt[1:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $3\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $3\status_cnt[1:0]
  wire width 9 $add$lsu_bypass.v:0$499_Y
  wire width 9 $add$lsu_bypass.v:0$539_Y
  wire $add$lsu_bypass.v:48$508_Y
  attribute \src "lsu_bypass.v:49.17-49.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$lsu_bypass.v:49$509_Y
  wire width 9 $add$lsu_bypass.v:52$513_Y
  wire $add$lsu_bypass.v:53$521_Y
  attribute \src "lsu_bypass.v:58.19-58.35"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$lsu_bypass.v:58$534_Y
  wire width 85 $and$lsu_bypass.v:0$501_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$506_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$519_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$532_Y
  wire width 170 $auto$async2sync.cc:140:execute$12261
  wire $auto$async2sync.cc:140:execute$12263
  wire $auto$async2sync.cc:140:execute$12265
  wire width 2 $auto$async2sync.cc:140:execute$12267
  wire $auto$opt_dff.cc:276:combine_resets$13292
  wire $auto$opt_dff.cc:276:combine_resets$13307
  wire $auto$rtlil.cc:2127:Not$13291
  attribute \src "lsu_bypass.v:47.10-47.30"
  wire width 32 $auto$wreduce.cc:454:run$12213
  attribute \src "lsu_bypass.v:52.11-52.30"
  wire width 32 $auto$wreduce.cc:454:run$12214
  attribute \src "lsu_bypass.v:61.7-61.27"
  wire $logic_and$lsu_bypass.v:61$536_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $not$lsu_bypass.v:0$505_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $not$lsu_bypass.v:0$518_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$507_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$520_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$533_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 85 $shiftx$lsu_bypass.v:0$540_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$500_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$504_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$514_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$517_Y
  attribute \src "lsu_bypass.v:54.17-54.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$lsu_bypass.v:54$522_Y
  attribute \src "lsu_bypass.v:59.17-59.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$lsu_bypass.v:59$535_Y
  attribute \src "lsu_bypass.v:12.13-12.18"
  wire input 1 \clk_i
  attribute \src "lsu_bypass.v:34.7-34.12"
  wire \empty
  attribute \src "lsu_bypass.v:14.13-14.20"
  wire input 3 \flush_i
  attribute \src "lsu_bypass.v:24.20-24.30"
  wire width 85 output 8 \lsu_ctrl_o
  attribute \src "lsu_bypass.v:20.20-20.29"
  wire width 85 input 4 \lsu_req_i
  attribute \src "lsu_bypass.v:21.13-21.28"
  wire input 5 \lsu_req_valid_i
  attribute \src "lsu_bypass.v:27.14-27.19"
  wire width 170 \mem_q
  attribute \src "lsu_bypass.v:22.13-22.21"
  wire input 6 \pop_ld_i
  attribute \src "lsu_bypass.v:23.13-23.21"
  wire input 7 \pop_st_i
  attribute \src "lsu_bypass.v:29.6-29.20"
  wire \read_pointer_q
  attribute \src "lsu_bypass.v:25.14-25.21"
  wire output 9 \ready_o
  attribute \src "lsu_bypass.v:13.13-13.19"
  wire input 2 \rst_ni
  attribute \src "lsu_bypass.v:33.12-33.24"
  wire width 2 \status_cnt_q
  attribute \src "lsu_bypass.v:31.6-31.21"
  wire \write_pointer_q
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $add $add$lsu_bypass.v:0$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12213 [7:0]
    connect \B 1'0
    connect \Y $add$lsu_bypass.v:0$499_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $add $add$lsu_bypass.v:0$539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12214 [7:0]
    connect \B 1'0
    connect \Y $add$lsu_bypass.v:0$539_Y
  end
  attribute \src "lsu_bypass.v:48.20-48.37"
  cell $add $add$lsu_bypass.v:48$508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \write_pointer_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:48$508_Y
  end
  attribute \src "lsu_bypass.v:49.17-49.31"
  cell $add $add$lsu_bypass.v:49$509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \status_cnt_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:49$509_Y [1:0]
  end
  attribute \src "lsu_bypass.v:52.10-52.36"
  cell $add $add$lsu_bypass.v:52$513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12214 [7:0]
    connect \B 7'1010100
    connect \Y $add$lsu_bypass.v:52$513_Y
  end
  attribute \src "lsu_bypass.v:53.19-53.35"
  cell $add $add$lsu_bypass.v:53$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_pointer_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:53$521_Y
  end
  attribute \src "lsu_bypass.v:58.19-58.35"
  cell $add $add$lsu_bypass.v:58$534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1\read_pointer[0:0]
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:58$534_Y [0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 85
    parameter \Y_WIDTH 85
    connect \A 85'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B \lsu_req_i
    connect \Y $and$lsu_bypass.v:0$501_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A \mem_q
    connect \B $not$lsu_bypass.v:0$505_Y
    connect \Y $and$lsu_bypass.v:0$506_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $1\mem_n[169:0]
    connect \B $not$lsu_bypass.v:0$518_Y
    connect \Y $and$lsu_bypass.v:0$519_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $2\mem_n[169:0]
    connect \B $not$lsu_bypass.v:0$518_Y
    connect \Y $and$lsu_bypass.v:0$532_Y
  end
  cell $mux $auto$async2sync.cc:149:execute$12262
    parameter \WIDTH 170
    connect \A 170'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12261
    connect \S \rst_ni
    connect \Y \mem_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12264
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12263
    connect \S \rst_ni
    connect \Y \read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12266
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12265
    connect \S \rst_ni
    connect \Y \write_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12268
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12267
    connect \S \rst_ni
    connect \Y \status_cnt_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13291
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$13291 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13292
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$lsu_bypass.v:61$536_Y \flush_i $auto$rtlil.cc:2127:Not$13291 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13307
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13294
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $3\status_cnt[1:0]
    connect \Q $auto$async2sync.cc:140:execute$12267
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13292
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13299
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $1\write_pointer[0:0]
    connect \Q $auto$async2sync.cc:140:execute$12265
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13292
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13304
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\read_pointer[0:0]
    connect \Q $auto$async2sync.cc:140:execute$12263
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13292
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13309
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 170'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 170
    connect \CLK \clk_i
    connect \D $3\mem_n[169:0]
    connect \Q $auto$async2sync.cc:140:execute$12261
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13307
  end
  attribute \src "lsu_bypass.v:35.17-35.34"
  cell $logic_not $eq$lsu_bypass.v:35$488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \status_cnt_q
    connect \Y \ready_o
  end
  attribute \src "lsu_bypass.v:61.7-61.27"
  cell $logic_and $logic_and$lsu_bypass.v:61$536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pop_st_i
    connect \B \pop_ld_i
    connect \Y $logic_and$lsu_bypass.v:61$536_Y
  end
  attribute \src "lsu_bypass.v:47.10-47.30"
  cell $mul $mul$lsu_bypass.v:47$498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \write_pointer_q
    connect \B 7'1010101
    connect \Y $auto$wreduce.cc:454:run$12213 [7:0]
  end
  attribute \src "lsu_bypass.v:52.11-52.30"
  cell $mul $mul$lsu_bypass.v:52$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \read_pointer_q
    connect \B 7'1010101
    connect \Y $auto$wreduce.cc:454:run$12214 [7:0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $not $not$lsu_bypass.v:0$505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $shl$lsu_bypass.v:0$500_Y
    connect \Y $not$lsu_bypass.v:0$505_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $not $not$lsu_bypass.v:0$518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $shl$lsu_bypass.v:0$514_Y
    connect \Y $not$lsu_bypass.v:0$518_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$506_Y
    connect \B $shl$lsu_bypass.v:0$504_Y
    connect \Y $or$lsu_bypass.v:0$507_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$519_Y
    connect \B $shl$lsu_bypass.v:0$517_Y
    connect \Y $or$lsu_bypass.v:0$520_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$532_Y
    connect \B $shl$lsu_bypass.v:0$517_Y
    connect \Y $or$lsu_bypass.v:0$533_Y
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:74.7-74.12|lsu_bypass.v:74.3-77.48"
  cell $mux $procmux$2092
    parameter \WIDTH 85
    connect \A $shiftx$lsu_bypass.v:0$540_Y
    connect \B \lsu_req_i
    connect \S \ready_o
    connect \Y \lsu_ctrl_o
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2110
    parameter \WIDTH 2
    connect \A $2\status_cnt[1:0]
    connect \B $sub$lsu_bypass.v:59$535_Y [1:0]
    connect \S \pop_st_i
    connect \Y $3\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2113
    parameter \WIDTH 1
    connect \A $1\read_pointer[0:0]
    connect \B $add$lsu_bypass.v:58$534_Y [0]
    connect \S \pop_st_i
    connect \Y $2\read_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2116
    parameter \WIDTH 170
    connect \A $2\mem_n[169:0]
    connect \B $or$lsu_bypass.v:0$533_Y
    connect \S \pop_st_i
    connect \Y $3\mem_n[169:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2125
    parameter \WIDTH 2
    connect \A $1\status_cnt[1:0]
    connect \B $sub$lsu_bypass.v:54$522_Y [1:0]
    connect \S \pop_ld_i
    connect \Y $2\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2128
    parameter \WIDTH 1
    connect \A \read_pointer_q
    connect \B $add$lsu_bypass.v:53$521_Y
    connect \S \pop_ld_i
    connect \Y $1\read_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2131
    parameter \WIDTH 170
    connect \A $1\mem_n[169:0]
    connect \B $or$lsu_bypass.v:0$520_Y
    connect \S \pop_ld_i
    connect \Y $2\mem_n[169:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2140
    parameter \WIDTH 2
    connect \A \status_cnt_q
    connect \B $add$lsu_bypass.v:49$509_Y [1:0]
    connect \S \lsu_req_valid_i
    connect \Y $1\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2143
    parameter \WIDTH 1
    connect \A \write_pointer_q
    connect \B $add$lsu_bypass.v:48$508_Y
    connect \S \lsu_req_valid_i
    connect \Y $1\write_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2146
    parameter \WIDTH 170
    connect \A \mem_q
    connect \B $or$lsu_bypass.v:0$507_Y
    connect \S \lsu_req_valid_i
    connect \Y $1\mem_n[169:0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shiftx $shiftx$lsu_bypass.v:0$540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 1
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 85
    connect \A \mem_q
    connect \B { 1'0 $add$lsu_bypass.v:0$539_Y }
    connect \Y $shiftx$lsu_bypass.v:0$540_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 85'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $add$lsu_bypass.v:0$499_Y
    connect \Y $shl$lsu_bypass.v:0$500_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$501_Y
    connect \B $add$lsu_bypass.v:0$499_Y
    connect \Y $shl$lsu_bypass.v:0$504_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 1'1
    connect \B $add$lsu_bypass.v:52$513_Y
    connect \Y $shl$lsu_bypass.v:0$514_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 1'0
    connect \B $add$lsu_bypass.v:52$513_Y
    connect \Y $shl$lsu_bypass.v:0$517_Y
  end
  attribute \src "lsu_bypass.v:54.17-54.31"
  cell $sub $sub$lsu_bypass.v:54$522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $1\status_cnt[1:0]
    connect \B 1'1
    connect \Y $sub$lsu_bypass.v:54$522_Y [1:0]
  end
  attribute \src "lsu_bypass.v:59.17-59.31"
  cell $sub $sub$lsu_bypass.v:59$535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $2\status_cnt[1:0]
    connect \B 1'1
    connect \Y $sub$lsu_bypass.v:59$535_Y [1:0]
  end
  connect $auto$wreduce.cc:454:run$12213 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$12214 [31:8] 24'000000000000000000000000
  connect \empty \ready_o
end
attribute \hdlname "\\shift_reg"
attribute \src "shift_reg.v:1.1-39.10"
module \shift_reg
  parameter \Depth 1
  wire width 101 $auto$async2sync.cc:140:execute$12269
  attribute \src "shift_reg.v:8.13-8.18"
  wire input 1 \clk_i
  attribute \src "shift_reg.v:10.21-10.24"
  wire width 101 input 3 \d_i
  attribute \src "shift_reg.v:11.21-11.24"
  wire width 101 output 4 \d_o
  attribute \src "shift_reg.v:9.13-9.19"
  wire input 2 \rst_ni
  cell $mux $auto$async2sync.cc:149:execute$12270
    parameter \WIDTH 101
    connect \A 101'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12269
    connect \S \rst_ni
    connect \Y \d_o
  end
  attribute \src "shift_reg.v:19.4-23.17"
  cell $sdff $procdff$11748
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 101'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 101
    connect \CLK \clk_i
    connect \D \d_i
    connect \Q $auto$async2sync.cc:140:execute$12269
    connect \SRST \rst_ni
  end
end
attribute \dynports 1
attribute \hdlname "\\store_buffer"
attribute \src "store_buffer.v:1.1-248.10"
module \store_buffer
  attribute \src "store_buffer.v:166.2-215.5"
  wire $10\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $11\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $11\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $12\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $12\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $13\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $13\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $14\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $14\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $15\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $15\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $16\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $16\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $17\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $17\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $18\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $18\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $19\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $19\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 292 $1\commit_queue_n[291:0]
  wire width 3 $1\core_if.speculative_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $1\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 292 $1\speculative_queue_n[291:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 2 $1\speculative_write_pointer_n[1:0]
  wire width 3 $1\store_if.commit_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $1\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 292 $2\commit_queue_n[291:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 2 $2\commit_read_pointer_n[1:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 292 $2\speculative_queue_n[291:0]
  wire width 3 $2\store_if.commit_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $3\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $3\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $4\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $4\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $5\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $5\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $6\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $6\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $7\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $7\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $8\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $8\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $9\sv2v_autoblock_2._sv2v_jump[1:0]
  wire width 11 $add$store_buffer.v:0$717_Y
  wire width 11 $add$store_buffer.v:0$731_Y
  wire width 11 $add$store_buffer.v:0$745_Y
  wire width 11 $add$store_buffer.v:0$759_Y
  wire width 11 $add$store_buffer.v:0$800_Y
  wire width 11 $add$store_buffer.v:0$806_Y
  wire width 11 $add$store_buffer.v:0$812_Y
  wire width 11 $add$store_buffer.v:0$818_Y
  wire width 11 $add$store_buffer.v:0$824_Y
  wire width 11 $add$store_buffer.v:0$857_Y
  wire width 11 $add$store_buffer.v:0$861_Y
  wire width 3 $add$store_buffer.v:100$781_Y
  wire width 10 $add$store_buffer.v:103$785_Y
  attribute \src "store_buffer.v:104.33-104.66"
  wire width 2 $add$store_buffer.v:104$793_Y
  attribute \src "store_buffer.v:128.41-128.333"
  wire width 32 $add$store_buffer.v:128$799_Y
  attribute \src "store_buffer.v:131.41-131.673"
  wire width 32 $add$store_buffer.v:131$805_Y
  attribute \src "store_buffer.v:134.41-134.74"
  wire width 32 $add$store_buffer.v:134$811_Y
  attribute \src "store_buffer.v:137.41-137.73"
  wire width 32 $add$store_buffer.v:137$817_Y
  wire width 10 $add$store_buffer.v:140$823_Y
  wire width 10 $add$store_buffer.v:151$836_Y
  attribute \src "store_buffer.v:155.29-155.57"
  wire width 2 $add$store_buffer.v:155$851_Y
  wire width 10 $add$store_buffer.v:160$856_Y
  attribute \src "store_buffer.v:161.29-161.58"
  wire width 2 $add$store_buffer.v:161$871_Y
  wire width 3 $add$store_buffer.v:162$872_Y
  wire width 10 $add$store_buffer.v:94$716_Y
  wire width 10 $add$store_buffer.v:95$730_Y
  wire width 10 $add$store_buffer.v:96$744_Y
  wire width 10 $add$store_buffer.v:97$758_Y
  wire width 10 $add$store_buffer.v:98$772_Y
  attribute \src "store_buffer.v:99.34-99.68"
  wire width 2 $add$store_buffer.v:99$780_Y
  wire width 34 $and$store_buffer.v:0$720_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$727_Y
  wire width 32 $and$store_buffer.v:0$734_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$741_Y
  wire width 4 $and$store_buffer.v:0$748_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$755_Y
  wire width 2 $and$store_buffer.v:0$762_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$769_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$778_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$791_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$849_Y
  wire width 73 $and$store_buffer.v:0$863_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$869_Y
  wire width 292 $auto$async2sync.cc:140:execute$12271
  wire width 3 $auto$async2sync.cc:140:execute$12273
  wire width 2 $auto$async2sync.cc:140:execute$12275
  wire width 2 $auto$async2sync.cc:140:execute$12277
  wire width 292 $auto$async2sync.cc:140:execute$12279
  wire width 3 $auto$async2sync.cc:140:execute$12281
  wire width 2 $auto$async2sync.cc:140:execute$12283
  wire width 2 $auto$async2sync.cc:140:execute$12285
  wire $auto$opt_dff.cc:276:combine_resets$13312
  wire $auto$rtlil.cc:2127:Not$11652
  wire $auto$rtlil.cc:2127:Not$13311
  wire $auto$rtlil.cc:2817:Anyseq$12588
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12590
  attribute \src "store_buffer.v:160.24-160.51"
  wire width 32 $auto$wreduce.cc:454:run$12245
  attribute \src "store_buffer.v:94.25-94.57"
  wire width 32 $auto$wreduce.cc:454:run$12246
  attribute \src "store_buffer.v:156.25-156.46"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$12247
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$875_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$878_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$881_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$884_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$891_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$894_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$897_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$900_Y
  attribute \src "store_buffer.v:210.9-210.28"
  wire $eq$store_buffer.v:210$905_Y
  attribute \src "store_buffer.v:211.11-211.47"
  wire $eq$store_buffer.v:211$906_Y
  attribute \src "store_buffer.v:74.33-74.62"
  wire $eq$store_buffer.v:74$684_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$876_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$879_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$882_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$885_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$892_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$895_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$898_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$901_Y
  attribute \src "store_buffer.v:211.10-211.73"
  wire $logic_and$store_buffer.v:211$907_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$877_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$880_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$883_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$890_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$893_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$896_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$899_Y
  attribute \src "store_buffer.v:88.14-88.42"
  wire $lt$store_buffer.v:88$703_Y
  attribute \src "store_buffer.v:103.25-103.56"
  wire width 32 $mul$store_buffer.v:103$784_Y
  attribute \src "store_buffer.v:128.42-128.68"
  wire width 32 $mul$store_buffer.v:128$798_Y
  attribute \src "store_buffer.v:186.10-186.29"
  wire $ne$store_buffer.v:186$888_Y
  attribute \src "store_buffer.v:206.11-206.30"
  wire $ne$store_buffer.v:206$904_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$726_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$740_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$754_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$768_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$777_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$790_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$848_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$868_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$728_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$742_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$756_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$770_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$779_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$792_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$850_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$870_Y
  wire $procmux$1079_Y
  wire $procmux$1205_CMP
  wire width 2 $procmux$929_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 73 $shiftx$store_buffer.v:0$862_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$719_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$725_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$733_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$739_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$747_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$753_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$761_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$767_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$773_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$786_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$789_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$844_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$847_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$858_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$867_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$718_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$732_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$746_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$760_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$801_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$807_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$813_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$819_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$825_Y
  attribute \src "store_buffer.v:105.29-105.55"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$store_buffer.v:105$794_Y
  attribute \src "store_buffer.v:44.19-44.23"
  wire width 4 input 15 \be_i
  attribute \src "store_buffer.v:27.13-27.18"
  wire input 1 \clk_i
  attribute \src "store_buffer.v:34.13-34.21"
  wire input 8 \commit_i
  attribute \src "store_buffer.v:60.14-60.28"
  wire width 292 \commit_queue_n
  attribute \src "store_buffer.v:61.14-61.28"
  wire width 292 \commit_queue_q
  attribute \src "store_buffer.v:70.12-70.33"
  wire width 2 \commit_read_pointer_n
  attribute \src "store_buffer.v:71.12-71.33"
  wire width 2 \commit_read_pointer_q
  attribute \src "store_buffer.v:35.13-35.27"
  wire output 9 \commit_ready_o
  attribute \src "store_buffer.v:64.12-64.31"
  wire width 3 \commit_status_cnt_n
  attribute \src "store_buffer.v:65.12-65.31"
  wire width 3 \commit_status_cnt_q
  attribute \src "store_buffer.v:72.12-72.34"
  wire width 2 \commit_write_pointer_n
  attribute \src "store_buffer.v:73.12-73.34"
  wire width 2 \commit_write_pointer_q
  wire width 3 \core_if.speculative_status_cnt
  attribute \src "store_buffer.v:43.20-43.26"
  wire width 32 input 14 \data_i
  attribute \src "store_buffer.v:45.19-45.30"
  wire width 2 input 16 \data_size_i
  attribute \src "store_buffer.v:29.13-29.20"
  wire input 3 \flush_i
  attribute \src "store_buffer.v:30.13-30.28"
  wire output 4 \no_st_pending_o
  attribute \src "store_buffer.v:42.20-42.27"
  wire width 34 input 13 \paddr_i
  attribute \src "store_buffer.v:32.20-32.33"
  wire width 12 input 6 \page_offset_i
  attribute \src "store_buffer.v:33.13-33.34"
  wire output 7 \page_offset_matches_o
  attribute \src "store_buffer.v:36.13-36.20"
  wire output 10 \ready_o
  attribute \src "store_buffer.v:50.20-50.30"
  wire width 35 input 17 \req_port_i
  attribute \src "store_buffer.v:55.131-55.141"
  wire width 77 output 18 \req_port_o
  attribute \src "store_buffer.v:28.13-28.19"
  wire input 2 \rst_ni
  attribute \src "store_buffer.v:57.14-57.33"
  attribute \unused_bits "0 73 146 219"
  wire width 292 \speculative_queue_n
  attribute \src "store_buffer.v:58.14-58.33"
  wire width 292 \speculative_queue_q
  attribute \src "store_buffer.v:66.12-66.38"
  wire width 2 \speculative_read_pointer_n
  attribute \src "store_buffer.v:67.12-67.38"
  wire width 2 \speculative_read_pointer_q
  attribute \src "store_buffer.v:63.12-63.36"
  wire width 3 \speculative_status_cnt_q
  attribute \src "store_buffer.v:68.12-68.39"
  wire width 2 \speculative_write_pointer_n
  attribute \src "store_buffer.v:69.12-69.39"
  wire width 2 \speculative_write_pointer_q
  attribute \src "store_buffer.v:76.20-76.29"
  wire width 2 output 19 \state_q_0
  attribute \src "store_buffer.v:78.20-78.29"
  wire width 2 output 20 \state_q_1
  attribute \src "store_buffer.v:80.20-80.29"
  wire width 2 output 21 \state_q_2
  attribute \src "store_buffer.v:82.20-82.29"
  wire width 2 output 22 \state_q_3
  attribute \src "store_buffer.v:31.14-31.34"
  wire output 5 \store_buffer_empty_o
  attribute \src "store_buffer.v:143.35-143.52"
  attribute \unused_bits "3 4"
  wire width 5 \store_if.commit_status_cnt
  attribute \src "store_buffer.v:139.13-139.27"
  wire width 2 offset 1 \sv2v_tmp_51F0D
  attribute \src "store_buffer.v:133.14-133.28"
  wire width 32 offset 1 \sv2v_tmp_6B7F3
  attribute \src "store_buffer.v:130.130-130.144"
  wire width 22 offset 1 \sv2v_tmp_71805
  attribute \src "store_buffer.v:121.13-121.27"
  wire offset 1 \sv2v_tmp_80AC7
  attribute \src "store_buffer.v:136.13-136.27"
  wire width 4 offset 1 \sv2v_tmp_8DCF7
  attribute \src "store_buffer.v:127.352-127.366"
  wire width 12 offset 1 \sv2v_tmp_9099D
  attribute \src "store_buffer.v:118.13-118.27"
  wire offset 1 \sv2v_tmp_A682E
  attribute \src "store_buffer.v:124.13-124.27"
  wire offset 1 \sv2v_tmp_F170F
  attribute \src "store_buffer.v:37.13-37.20"
  wire input 11 \valid_i
  attribute \src "store_buffer.v:38.13-38.34"
  wire input 12 \valid_without_flush_i
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:94$716_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$717_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:95$730_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$731_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:96$744_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$745_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:97$758_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$759_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:128$799_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$800_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$806
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:131$805_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$806_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:134$811_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$812_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$818
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:137$817_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$818_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$824
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:140$823_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$824_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$857
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:160$856_Y
    connect \B 1'0
    connect \Y $add$store_buffer.v:0$857_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$861
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:103$785_Y
    connect \B 1'0
    connect \Y $add$store_buffer.v:0$861_Y
  end
  attribute \src "store_buffer.v:100.29-100.55"
  cell $add $add$store_buffer.v:100$781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \speculative_status_cnt_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:100$781_Y
  end
  attribute \src "store_buffer.v:104.33-104.66"
  cell $add $add$store_buffer.v:104$793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \speculative_read_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:104$793_Y
  end
  attribute \src "store_buffer.v:128.41-128.333"
  cell $add $add$store_buffer.v:128$799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$798_Y [8:0]
    connect \B 6'110010
    connect \Y $add$store_buffer.v:128$799_Y [9:0]
  end
  attribute \src "store_buffer.v:131.41-131.673"
  cell $add $add$store_buffer.v:131$805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$798_Y [8:0]
    connect \B 7'1001000
    connect \Y $add$store_buffer.v:131$805_Y [9:0]
  end
  attribute \src "store_buffer.v:134.41-134.74"
  cell $add $add$store_buffer.v:134$811
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$798_Y [8:0]
    connect \B 6'100110
    connect \Y $add$store_buffer.v:134$811_Y [9:0]
  end
  attribute \src "store_buffer.v:137.41-137.73"
  cell $add $add$store_buffer.v:137$817
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$798_Y [8:0]
    connect \B 3'110
    connect \Y $add$store_buffer.v:137$817_Y [9:0]
  end
  attribute \src "store_buffer.v:140.41-140.73"
  cell $add $add$store_buffer.v:140$823
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$798_Y [8:0]
    connect \B 2'10
    connect \Y $add$store_buffer.v:140$823_Y
  end
  attribute \src "store_buffer.v:151.22-151.54"
  cell $add $add$store_buffer.v:151$836
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$798_Y [8:0]
    connect \B 1'0
    connect \Y $add$store_buffer.v:151$836_Y
  end
  attribute \src "store_buffer.v:155.29-155.57"
  cell $add $add$store_buffer.v:155$851
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:155$851_Y
  end
  attribute \src "store_buffer.v:160.19-160.52"
  cell $add $add$store_buffer.v:160$856
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 10
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$12245 [8:0]
    connect \Y $add$store_buffer.v:160$856_Y
  end
  attribute \src "store_buffer.v:160.80-160.117"
  cell $add $add$store_buffer.v:160$860
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 10
    connect \A 1'0
    connect \B $mul$store_buffer.v:103$784_Y [8:0]
    connect \Y $add$store_buffer.v:103$785_Y
  end
  attribute \src "store_buffer.v:161.29-161.58"
  cell $add $add$store_buffer.v:161$871
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \commit_write_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:161$871_Y
  end
  attribute \src "store_buffer.v:162.24-162.45"
  cell $add $add$store_buffer.v:162$872
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $1\store_if.commit_status_cnt[4:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:162$872_Y
  end
  attribute \src "store_buffer.v:94.24-94.63"
  cell $add $add$store_buffer.v:94$716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12246 [8:0]
    connect \B 7'1001000
    connect \Y $add$store_buffer.v:94$716_Y
  end
  attribute \src "store_buffer.v:95.24-95.63"
  cell $add $add$store_buffer.v:95$730
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12246 [8:0]
    connect \B 6'100110
    connect \Y $add$store_buffer.v:95$730_Y
  end
  attribute \src "store_buffer.v:96.24-96.62"
  cell $add $add$store_buffer.v:96$744
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12246 [8:0]
    connect \B 3'110
    connect \Y $add$store_buffer.v:96$744_Y
  end
  attribute \src "store_buffer.v:97.24-97.62"
  cell $add $add$store_buffer.v:97$758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12246 [8:0]
    connect \B 2'10
    connect \Y $add$store_buffer.v:97$758_Y
  end
  attribute \src "store_buffer.v:98.24-98.62"
  cell $add $add$store_buffer.v:98$772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12246 [8:0]
    connect \B 1'0
    connect \Y $add$store_buffer.v:98$772_Y
  end
  attribute \src "store_buffer.v:99.34-99.68"
  cell $add $add$store_buffer.v:99$780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \speculative_write_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:99$780_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 34
    parameter \Y_WIDTH 34
    connect \A 34'1111111111111111111111111111111111
    connect \B \paddr_i
    connect \Y $and$store_buffer.v:0$720_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A \speculative_queue_q
    connect \B $not$store_buffer.v:0$726_Y
    connect \Y $and$store_buffer.v:0$727_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$734
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 32'11111111111111111111111111111111
    connect \B \data_i
    connect \Y $and$store_buffer.v:0$734_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$728_Y
    connect \B $not$store_buffer.v:0$740_Y
    connect \Y $and$store_buffer.v:0$741_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A 4'1111
    connect \B \be_i
    connect \Y $and$store_buffer.v:0$748_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$742_Y
    connect \B $not$store_buffer.v:0$754_Y
    connect \Y $and$store_buffer.v:0$755_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A 2'11
    connect \B \data_size_i
    connect \Y $and$store_buffer.v:0$762_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$756_Y
    connect \B $not$store_buffer.v:0$768_Y
    connect \Y $and$store_buffer.v:0$769_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$778
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$770_Y
    connect \B $not$store_buffer.v:0$777_Y
    connect \Y $and$store_buffer.v:0$778_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $1\speculative_queue_n[291:0]
    connect \B $not$store_buffer.v:0$790_Y
    connect \Y $and$store_buffer.v:0$791_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$849
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A \commit_queue_q
    connect \B $not$store_buffer.v:0$848_Y
    connect \Y $and$store_buffer.v:0$849_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$863
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 73
    parameter \Y_WIDTH 73
    connect \A 73'1111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $shiftx$store_buffer.v:0$862_Y
    connect \Y $and$store_buffer.v:0$863_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$869
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $1\commit_queue_n[291:0]
    connect \B $not$store_buffer.v:0$868_Y
    connect \Y $and$store_buffer.v:0$869_Y
  end
  attribute \src "store_buffer.v:74.32-74.81"
  cell $and $and$store_buffer.v:74$685
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:74$684_Y
    connect \B \no_st_pending_o
    connect \Y \store_buffer_empty_o
  end
  cell $mux $auto$async2sync.cc:149:execute$12272
    parameter \WIDTH 292
    connect \A 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12271
    connect \S \rst_ni
    connect \Y \commit_queue_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12274
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12273
    connect \S \rst_ni
    connect \Y \commit_status_cnt_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12276
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12275
    connect \S \rst_ni
    connect \Y \commit_read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12278
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12277
    connect \S \rst_ni
    connect \Y \commit_write_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12280
    parameter \WIDTH 292
    connect \A 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12279
    connect \S \rst_ni
    connect \Y \speculative_queue_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12282
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12281
    connect \S \rst_ni
    connect \Y \speculative_status_cnt_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12284
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12283
    connect \S \rst_ni
    connect \Y \speculative_read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12286
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12285
    connect \S \rst_ni
    connect \Y \speculative_write_pointer_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13311
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$13311 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13312
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $auto$opt_dff.cc:702:run$13314
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \core_if.speculative_status_cnt
    connect \Q $auto$async2sync.cc:140:execute$12281
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13312
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $auto$opt_dff.cc:702:run$13319
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D { $2\speculative_queue_n[291:0] [219] $2\speculative_queue_n[291:0] [146] $2\speculative_queue_n[291:0] [73] $2\speculative_queue_n[291:0] [0] }
    connect \Q { $auto$async2sync.cc:140:execute$12279 [219] $auto$async2sync.cc:140:execute$12279 [146] $auto$async2sync.cc:140:execute$12279 [73] $auto$async2sync.cc:140:execute$12279 [0] }
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13312
  end
  cell $anyseq $auto$setundef.cc:501:execute$12587
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12588
  end
  cell $anyseq $auto$setundef.cc:501:execute$12589
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12590
  end
  attribute \src "store_buffer.v:146.21-146.45"
  cell $logic_not $eq$store_buffer.v:146$834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \commit_status_cnt_q
    connect \Y \no_st_pending_o
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$875
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [50:42]
    connect \Y $eq$store_buffer.v:178$875_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [123:115]
    connect \Y $eq$store_buffer.v:178$878_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$881
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [196:188]
    connect \Y $eq$store_buffer.v:178$881_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$884
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [269:261]
    connect \Y $eq$store_buffer.v:178$884_Y
  end
  attribute \src "store_buffer.v:190.8-190.27"
  cell $logic_not $eq$store_buffer.v:190$889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \Y $auto$rtlil.cc:2127:Not$11652
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [50:42]
    connect \Y $eq$store_buffer.v:198$891_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$894
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [123:115]
    connect \Y $eq$store_buffer.v:198$894_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$897
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [196:188]
    connect \Y $eq$store_buffer.v:198$897_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$900
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [269:261]
    connect \Y $eq$store_buffer.v:198$900_Y
  end
  attribute \src "store_buffer.v:210.9-210.28"
  cell $logic_not $eq$store_buffer.v:210$905
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $19\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \Y $eq$store_buffer.v:210$905_Y
  end
  attribute \src "store_buffer.v:211.11-211.47"
  cell $eq $eq$store_buffer.v:211$906
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \paddr_i [11:3]
    connect \Y $eq$store_buffer.v:211$906_Y
  end
  attribute \src "store_buffer.v:74.33-74.62"
  cell $logic_not $eq$store_buffer.v:74$684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \speculative_status_cnt_q
    connect \Y $eq$store_buffer.v:74$684_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$876
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$875_Y
    connect \B \commit_queue_q [0]
    connect \Y $logic_and$store_buffer.v:178$876_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$879
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$878_Y
    connect \B \commit_queue_q [73]
    connect \Y $logic_and$store_buffer.v:178$879_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$882
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$881_Y
    connect \B \commit_queue_q [146]
    connect \Y $logic_and$store_buffer.v:178$882_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$884_Y
    connect \B \commit_queue_q [219]
    connect \Y $logic_and$store_buffer.v:178$885_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$892
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$891_Y
    connect \B \speculative_queue_q [0]
    connect \Y $logic_and$store_buffer.v:198$892_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$895
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$894_Y
    connect \B \speculative_queue_q [73]
    connect \Y $logic_and$store_buffer.v:198$895_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$898
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$897_Y
    connect \B \speculative_queue_q [146]
    connect \Y $logic_and$store_buffer.v:198$898_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$901
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$900_Y
    connect \B \speculative_queue_q [219]
    connect \Y $logic_and$store_buffer.v:198$901_Y
  end
  attribute \src "store_buffer.v:211.10-211.73"
  cell $logic_and $logic_and$store_buffer.v:211$907
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:211$906_Y
    connect \B \valid_without_flush_i
    connect \Y $logic_and$store_buffer.v:211$907_Y
  end
  attribute \src "store_buffer.v:77.47-77.90"
  cell $logic_or $logic_or$store_buffer.v:77$686
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [0]
    connect \B \commit_queue_q [0]
    connect \Y \state_q_0 [0]
  end
  attribute \src "store_buffer.v:79.48-79.93"
  cell $logic_or $logic_or$store_buffer.v:79$687
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [73]
    connect \B \commit_queue_q [73]
    connect \Y \state_q_1 [0]
  end
  attribute \src "store_buffer.v:81.49-81.96"
  cell $logic_or $logic_or$store_buffer.v:81$688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [146]
    connect \B \commit_queue_q [146]
    connect \Y \state_q_2 [0]
  end
  attribute \src "store_buffer.v:83.49-83.96"
  cell $logic_or $logic_or$store_buffer.v:83$689
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [219]
    connect \B \commit_queue_q [219]
    connect \Y \state_q_3 [0]
  end
  attribute \src "store_buffer.v:88.13-88.55"
  cell $logic_or $logic_or$store_buffer.v:88$704
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$store_buffer.v:88$703_Y
    connect \B \commit_i
    connect \Y \ready_o
  end
  attribute \src "store_buffer.v:145.20-145.65"
  cell $lt $lt$store_buffer.v:145$833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \commit_status_cnt_q
    connect \B 3'100
    connect \Y \commit_ready_o
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$877
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$877_Y
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$880
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$880_Y
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $5\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$883_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$890
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$890_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$893
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $11\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$893_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$896
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $13\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$896_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$899
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $15\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$899_Y
  end
  attribute \src "store_buffer.v:88.14-88.42"
  cell $lt $lt$store_buffer.v:88$703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \speculative_status_cnt_q
    connect \B 2'11
    connect \Y $lt$store_buffer.v:88$703_Y
  end
  attribute \src "store_buffer.v:103.25-103.56"
  cell $mul $mul$store_buffer.v:103$784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \speculative_read_pointer_q
    connect \B 7'1001001
    connect \Y $mul$store_buffer.v:103$784_Y [8:0]
  end
  attribute \src "store_buffer.v:128.42-128.68"
  cell $mul $mul$store_buffer.v:128$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \commit_read_pointer_q
    connect \B 7'1001001
    connect \Y $mul$store_buffer.v:128$798_Y [8:0]
  end
  attribute \src "store_buffer.v:160.24-160.51"
  cell $mul $mul$store_buffer.v:160$855
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \commit_write_pointer_q
    connect \B 7'1001001
    connect \Y $auto$wreduce.cc:454:run$12245 [8:0]
  end
  attribute \src "store_buffer.v:94.25-94.57"
  cell $mul $mul$store_buffer.v:94$715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \speculative_write_pointer_q
    connect \B 7'1001001
    connect \Y $auto$wreduce.cc:454:run$12246 [8:0]
  end
  attribute \src "store_buffer.v:186.10-186.29"
  cell $ne $ne$store_buffer.v:186$888
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $7\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'11
    connect \Y $ne$store_buffer.v:186$888_Y
  end
  attribute \src "store_buffer.v:206.11-206.30"
  cell $ne $ne$store_buffer.v:206$904
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $17\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'11
    connect \Y $ne$store_buffer.v:206$904_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$719_Y
    connect \Y $not$store_buffer.v:0$726_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$733_Y
    connect \Y $not$store_buffer.v:0$740_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$747_Y
    connect \Y $not$store_buffer.v:0$754_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$768
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$761_Y
    connect \Y $not$store_buffer.v:0$768_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$773_Y
    connect \Y $not$store_buffer.v:0$777_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$786_Y
    connect \Y $not$store_buffer.v:0$790_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$848
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$844_Y
    connect \Y $not$store_buffer.v:0$848_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$868
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$858_Y
    connect \Y $not$store_buffer.v:0$868_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$728
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$727_Y
    connect \B $shl$store_buffer.v:0$725_Y
    connect \Y $or$store_buffer.v:0$728_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$742
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$741_Y
    connect \B $shl$store_buffer.v:0$739_Y
    connect \Y $or$store_buffer.v:0$742_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$755_Y
    connect \B $shl$store_buffer.v:0$753_Y
    connect \Y $or$store_buffer.v:0$756_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$769_Y
    connect \B $shl$store_buffer.v:0$767_Y
    connect \Y $or$store_buffer.v:0$770_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$778_Y
    connect \B $shl$store_buffer.v:0$773_Y
    connect \Y $or$store_buffer.v:0$779_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$791_Y
    connect \B $shl$store_buffer.v:0$789_Y
    connect \Y $or$store_buffer.v:0$792_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$850
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$849_Y
    connect \B $shl$store_buffer.v:0$847_Y
    connect \Y $or$store_buffer.v:0$850_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$870
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$869_Y
    connect \B $shl$store_buffer.v:0$867_Y
    connect \Y $or$store_buffer.v:0$870_Y
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11729
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 292
    connect \CLK \clk_i
    connect \D \commit_queue_n
    connect \Q $auto$async2sync.cc:140:execute$12271
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11730
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \commit_status_cnt_n
    connect \Q $auto$async2sync.cc:140:execute$12273
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11731
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \commit_read_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12275
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11732
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \commit_write_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12277
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11733
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 288'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 288
    connect \CLK \clk_i
    connect \D { \speculative_queue_n [291:220] \speculative_queue_n [218:147] \speculative_queue_n [145:74] \speculative_queue_n [72:1] }
    connect \Q { $auto$async2sync.cc:140:execute$12279 [291:220] $auto$async2sync.cc:140:execute$12279 [218:147] $auto$async2sync.cc:140:execute$12279 [145:74] $auto$async2sync.cc:140:execute$12279 [72:1] }
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11735
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \speculative_read_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12283
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11736
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \speculative_write_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12285
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1001
    parameter \WIDTH 2
    connect \A $13\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $16\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$896_Y
    connect \Y $15\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1007
    parameter \WIDTH 1
    connect \A $12\page_offset_matches_o[0:0]
    connect \B $15\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$896_Y
    connect \Y $14\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1014
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$895_Y
    connect \Y $14\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1023
    parameter \WIDTH 1
    connect \A $10\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$895_Y
    connect \Y $13\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1037
    parameter \WIDTH 2
    connect \A $11\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $14\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$893_Y
    connect \Y $13\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1043
    parameter \WIDTH 1
    connect \A $10\page_offset_matches_o[0:0]
    connect \B $13\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$893_Y
    connect \Y $12\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1050
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$892_Y
    connect \Y $12\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1059
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$892_Y
    connect \Y $11\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1073
    parameter \WIDTH 2
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $12\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$890_Y
    connect \Y $11\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1079
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B $11\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$890_Y
    connect \Y $procmux$1079_Y
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$1081
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12588
    connect \B $procmux$1079_Y
    connect \S $auto$rtlil.cc:2127:Not$11652
    connect \Y $10\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$1084
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B $18\page_offset_matches_o[0:0]
    connect \S $auto$rtlil.cc:2127:Not$11652
    connect \Y \page_offset_matches_o
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:186.10-186.29|store_buffer.v:186.6-187.26"
  cell $mux $procmux$1096
    parameter \WIDTH 2
    connect \A $7\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'00
    connect \S $ne$store_buffer.v:186$888_Y
    connect \Y $9\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1103
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$885_Y
    connect \Y $8\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1109
    parameter \WIDTH 1
    connect \A $5\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$885_Y
    connect \Y $8\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1117
    parameter \WIDTH 2
    connect \A $5\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $8\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$883_Y
    connect \Y $7\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1120
    parameter \WIDTH 1
    connect \A $5\page_offset_matches_o[0:0]
    connect \B $8\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$883_Y
    connect \Y $7\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1124
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$882_Y
    connect \Y $6\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1130
    parameter \WIDTH 1
    connect \A $3\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$882_Y
    connect \Y $6\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1138
    parameter \WIDTH 2
    connect \A $3\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $6\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$880_Y
    connect \Y $5\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1141
    parameter \WIDTH 1
    connect \A $3\page_offset_matches_o[0:0]
    connect \B $6\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$880_Y
    connect \Y $5\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1145
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$879_Y
    connect \Y $4\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1151
    parameter \WIDTH 1
    connect \A $1\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$879_Y
    connect \Y $4\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1159
    parameter \WIDTH 2
    connect \A $1\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $4\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$877_Y
    connect \Y $3\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1162
    parameter \WIDTH 1
    connect \A $1\page_offset_matches_o[0:0]
    connect \B $4\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$877_Y
    connect \Y $3\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1166
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$876_Y
    connect \Y $1\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1172
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$876_Y
    connect \Y $1\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1186
    parameter \WIDTH 3
    connect \A $1\store_if.commit_status_cnt[4:0]
    connect \B $add$store_buffer.v:162$872_Y
    connect \S \commit_i
    connect \Y \commit_status_cnt_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1189
    parameter \WIDTH 2
    connect \A \commit_write_pointer_q
    connect \B $add$store_buffer.v:161$871_Y
    connect \S \commit_i
    connect \Y \commit_write_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1192
    parameter \WIDTH 292
    connect \A $1\commit_queue_n[291:0]
    connect \B $or$store_buffer.v:0$870_Y
    connect \S \commit_i
    connect \Y \commit_queue_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1202
    parameter \WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B $auto$wreduce.cc:454:run$12247 [2:0]
    connect \S \req_port_i [34]
    connect \Y $2\store_if.commit_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1208
    parameter \WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B $add$store_buffer.v:155$851_Y
    connect \S \req_port_i [34]
    connect \Y $2\commit_read_pointer_n[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1214
    parameter \WIDTH 292
    connect \A \commit_queue_q
    connect \B $or$store_buffer.v:0$850_Y
    connect \S \req_port_i [34]
    connect \Y $2\commit_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1237
    parameter \WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B $2\store_if.commit_status_cnt[4:0]
    connect \S $procmux$1205_CMP
    connect \Y $1\store_if.commit_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1240
    parameter \WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B $2\commit_read_pointer_n[1:0]
    connect \S $procmux$1205_CMP
    connect \Y \commit_read_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1243
    parameter \WIDTH 292
    connect \A \commit_queue_q
    connect \B $2\commit_queue_n[291:0]
    connect \S $procmux$1205_CMP
    connect \Y $1\commit_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1246
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$1205_CMP
    connect \Y \req_port_o [9]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:108.7-108.14|store_buffer.v:108.3-116.6"
  cell $mux $procmux$1252
    parameter \WIDTH 2
    connect \A $1\speculative_write_pointer_n[1:0]
    connect \B \speculative_read_pointer_q
    connect \S \flush_i
    connect \Y \speculative_write_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1270
    parameter \WIDTH 3
    connect \A $1\core_if.speculative_status_cnt[4:0]
    connect \B $sub$store_buffer.v:105$794_Y [2:0]
    connect \S \commit_i
    connect \Y \core_if.speculative_status_cnt
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1273
    parameter \WIDTH 2
    connect \A \speculative_read_pointer_q
    connect \B $add$store_buffer.v:104$793_Y
    connect \S \commit_i
    connect \Y \speculative_read_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1276
    parameter \WIDTH 292
    connect \A $1\speculative_queue_n[291:0]
    connect \B $or$store_buffer.v:0$792_Y
    connect \S \commit_i
    connect \Y { \speculative_queue_n [291:220] $2\speculative_queue_n[291:0] [219] \speculative_queue_n [218:147] $2\speculative_queue_n[291:0] [146] \speculative_queue_n [145:74] $2\speculative_queue_n[291:0] [73] \speculative_queue_n [72:1] $2\speculative_queue_n[291:0] [0] }
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1285
    parameter \WIDTH 3
    connect \A \speculative_status_cnt_q
    connect \B $add$store_buffer.v:100$781_Y
    connect \S \valid_i
    connect \Y $1\core_if.speculative_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1288
    parameter \WIDTH 2
    connect \A \speculative_write_pointer_q
    connect \B $add$store_buffer.v:99$780_Y
    connect \S \valid_i
    connect \Y $1\speculative_write_pointer_n[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1291
    parameter \WIDTH 292
    connect \A \speculative_queue_q
    connect \B $or$store_buffer.v:0$779_Y
    connect \S \valid_i
    connect \Y $1\speculative_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:211.10-211.73|store_buffer.v:211.6-212.36"
  cell $mux $procmux$915
    parameter \WIDTH 1
    connect \A $16\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:211$907_Y
    connect \Y $19\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:210.9-210.28|store_buffer.v:210.5-212.36"
  cell $mux $procmux$923
    parameter \WIDTH 1
    connect \A $16\page_offset_matches_o[0:0]
    connect \B $19\page_offset_matches_o[0:0]
    connect \S $eq$store_buffer.v:210$905_Y
    connect \Y $18\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:206.11-206.30|store_buffer.v:206.7-207.27"
  cell $mux $procmux$929
    parameter \WIDTH 2
    connect \A $17\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'00
    connect \S $ne$store_buffer.v:206$904_Y
    connect \Y $procmux$929_Y
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$931
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12590
    connect \B $procmux$929_Y
    connect \S $auto$rtlil.cc:2127:Not$11652
    connect \Y $19\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$942
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$901_Y
    connect \Y $18\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$951
    parameter \WIDTH 1
    connect \A $14\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$901_Y
    connect \Y $17\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$965
    parameter \WIDTH 2
    connect \A $15\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $18\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$899_Y
    connect \Y $17\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$971
    parameter \WIDTH 1
    connect \A $14\page_offset_matches_o[0:0]
    connect \B $17\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$899_Y
    connect \Y $16\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$978
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$898_Y
    connect \Y $16\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$987
    parameter \WIDTH 1
    connect \A $12\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$898_Y
    connect \Y $15\page_offset_matches_o[0:0]
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$802
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 12
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [10:0] }
    connect \Y \sv2v_tmp_9099D
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$808
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 22
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [10:0] }
    connect \Y \sv2v_tmp_71805
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$814
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [10:0] }
    connect \Y \sv2v_tmp_6B7F3
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$820
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 4
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [10:0] }
    connect \Y \sv2v_tmp_8DCF7
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$826
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 2
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [10:0] }
    connect \Y \sv2v_tmp_51F0D
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$837
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \commit_queue_q
    connect \B { 1'0 $add$store_buffer.v:151$836_Y }
    connect \Y $procmux$1205_CMP
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$862
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 73
    connect \A \speculative_queue_q
    connect \B { 1'0 $add$store_buffer.v:0$861_Y }
    connect \Y $shiftx$store_buffer.v:0$862_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 34'1111111111111111111111111111111111
    connect \B { $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$719_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$720_Y
    connect \B { $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$725_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$733
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 32'11111111111111111111111111111111
    connect \B { $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$733_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$734_Y
    connect \B { $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$739_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 4'1111
    connect \B { $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$747_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$748_Y
    connect \B { $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$753_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 2'11
    connect \B { $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$761_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$762_Y
    connect \B { $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$767_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B $add$store_buffer.v:98$772_Y
    connect \Y $shl$store_buffer.v:0$773_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B { 22'0000000000000000000000 $add$store_buffer.v:103$785_Y }
    connect \Y $shl$store_buffer.v:0$786_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 1'0
    connect \B { 22'0000000000000000000000 $add$store_buffer.v:103$785_Y }
    connect \Y $shl$store_buffer.v:0$789_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$844
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B $add$store_buffer.v:151$836_Y
    connect \Y $shl$store_buffer.v:0$844_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$847
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'0
    connect \B $add$store_buffer.v:151$836_Y
    connect \Y $shl$store_buffer.v:0$847_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$858
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 292
    connect \A 73'1111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $add$store_buffer.v:0$857_Y
    connect \Y $shl$store_buffer.v:0$858_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$867
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$863_Y
    connect \B $add$store_buffer.v:0$857_Y
    connect \Y $shl$store_buffer.v:0$867_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$717_Y
    connect \B 6'100010
    connect \Y { $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$732
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$731_Y
    connect \B 6'100000
    connect \Y { $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$745_Y
    connect \B 3'100
    connect \Y { $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$759_Y
    connect \B 2'10
    connect \Y { $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$800_Y
    connect \B 4'1100
    connect \Y { $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$807
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$806_Y
    connect \B 5'10110
    connect \Y { $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$813
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$812_Y
    connect \B 6'100000
    connect \Y { $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$819
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$818_Y
    connect \B 3'100
    connect \Y { $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$825
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$824_Y
    connect \B 2'10
    connect \Y { $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [10:0] }
  end
  attribute \src "store_buffer.v:105.29-105.55"
  cell $sub $sub$store_buffer.v:105$794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $1\core_if.speculative_status_cnt[4:0]
    connect \B 1'1
    connect \Y $sub$store_buffer.v:105$794_Y [2:0]
  end
  attribute \src "store_buffer.v:156.25-156.46"
  cell $sub $sub$store_buffer.v:156$852
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$12247 [2:0]
  end
  connect { $2\speculative_queue_n[291:0] [291:220] $2\speculative_queue_n[291:0] [218:147] $2\speculative_queue_n[291:0] [145:74] $2\speculative_queue_n[291:0] [72:1] } { \speculative_queue_n [291:220] \speculative_queue_n [218:147] \speculative_queue_n [145:74] \speculative_queue_n [72:1] }
  connect $add$store_buffer.v:128$799_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:131$805_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:134$811_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:137$817_Y [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$12245 [31:9] 23'00000000000000000000000
  connect $auto$wreduce.cc:454:run$12246 [31:9] 23'00000000000000000000000
  connect $auto$wreduce.cc:454:run$12247 [3] $auto$wreduce.cc:454:run$12247 [4]
  connect $mul$store_buffer.v:103$784_Y [31:9] 23'00000000000000000000000
  connect $mul$store_buffer.v:128$798_Y [31:9] 23'00000000000000000000000
  connect $sub$store_buffer.v:0$718_Y [30:11] { $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] $sub$store_buffer.v:0$718_Y [31] }
  connect $sub$store_buffer.v:0$732_Y [30:11] { $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] $sub$store_buffer.v:0$732_Y [31] }
  connect $sub$store_buffer.v:0$746_Y [30:11] { $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] $sub$store_buffer.v:0$746_Y [31] }
  connect $sub$store_buffer.v:0$760_Y [30:11] { $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] $sub$store_buffer.v:0$760_Y [31] }
  connect $sub$store_buffer.v:0$801_Y [30:11] { $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] $sub$store_buffer.v:0$801_Y [31] }
  connect $sub$store_buffer.v:0$807_Y [30:11] { $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] $sub$store_buffer.v:0$807_Y [31] }
  connect $sub$store_buffer.v:0$813_Y [30:11] { $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] $sub$store_buffer.v:0$813_Y [31] }
  connect $sub$store_buffer.v:0$819_Y [30:11] { $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] $sub$store_buffer.v:0$819_Y [31] }
  connect $sub$store_buffer.v:0$825_Y [30:11] { $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] $sub$store_buffer.v:0$825_Y [31] }
  connect { \req_port_o [76:11] \req_port_o [8:0] } { \sv2v_tmp_9099D \sv2v_tmp_71805 \sv2v_tmp_6B7F3 1'1 \sv2v_tmp_8DCF7 \sv2v_tmp_51F0D 2'00 }
  connect \state_q_0 [1] \speculative_queue_q [0]
  connect \state_q_1 [1] \speculative_queue_q [73]
  connect \state_q_2 [1] \speculative_queue_q [146]
  connect \state_q_3 [1] \speculative_queue_q [219]
  connect \store_if.commit_status_cnt [2:0] \commit_status_cnt_n
  connect \sv2v_tmp_80AC7 1'1
  connect \sv2v_tmp_A682E 1'0
  connect \sv2v_tmp_F170F 1'0
end
attribute \dynports 1
attribute \hdlname "\\store_unit"
attribute \src "store_unit.v:1.1-288.10"
module \store_unit
  attribute \src "store_unit.v:196.2-214.5"
  wire width 32 $0\ariane_pkg_data_align$func$store_unit.v:198$622.$result[31:0]$637
  attribute \src "store_unit.v:99.2-163.5"
  wire $1\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $1\st_valid[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $1\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\st_valid[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $2\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\translation_req_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $3\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $3\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $3\translation_req_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $4\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $4\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $5\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $5\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $8\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $9\state_d[1:0]
  wire width 2 $auto$async2sync.cc:140:execute$12287
  wire width 32 $auto$async2sync.cc:140:execute$12289
  wire width 4 $auto$async2sync.cc:140:execute$12291
  wire width 2 $auto$async2sync.cc:140:execute$12293
  wire width 4 $auto$async2sync.cc:140:execute$12295
  wire width 3 $auto$async2sync.cc:140:execute$12297
  wire $auto$opt_dff.cc:276:combine_resets$13322
  wire $auto$opt_reduce.cc:134:opt_mux$12181
  wire $auto$opt_reduce.cc:134:opt_mux$12185
  wire $auto$rtlil.cc:2127:Not$13321
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12594
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12596
  wire $auto$rtlil.cc:2817:Anyseq$12598
  wire $auto$rtlil.cc:2817:Anyseq$12600
  wire $auto$rtlil.cc:2817:Anyseq$12602
  wire $auto$rtlil.cc:2817:Anyseq$12604
  attribute \src "store_unit.v:219.42-219.61"
  wire $eq$store_unit.v:219$648_Y
  attribute \src "store_unit.v:81.25-81.36"
  wire $ge$store_unit.v:81$659_Y
  attribute \src "store_unit.v:81.8-81.19"
  wire $le$store_unit.v:81$658_Y
  attribute \src "store_unit.v:128.9-128.33"
  wire $logic_and$store_unit.v:128$630_Y
  attribute \src "store_unit.v:146.9-146.31"
  wire $logic_and$store_unit.v:146$633_Y
  attribute \src "store_unit.v:155.7-155.35"
  wire $logic_and$store_unit.v:155$635_Y
  attribute \src "store_unit.v:81.7-81.37"
  wire $logic_and$store_unit.v:81$660_Y
  attribute \src "store_unit.v:128.20-128.33"
  wire $logic_not$store_unit.v:128$629_Y
  attribute \src "store_unit.v:155.19-155.34"
  wire $ne$store_unit.v:155$634_Y
  attribute \src "store_unit.v:220.40-220.59"
  wire $ne$store_unit.v:220$650_Y
  wire width 2 $procmux$1328_CMP
  wire $procmux$1328_CTRL
  wire width 2 $procmux$1329_CMP
  wire $procmux$1329_CTRL
  wire width 2 $procmux$1330_CMP
  wire $procmux$1330_CTRL
  wire width 2 $procmux$1331_CMP
  wire $procmux$1331_CTRL
  wire width 2 $procmux$1332_CMP
  wire $procmux$1332_CTRL
  wire width 2 $procmux$1333_CMP
  wire $procmux$1333_CTRL
  wire width 2 $procmux$1334_CMP
  wire $procmux$1334_CTRL
  wire width 2 $procmux$1335_CMP
  wire $procmux$1335_CTRL
  wire width 2 $procmux$1336_CMP
  wire $procmux$1336_CTRL
  wire width 2 $procmux$1337_CMP
  wire $procmux$1337_CTRL
  wire width 2 $procmux$1338_CMP
  wire $procmux$1338_CTRL
  wire width 5 $procmux$1341_CMP
  wire $procmux$1341_CTRL
  wire width 5 $procmux$1342_CMP
  wire $procmux$1342_CTRL
  wire width 16 $procmux$1343_CMP
  wire $procmux$1343_CTRL
  wire $procmux$1358_CMP
  wire $procmux$1359_CMP
  wire $procmux$1360_CMP
  wire $procmux$1361_CMP
  wire $procmux$1381_CMP
  wire $procmux$1387_CMP
  wire $procmux$1397_CMP
  wire $procmux$1466_CMP
  attribute \src "store_unit.v:218.7-218.23"
  attribute \unused_bits "0"
  wire \amo_buffer_ready
  attribute \src "store_unit.v:216.7-216.23"
  wire \amo_buffer_valid
  attribute \src "store_unit.v:93.12-93.20"
  wire width 4 \amo_op_d
  attribute \src "store_unit.v:94.12-94.20"
  wire width 4 \amo_op_q
  attribute \src "store_unit.v:60.22-60.31"
  wire width 135 output 23 \amo_req_o
  attribute \src "store_unit.v:61.20-61.30"
  wire width 65 input 24 \amo_resp_i
  attribute \src "store_unit.v:47.13-47.31"
  wire input 11 \amo_valid_commit_i
  attribute \src "store_unit.v:32.13-32.18"
  wire input 1 \clk_i
  attribute \src "store_unit.v:45.13-45.21"
  wire input 9 \commit_i
  attribute \src "store_unit.v:46.14-46.28"
  wire output 10 \commit_ready_o
  attribute \src "store_unit.v:57.13-57.23"
  wire input 20 \dtlb_hit_i
  attribute \src "store_unit.v:56.20-56.24"
  wire width 65 input 19 \ex_i
  attribute \src "store_unit.v:51.20-51.24"
  wire width 65 output 15 \ex_o
  attribute \src "store_unit.v:34.13-34.20"
  wire input 3 \flush_i
  attribute \src "store_unit.v:78.7-78.19"
  wire \instr_is_amo
  attribute \src "store_unit.v:43.20-43.30"
  wire width 85 input 7 \lsu_ctrl_i
  attribute \src "store_unit.v:35.14-35.29"
  wire output 4 \no_st_pending_o
  attribute \src "store_unit.v:55.20-55.27"
  wire width 34 input 18 \paddr_i
  attribute \src "store_unit.v:58.20-58.33"
  wire width 12 input 21 \page_offset_i
  attribute \src "store_unit.v:59.14-59.35"
  wire output 22 \page_offset_matches_o
  attribute \src "store_unit.v:44.13-44.21"
  wire output 8 \pop_st_o
  attribute \src "store_unit.v:66.20-66.30"
  wire width 35 input 25 \req_port_i
  attribute \src "store_unit.v:71.132-71.142"
  wire width 77 output 26 \req_port_o
  attribute \src "store_unit.v:50.21-50.29"
  wire width 32 output 14 \result_o
  attribute \src "store_unit.v:33.13-33.19"
  wire input 2 \rst_ni
  attribute \src "store_unit.v:89.12-89.19"
  wire width 4 \st_be_n
  attribute \src "store_unit.v:90.12-90.19"
  wire width 4 \st_be_q
  attribute \src "store_unit.v:87.13-87.22"
  wire width 32 \st_data_n
  attribute \src "store_unit.v:88.13-88.22"
  wire width 32 \st_data_q
  attribute \src "store_unit.v:91.12-91.26"
  wire width 2 \st_data_size_n
  attribute \src "store_unit.v:92.12-92.26"
  wire width 2 \st_data_size_q
  attribute \src "store_unit.v:75.7-75.15"
  wire \st_ready
  attribute \src "store_unit.v:76.6-76.14"
  wire \st_valid
  attribute \src "store_unit.v:77.6-77.28"
  wire \st_valid_without_flush
  attribute \src "store_unit.v:74.12-74.19"
  wire width 2 \state_q
  attribute \src "store_unit.v:225.13-225.22"
  wire width 2 \state_q_0
  attribute \src "store_unit.v:226.13-226.22"
  wire width 2 \state_q_1
  attribute \src "store_unit.v:227.13-227.22"
  wire width 2 \state_q_2
  attribute \src "store_unit.v:228.13-228.22"
  wire width 2 \state_q_3
  attribute \src "store_unit.v:36.14-36.34"
  wire output 5 \store_buffer_empty_o
  attribute \src "store_unit.v:217.7-217.25"
  wire \store_buffer_ready
  attribute \src "store_unit.v:215.7-215.25"
  wire \store_buffer_valid
  attribute \src "store_unit.v:223.20-223.33"
  wire width 8 output 27 \store_state_o
  attribute \src "store_unit.v:95.12-95.22"
  wire width 3 \trans_id_n
  attribute \src "store_unit.v:49.20-49.30"
  wire width 3 output 13 \trans_id_o
  attribute \src "store_unit.v:96.12-96.22"
  wire width 3 \trans_id_q
  attribute \src "store_unit.v:52.13-52.30"
  wire output 16 \translation_req_o
  attribute \src "store_unit.v:53.21-53.28"
  wire width 32 output 17 \vaddr_o
  attribute \src "store_unit.v:37.13-37.20"
  wire input 6 \valid_i
  attribute \src "store_unit.v:48.13-48.20"
  wire output 12 \valid_o
  attribute \src "store_unit.v:219.30-219.62"
  cell $and $and$store_unit.v:219$649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_valid
    connect \B $eq$store_unit.v:219$648_Y
    connect \Y \store_buffer_valid
  end
  attribute \src "store_unit.v:220.28-220.60"
  cell $and $and$store_unit.v:220$651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_valid
    connect \B $ne$store_unit.v:220$650_Y
    connect \Y \amo_buffer_valid
  end
  cell $mux $auto$async2sync.cc:149:execute$12288
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12287
    connect \S \rst_ni
    connect \Y \state_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12290
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$12289
    connect \S \rst_ni
    connect \Y \st_data_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12292
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12291
    connect \S \rst_ni
    connect \Y \st_be_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12294
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12293
    connect \S \rst_ni
    connect \Y \st_data_size_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12296
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12295
    connect \S \rst_ni
    connect \Y \amo_op_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12298
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12297
    connect \S \rst_ni
    connect \Y \trans_id_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13321
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$store_unit.v:155$635_Y \flush_i $auto$rtlil.cc:2127:Not$13321 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13322
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $auto$opt_dff.cc:702:run$13324
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $1\state_d[1:0]
    connect \Q $auto$async2sync.cc:140:execute$12287
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13322
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1387_CMP $procmux$1381_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12181
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1466_CMP $procmux$1387_CMP $procmux$1381_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12185
  end
  cell $anyseq $auto$setundef.cc:501:execute$12593
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12594
  end
  cell $anyseq $auto$setundef.cc:501:execute$12595
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12596
  end
  cell $anyseq $auto$setundef.cc:501:execute$12597
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12598
  end
  cell $anyseq $auto$setundef.cc:501:execute$12599
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12600
  end
  cell $anyseq $auto$setundef.cc:501:execute$12601
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12602
  end
  cell $anyseq $auto$setundef.cc:501:execute$12603
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12604
  end
  attribute \src "store_unit.v:219.42-219.61"
  cell $logic_not $eq$store_unit.v:219$648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \amo_op_q
    connect \Y $eq$store_unit.v:219$648_Y
  end
  attribute \src "store_unit.v:81.25-81.36"
  cell $ge $ge$store_unit.v:81$659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A 7'1000011
    connect \B \lsu_ctrl_i [10:3]
    connect \Y $ge$store_unit.v:81$659_Y
  end
  attribute \src "store_unit.v:81.8-81.19"
  cell $le $le$store_unit.v:81$658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A 6'101110
    connect \B \lsu_ctrl_i [10:3]
    connect \Y $le$store_unit.v:81$658_Y
  end
  attribute \src "store_unit.v:128.9-128.33"
  cell $logic_and $logic_and$store_unit.v:128$630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i
    connect \B $logic_not$store_unit.v:128$629_Y
    connect \Y $logic_and$store_unit.v:128$630_Y
  end
  attribute \src "store_unit.v:146.9-146.31"
  cell $logic_and $logic_and$store_unit.v:146$633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_ready
    connect \B \dtlb_hit_i
    connect \Y $logic_and$store_unit.v:146$633_Y
  end
  attribute \src "store_unit.v:155.7-155.35"
  cell $logic_and $logic_and$store_unit.v:155$635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B $ne$store_unit.v:155$634_Y
    connect \Y $logic_and$store_unit.v:155$635_Y
  end
  attribute \src "store_unit.v:81.7-81.37"
  cell $logic_and $logic_and$store_unit.v:81$660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $le$store_unit.v:81$658_Y
    connect \B $ge$store_unit.v:81$659_Y
    connect \Y $logic_and$store_unit.v:81$660_Y
  end
  attribute \src "store_unit.v:128.20-128.33"
  cell $logic_not $logic_not$store_unit.v:128$629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_is_amo
    connect \Y $logic_not$store_unit.v:128$629_Y
  end
  attribute \src "store_unit.v:155.19-155.34"
  cell $reduce_bool $ne$store_unit.v:155$634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $ne$store_unit.v:155$634_Y
  end
  attribute \src "store_unit.v:220.40-220.59"
  cell $reduce_bool $ne$store_unit.v:220$650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \amo_op_q
    connect \Y $ne$store_unit.v:220$650_Y
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11738
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \st_data_n
    connect \Q $auto$async2sync.cc:140:execute$12289
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11739
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D \lsu_ctrl_i [18:15]
    connect \Q $auto$async2sync.cc:140:execute$12291
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11740
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \st_data_size_n
    connect \Q $auto$async2sync.cc:140:execute$12293
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11741
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D \amo_op_d
    connect \Q $auto$async2sync.cc:140:execute$12295
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11742
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \lsu_ctrl_i [2:0]
    connect \Q $auto$async2sync.cc:140:execute$12297
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "store_unit.v:81.7-81.37|store_unit.v:81.3-84.29"
  cell $mux $procmux$1324
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_unit.v:81$660_Y
    connect \Y \instr_is_amo
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $pmux $procmux$1327
    parameter \S_WIDTH 11
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 44'00010010001101000101011001111000100110101011
    connect \S { $procmux$1338_CTRL $procmux$1337_CTRL $procmux$1336_CTRL $procmux$1335_CTRL $procmux$1334_CTRL $procmux$1333_CTRL $procmux$1332_CTRL $procmux$1331_CTRL $procmux$1330_CTRL $procmux$1329_CTRL $procmux$1328_CTRL }
    connect \Y \amo_op_d
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1328_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1328_CMP
    connect \Y $procmux$1328_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1328_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111010
    connect \Y $procmux$1328_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1328_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000011
    connect \Y $procmux$1328_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1329_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1329_CMP
    connect \Y $procmux$1329_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1329_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111001
    connect \Y $procmux$1329_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1329_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000010
    connect \Y $procmux$1329_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1330_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1330_CMP
    connect \Y $procmux$1330_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1330_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111000
    connect \Y $procmux$1330_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1330_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000001
    connect \Y $procmux$1330_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1331_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1331_CMP
    connect \Y $procmux$1331_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1331_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110111
    connect \Y $procmux$1331_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1331_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000000
    connect \Y $procmux$1331_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1332_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1332_CMP
    connect \Y $procmux$1332_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1332_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110110
    connect \Y $procmux$1332_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1332_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111111
    connect \Y $procmux$1332_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1333_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1333_CMP
    connect \Y $procmux$1333_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1333_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110101
    connect \Y $procmux$1333_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1333_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111110
    connect \Y $procmux$1333_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1334_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1334_CMP
    connect \Y $procmux$1334_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1334_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110100
    connect \Y $procmux$1334_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1334_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111101
    connect \Y $procmux$1334_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1335_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1335_CMP
    connect \Y $procmux$1335_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1335_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110011
    connect \Y $procmux$1335_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1335_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111100
    connect \Y $procmux$1335_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1336_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1336_CMP
    connect \Y $procmux$1336_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1336_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110010
    connect \Y $procmux$1336_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1336_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111011
    connect \Y $procmux$1336_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1337_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1337_CMP
    connect \Y $procmux$1337_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1337_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110000
    connect \Y $procmux$1337_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1337_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110001
    connect \Y $procmux$1337_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1338_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1338_CMP
    connect \Y $procmux$1338_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1338_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101110
    connect \Y $procmux$1338_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1338_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101111
    connect \Y $procmux$1338_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $pmux $procmux$1340
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$1343_CTRL $procmux$1342_CTRL $procmux$1341_CTRL }
    connect \Y \st_data_size_n
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1341_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$1341_CMP
    connect \Y $procmux$1341_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1341_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101011
    connect \Y $procmux$1341_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1341_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101101
    connect \Y $procmux$1341_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1341_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101100
    connect \Y $procmux$1341_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1341_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010100
    connect \Y $procmux$1341_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1341_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1011000
    connect \Y $procmux$1341_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1342_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$1342_CMP
    connect \Y $procmux$1342_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1342_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101000
    connect \Y $procmux$1342_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1342_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101001
    connect \Y $procmux$1342_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1342_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101010
    connect \Y $procmux$1342_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1342_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010011
    connect \Y $procmux$1342_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1342_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010111
    connect \Y $procmux$1342_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1343_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A { $procmux$1343_CMP [4:0] $procmux$1338_CMP [0] $procmux$1337_CMP [0] $procmux$1336_CMP [0] $procmux$1335_CMP [0] $procmux$1334_CMP [0] $procmux$1333_CMP [0] $procmux$1332_CMP [0] $procmux$1331_CMP [0] $procmux$1330_CMP [0] $procmux$1329_CMP [0] $procmux$1328_CMP [0] }
    connect \Y $procmux$1343_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1343_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100101
    connect \Y $procmux$1343_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1343_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100110
    connect \Y $procmux$1343_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1343_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100111
    connect \Y $procmux$1343_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1343_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010010
    connect \Y $procmux$1343_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1343_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010110
    connect \Y $procmux$1343_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $pmux $procmux$1353
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12594
    connect \B { \lsu_ctrl_i [50:19] \lsu_ctrl_i [42:19] \lsu_ctrl_i [50:43] \lsu_ctrl_i [34:19] \lsu_ctrl_i [50:35] \lsu_ctrl_i [26:19] \lsu_ctrl_i [50:27] }
    connect \S { $procmux$1361_CMP $procmux$1360_CMP $procmux$1359_CMP $procmux$1358_CMP }
    connect \Y $0\ariane_pkg_data_align$func$store_unit.v:198$622.$result[31:0]$637
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1358_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 2'11
    connect \Y $procmux$1358_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1359_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 2'10
    connect \Y $procmux$1359_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1360_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 1'1
    connect \Y $procmux$1360_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $logic_not $procmux$1361_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { 1'0 \lsu_ctrl_i [53:52] }
    connect \Y $procmux$1361_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1366
    parameter \WIDTH 1
    connect \A \st_valid_without_flush
    connect \B 1'1
    connect \S $logic_and$store_unit.v:155$635_Y
    connect \Y \valid_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1372
    parameter \WIDTH 1
    connect \A $1\st_valid[0:0]
    connect \B 1'0
    connect \S $logic_and$store_unit.v:155$635_Y
    connect \Y \st_valid
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1375
    parameter \WIDTH 1
    connect \A $1\pop_st_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_unit.v:155$635_Y
    connect \Y \pop_st_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:151.9-151.19|store_unit.v:151.5-152.21"
  cell $mux $procmux$1378
    parameter \WIDTH 2
    connect \A \state_q
    connect \B 2'00
    connect \S \dtlb_hit_i
    connect \Y $9\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1381_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'10
    connect \Y $procmux$1381_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:146.9-146.31|store_unit.v:146.5-147.21"
  cell $mux $procmux$1384
    parameter \WIDTH 2
    connect \A \state_q
    connect \B 2'00
    connect \S $logic_and$store_unit.v:146$633_Y
    connect \Y $8\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1387_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'11
    connect \Y $procmux$1387_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:136.10-136.19|store_unit.v:136.6-139.9"
  cell $mux $procmux$1392
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\pop_st_o[0:0]
    connect \S \st_ready
    connect \Y $4\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1397_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 1'1
    connect \Y $procmux$1397_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:136.10-136.19|store_unit.v:136.6-139.9"
  cell $mux $procmux$1402
    parameter \WIDTH 2
    connect \A 2'11
    connect \B $3\state_d[1:0]
    connect \S \st_ready
    connect \Y $4\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:132.10-132.21|store_unit.v:132.6-135.9"
  cell $mux $procmux$1412
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dtlb_hit_i
    connect \Y $3\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:132.10-132.21|store_unit.v:132.6-135.9"
  cell $mux $procmux$1422
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'01
    connect \S \dtlb_hit_i
    connect \Y $3\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1431
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $4\state_d[1:0]
    connect \S $logic_and$store_unit.v:128$630_Y
    connect \Y $5\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1438
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\pop_st_o[0:0]
    connect \S $logic_and$store_unit.v:128$630_Y
    connect \Y $5\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1445
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_unit.v:128$630_Y
    connect \Y $3\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:125.9-125.17|store_unit.v:125.5-126.22"
  cell $mux $procmux$1452
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \flush_i
    connect \Y $2\st_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $logic_not $procmux$1466_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $procmux$1466_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1504
    parameter \WIDTH 2
    connect \A \state_q
    connect \B $4\state_d[1:0]
    connect \S \valid_i
    connect \Y $2\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1512
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\pop_st_o[0:0]
    connect \S \valid_i
    connect \Y $2\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1520
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \valid_i
    connect \Y $2\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1524
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12596
    connect \B { $2\state_d[1:0] $5\state_d[1:0] $8\state_d[1:0] $9\state_d[1:0] }
    connect \S { $procmux$1466_CMP $procmux$1397_CMP $procmux$1387_CMP $procmux$1381_CMP }
    connect \Y $1\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1529
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12598
    connect \B { $2\translation_req_o[0:0] $3\translation_req_o[0:0] 1'1 }
    connect \S { $procmux$1466_CMP $procmux$1397_CMP $auto$opt_reduce.cc:134:opt_mux$12181 }
    connect \Y \translation_req_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1534
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12600
    connect \B { $2\pop_st_o[0:0] $5\pop_st_o[0:0] 1'0 }
    connect \S { $procmux$1466_CMP $procmux$1397_CMP $auto$opt_reduce.cc:134:opt_mux$12181 }
    connect \Y $1\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1539
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12602
    connect \B 2'10
    connect \S { $procmux$1397_CMP $auto$opt_reduce.cc:134:opt_mux$12185 }
    connect \Y \st_valid_without_flush
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1549
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12604
    connect \B { $2\st_valid[0:0] 1'0 }
    connect \S { $procmux$1397_CMP $auto$opt_reduce.cc:134:opt_mux$12185 }
    connect \Y $1\st_valid[0:0]
  end
  attribute \src "store_unit.v:198.16-198.111"
  cell $mux $ternary$store_unit.v:198$646
    parameter \WIDTH 32
    connect \A $0\ariane_pkg_data_align$func$store_unit.v:198$622.$result[31:0]$637
    connect \B \lsu_ctrl_i [50:19]
    connect \S \instr_is_amo
    connect \Y \st_data_n
  end
  attribute \module_not_derived 1
  attribute \src "store_unit.v:256.13-270.3"
  cell \amo_buffer \i_amo_buffer
    connect \amo_op_i \amo_op_q
    connect \amo_req_o \amo_req_o
    connect \amo_resp_i \amo_resp_i
    connect \amo_valid_commit_i \amo_valid_commit_i
    connect \clk_i \clk_i
    connect \data_i \st_data_q
    connect \data_size_i \st_data_size_q
    connect \flush_i \flush_i
    connect \no_st_pending_i \no_st_pending_o
    connect \paddr_i \paddr_i
    connect \ready_o \amo_buffer_ready
    connect \rst_ni \rst_ni
    connect \valid_i \amo_buffer_valid
  end
  attribute \module_not_derived 1
  attribute \src "store_unit.v:230.15-255.3"
  cell \store_buffer \store_buffer_i
    connect \be_i \st_be_q
    connect \clk_i \clk_i
    connect \commit_i \commit_i
    connect \commit_ready_o \commit_ready_o
    connect \data_i \st_data_q
    connect \data_size_i \st_data_size_q
    connect \flush_i \flush_i
    connect \no_st_pending_o \no_st_pending_o
    connect \paddr_i \paddr_i
    connect \page_offset_i \page_offset_i
    connect \page_offset_matches_o \page_offset_matches_o
    connect \ready_o \st_ready
    connect \req_port_i \req_port_i
    connect \req_port_o \req_port_o
    connect \rst_ni \rst_ni
    connect \state_q_0 \state_q_0
    connect \state_q_1 \state_q_1
    connect \state_q_2 \state_q_2
    connect \state_q_3 \state_q_3
    connect \store_buffer_empty_o \store_buffer_empty_o
    connect \valid_i \store_buffer_valid
    connect \valid_without_flush_i \st_valid_without_flush
  end
  connect $procmux$1343_CMP [15:5] { $procmux$1328_CMP [0] $procmux$1329_CMP [0] $procmux$1330_CMP [0] $procmux$1331_CMP [0] $procmux$1332_CMP [0] $procmux$1333_CMP [0] $procmux$1334_CMP [0] $procmux$1335_CMP [0] $procmux$1336_CMP [0] $procmux$1337_CMP [0] $procmux$1338_CMP [0] }
  connect \ex_o \ex_i
  connect \result_o 0
  connect \st_be_n \lsu_ctrl_i [18:15]
  connect \store_buffer_ready \st_ready
  connect \store_state_o { \state_q_3 \state_q_2 \state_q_1 \state_q_0 }
  connect \trans_id_n \lsu_ctrl_i [2:0]
  connect \trans_id_o \trans_id_q
  connect \vaddr_o \lsu_ctrl_i [83:52]
end
