
TP_BusReseaux.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005700  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  080058d0  080058d0  000158d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a84  08005a84  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08005a84  08005a84  00015a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a8c  08005a8c  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a8c  08005a8c  00015a8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a90  08005a90  00015a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08005a94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  2000008c  08005b20  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000360  08005b20  00020360  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000efdc  00000000  00000000  000200ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002932  00000000  00000000  0002f0db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ca8  00000000  00000000  00031a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009c2  00000000  00000000  000326b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023502  00000000  00000000  0003307a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012591  00000000  00000000  0005657c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf2ae  00000000  00000000  00068b0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003b80  00000000  00000000  00137dbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0013b93c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000008c 	.word	0x2000008c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080058b8 	.word	0x080058b8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000090 	.word	0x20000090
 800020c:	080058b8 	.word	0x080058b8

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b970 	b.w	80005c8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9e08      	ldr	r6, [sp, #32]
 8000306:	460d      	mov	r5, r1
 8000308:	4604      	mov	r4, r0
 800030a:	460f      	mov	r7, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4694      	mov	ip, r2
 8000314:	d965      	bls.n	80003e2 <__udivmoddi4+0xe2>
 8000316:	fab2 f382 	clz	r3, r2
 800031a:	b143      	cbz	r3, 800032e <__udivmoddi4+0x2e>
 800031c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000320:	f1c3 0220 	rsb	r2, r3, #32
 8000324:	409f      	lsls	r7, r3
 8000326:	fa20 f202 	lsr.w	r2, r0, r2
 800032a:	4317      	orrs	r7, r2
 800032c:	409c      	lsls	r4, r3
 800032e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000332:	fa1f f58c 	uxth.w	r5, ip
 8000336:	fbb7 f1fe 	udiv	r1, r7, lr
 800033a:	0c22      	lsrs	r2, r4, #16
 800033c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000340:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000344:	fb01 f005 	mul.w	r0, r1, r5
 8000348:	4290      	cmp	r0, r2
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x62>
 800034c:	eb1c 0202 	adds.w	r2, ip, r2
 8000350:	f101 37ff 	add.w	r7, r1, #4294967295
 8000354:	f080 811c 	bcs.w	8000590 <__udivmoddi4+0x290>
 8000358:	4290      	cmp	r0, r2
 800035a:	f240 8119 	bls.w	8000590 <__udivmoddi4+0x290>
 800035e:	3902      	subs	r1, #2
 8000360:	4462      	add	r2, ip
 8000362:	1a12      	subs	r2, r2, r0
 8000364:	b2a4      	uxth	r4, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000372:	fb00 f505 	mul.w	r5, r0, r5
 8000376:	42a5      	cmp	r5, r4
 8000378:	d90a      	bls.n	8000390 <__udivmoddi4+0x90>
 800037a:	eb1c 0404 	adds.w	r4, ip, r4
 800037e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000382:	f080 8107 	bcs.w	8000594 <__udivmoddi4+0x294>
 8000386:	42a5      	cmp	r5, r4
 8000388:	f240 8104 	bls.w	8000594 <__udivmoddi4+0x294>
 800038c:	4464      	add	r4, ip
 800038e:	3802      	subs	r0, #2
 8000390:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000394:	1b64      	subs	r4, r4, r5
 8000396:	2100      	movs	r1, #0
 8000398:	b11e      	cbz	r6, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40dc      	lsrs	r4, r3
 800039c:	2300      	movs	r3, #0
 800039e:	e9c6 4300 	strd	r4, r3, [r6]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0xbc>
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	f000 80ed 	beq.w	800058a <__udivmoddi4+0x28a>
 80003b0:	2100      	movs	r1, #0
 80003b2:	e9c6 0500 	strd	r0, r5, [r6]
 80003b6:	4608      	mov	r0, r1
 80003b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003bc:	fab3 f183 	clz	r1, r3
 80003c0:	2900      	cmp	r1, #0
 80003c2:	d149      	bne.n	8000458 <__udivmoddi4+0x158>
 80003c4:	42ab      	cmp	r3, r5
 80003c6:	d302      	bcc.n	80003ce <__udivmoddi4+0xce>
 80003c8:	4282      	cmp	r2, r0
 80003ca:	f200 80f8 	bhi.w	80005be <__udivmoddi4+0x2be>
 80003ce:	1a84      	subs	r4, r0, r2
 80003d0:	eb65 0203 	sbc.w	r2, r5, r3
 80003d4:	2001      	movs	r0, #1
 80003d6:	4617      	mov	r7, r2
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d0e2      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	e9c6 4700 	strd	r4, r7, [r6]
 80003e0:	e7df      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003e2:	b902      	cbnz	r2, 80003e6 <__udivmoddi4+0xe6>
 80003e4:	deff      	udf	#255	; 0xff
 80003e6:	fab2 f382 	clz	r3, r2
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	f040 8090 	bne.w	8000510 <__udivmoddi4+0x210>
 80003f0:	1a8a      	subs	r2, r1, r2
 80003f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f6:	fa1f fe8c 	uxth.w	lr, ip
 80003fa:	2101      	movs	r1, #1
 80003fc:	fbb2 f5f7 	udiv	r5, r2, r7
 8000400:	fb07 2015 	mls	r0, r7, r5, r2
 8000404:	0c22      	lsrs	r2, r4, #16
 8000406:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800040a:	fb0e f005 	mul.w	r0, lr, r5
 800040e:	4290      	cmp	r0, r2
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x124>
 8000412:	eb1c 0202 	adds.w	r2, ip, r2
 8000416:	f105 38ff 	add.w	r8, r5, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x122>
 800041c:	4290      	cmp	r0, r2
 800041e:	f200 80cb 	bhi.w	80005b8 <__udivmoddi4+0x2b8>
 8000422:	4645      	mov	r5, r8
 8000424:	1a12      	subs	r2, r2, r0
 8000426:	b2a4      	uxth	r4, r4
 8000428:	fbb2 f0f7 	udiv	r0, r2, r7
 800042c:	fb07 2210 	mls	r2, r7, r0, r2
 8000430:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000434:	fb0e fe00 	mul.w	lr, lr, r0
 8000438:	45a6      	cmp	lr, r4
 800043a:	d908      	bls.n	800044e <__udivmoddi4+0x14e>
 800043c:	eb1c 0404 	adds.w	r4, ip, r4
 8000440:	f100 32ff 	add.w	r2, r0, #4294967295
 8000444:	d202      	bcs.n	800044c <__udivmoddi4+0x14c>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f200 80bb 	bhi.w	80005c2 <__udivmoddi4+0x2c2>
 800044c:	4610      	mov	r0, r2
 800044e:	eba4 040e 	sub.w	r4, r4, lr
 8000452:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000456:	e79f      	b.n	8000398 <__udivmoddi4+0x98>
 8000458:	f1c1 0720 	rsb	r7, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000462:	ea4c 0c03 	orr.w	ip, ip, r3
 8000466:	fa05 f401 	lsl.w	r4, r5, r1
 800046a:	fa20 f307 	lsr.w	r3, r0, r7
 800046e:	40fd      	lsrs	r5, r7
 8000470:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000474:	4323      	orrs	r3, r4
 8000476:	fbb5 f8f9 	udiv	r8, r5, r9
 800047a:	fa1f fe8c 	uxth.w	lr, ip
 800047e:	fb09 5518 	mls	r5, r9, r8, r5
 8000482:	0c1c      	lsrs	r4, r3, #16
 8000484:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000488:	fb08 f50e 	mul.w	r5, r8, lr
 800048c:	42a5      	cmp	r5, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	fa00 f001 	lsl.w	r0, r0, r1
 8000496:	d90b      	bls.n	80004b0 <__udivmoddi4+0x1b0>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f108 3aff 	add.w	sl, r8, #4294967295
 80004a0:	f080 8088 	bcs.w	80005b4 <__udivmoddi4+0x2b4>
 80004a4:	42a5      	cmp	r5, r4
 80004a6:	f240 8085 	bls.w	80005b4 <__udivmoddi4+0x2b4>
 80004aa:	f1a8 0802 	sub.w	r8, r8, #2
 80004ae:	4464      	add	r4, ip
 80004b0:	1b64      	subs	r4, r4, r5
 80004b2:	b29d      	uxth	r5, r3
 80004b4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b8:	fb09 4413 	mls	r4, r9, r3, r4
 80004bc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004c0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004c4:	45a6      	cmp	lr, r4
 80004c6:	d908      	bls.n	80004da <__udivmoddi4+0x1da>
 80004c8:	eb1c 0404 	adds.w	r4, ip, r4
 80004cc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004d0:	d26c      	bcs.n	80005ac <__udivmoddi4+0x2ac>
 80004d2:	45a6      	cmp	lr, r4
 80004d4:	d96a      	bls.n	80005ac <__udivmoddi4+0x2ac>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	4464      	add	r4, ip
 80004da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004de:	fba3 9502 	umull	r9, r5, r3, r2
 80004e2:	eba4 040e 	sub.w	r4, r4, lr
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	46c8      	mov	r8, r9
 80004ea:	46ae      	mov	lr, r5
 80004ec:	d356      	bcc.n	800059c <__udivmoddi4+0x29c>
 80004ee:	d053      	beq.n	8000598 <__udivmoddi4+0x298>
 80004f0:	b156      	cbz	r6, 8000508 <__udivmoddi4+0x208>
 80004f2:	ebb0 0208 	subs.w	r2, r0, r8
 80004f6:	eb64 040e 	sbc.w	r4, r4, lr
 80004fa:	fa04 f707 	lsl.w	r7, r4, r7
 80004fe:	40ca      	lsrs	r2, r1
 8000500:	40cc      	lsrs	r4, r1
 8000502:	4317      	orrs	r7, r2
 8000504:	e9c6 7400 	strd	r7, r4, [r6]
 8000508:	4618      	mov	r0, r3
 800050a:	2100      	movs	r1, #0
 800050c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000510:	f1c3 0120 	rsb	r1, r3, #32
 8000514:	fa02 fc03 	lsl.w	ip, r2, r3
 8000518:	fa20 f201 	lsr.w	r2, r0, r1
 800051c:	fa25 f101 	lsr.w	r1, r5, r1
 8000520:	409d      	lsls	r5, r3
 8000522:	432a      	orrs	r2, r5
 8000524:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000528:	fa1f fe8c 	uxth.w	lr, ip
 800052c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000530:	fb07 1510 	mls	r5, r7, r0, r1
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800053a:	fb00 f50e 	mul.w	r5, r0, lr
 800053e:	428d      	cmp	r5, r1
 8000540:	fa04 f403 	lsl.w	r4, r4, r3
 8000544:	d908      	bls.n	8000558 <__udivmoddi4+0x258>
 8000546:	eb1c 0101 	adds.w	r1, ip, r1
 800054a:	f100 38ff 	add.w	r8, r0, #4294967295
 800054e:	d22f      	bcs.n	80005b0 <__udivmoddi4+0x2b0>
 8000550:	428d      	cmp	r5, r1
 8000552:	d92d      	bls.n	80005b0 <__udivmoddi4+0x2b0>
 8000554:	3802      	subs	r0, #2
 8000556:	4461      	add	r1, ip
 8000558:	1b49      	subs	r1, r1, r5
 800055a:	b292      	uxth	r2, r2
 800055c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000560:	fb07 1115 	mls	r1, r7, r5, r1
 8000564:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000568:	fb05 f10e 	mul.w	r1, r5, lr
 800056c:	4291      	cmp	r1, r2
 800056e:	d908      	bls.n	8000582 <__udivmoddi4+0x282>
 8000570:	eb1c 0202 	adds.w	r2, ip, r2
 8000574:	f105 38ff 	add.w	r8, r5, #4294967295
 8000578:	d216      	bcs.n	80005a8 <__udivmoddi4+0x2a8>
 800057a:	4291      	cmp	r1, r2
 800057c:	d914      	bls.n	80005a8 <__udivmoddi4+0x2a8>
 800057e:	3d02      	subs	r5, #2
 8000580:	4462      	add	r2, ip
 8000582:	1a52      	subs	r2, r2, r1
 8000584:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000588:	e738      	b.n	80003fc <__udivmoddi4+0xfc>
 800058a:	4631      	mov	r1, r6
 800058c:	4630      	mov	r0, r6
 800058e:	e708      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000590:	4639      	mov	r1, r7
 8000592:	e6e6      	b.n	8000362 <__udivmoddi4+0x62>
 8000594:	4610      	mov	r0, r2
 8000596:	e6fb      	b.n	8000390 <__udivmoddi4+0x90>
 8000598:	4548      	cmp	r0, r9
 800059a:	d2a9      	bcs.n	80004f0 <__udivmoddi4+0x1f0>
 800059c:	ebb9 0802 	subs.w	r8, r9, r2
 80005a0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005a4:	3b01      	subs	r3, #1
 80005a6:	e7a3      	b.n	80004f0 <__udivmoddi4+0x1f0>
 80005a8:	4645      	mov	r5, r8
 80005aa:	e7ea      	b.n	8000582 <__udivmoddi4+0x282>
 80005ac:	462b      	mov	r3, r5
 80005ae:	e794      	b.n	80004da <__udivmoddi4+0x1da>
 80005b0:	4640      	mov	r0, r8
 80005b2:	e7d1      	b.n	8000558 <__udivmoddi4+0x258>
 80005b4:	46d0      	mov	r8, sl
 80005b6:	e77b      	b.n	80004b0 <__udivmoddi4+0x1b0>
 80005b8:	3d02      	subs	r5, #2
 80005ba:	4462      	add	r2, ip
 80005bc:	e732      	b.n	8000424 <__udivmoddi4+0x124>
 80005be:	4608      	mov	r0, r1
 80005c0:	e70a      	b.n	80003d8 <__udivmoddi4+0xd8>
 80005c2:	4464      	add	r4, ip
 80005c4:	3802      	subs	r0, #2
 80005c6:	e742      	b.n	800044e <__udivmoddi4+0x14e>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <devID_BMP>:
int16_t  dig_P7 = 0x8C;
int16_t  dig_P8 = 0xF8;
int16_t  dig_P9 = 0x70;

void devID_BMP(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af02      	add	r7, sp, #8
	printf("Debut de l'ID\r\n");
 80005d2:	480f      	ldr	r0, [pc, #60]	; (8000610 <devID_BMP+0x44>)
 80005d4:	f004 fad4 	bl	8004b80 <puts>
	HAL_I2C_Master_Transmit(&hi2c1, BMPAddress << 1,&dev_ID, 1, HAL_MAX_DELAY);
 80005d8:	f04f 33ff 	mov.w	r3, #4294967295
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	2301      	movs	r3, #1
 80005e0:	4a0c      	ldr	r2, [pc, #48]	; (8000614 <devID_BMP+0x48>)
 80005e2:	21ee      	movs	r1, #238	; 0xee
 80005e4:	480c      	ldr	r0, [pc, #48]	; (8000618 <devID_BMP+0x4c>)
 80005e6:	f001 fcfb 	bl	8001fe0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, (BMPAddress << 1), dataBuffer, sizeof(dataBuffer), HAL_MAX_DELAY);
 80005ea:	f04f 33ff 	mov.w	r3, #4294967295
 80005ee:	9300      	str	r3, [sp, #0]
 80005f0:	2308      	movs	r3, #8
 80005f2:	4a0a      	ldr	r2, [pc, #40]	; (800061c <devID_BMP+0x50>)
 80005f4:	21ee      	movs	r1, #238	; 0xee
 80005f6:	4808      	ldr	r0, [pc, #32]	; (8000618 <devID_BMP+0x4c>)
 80005f8:	f001 fdf0 	bl	80021dc <HAL_I2C_Master_Receive>
	printf("%s",dataBuffer);
 80005fc:	4907      	ldr	r1, [pc, #28]	; (800061c <devID_BMP+0x50>)
 80005fe:	4808      	ldr	r0, [pc, #32]	; (8000620 <devID_BMP+0x54>)
 8000600:	f004 fa50 	bl	8004aa4 <iprintf>
	printf("Fin ID\r\n");
 8000604:	4807      	ldr	r0, [pc, #28]	; (8000624 <devID_BMP+0x58>)
 8000606:	f004 fabb 	bl	8004b80 <puts>
}
 800060a:	bf00      	nop
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	080058d0 	.word	0x080058d0
 8000614:	20000000 	.word	0x20000000
 8000618:	20000114 	.word	0x20000114
 800061c:	200000a8 	.word	0x200000a8
 8000620:	080058e0 	.word	0x080058e0
 8000624:	080058e4 	.word	0x080058e4

08000628 <setConfig_BMP>:

void setConfig_BMP(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af02      	add	r7, sp, #8
	printf("Debut de la config\r\n");
 800062e:	4810      	ldr	r0, [pc, #64]	; (8000670 <setConfig_BMP+0x48>)
 8000630:	f004 faa6 	bl	8004b80 <puts>
	HAL_I2C_Master_Transmit(&hi2c1, BMPAddress << 1,TabConfig, 2, HAL_MAX_DELAY);
 8000634:	f04f 33ff 	mov.w	r3, #4294967295
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	2302      	movs	r3, #2
 800063c:	4a0d      	ldr	r2, [pc, #52]	; (8000674 <setConfig_BMP+0x4c>)
 800063e:	21ee      	movs	r1, #238	; 0xee
 8000640:	480d      	ldr	r0, [pc, #52]	; (8000678 <setConfig_BMP+0x50>)
 8000642:	f001 fccd 	bl	8001fe0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, (BMPAddress << 1) , Sendback, sizeof(Sendback), HAL_MAX_DELAY);
 8000646:	f04f 33ff 	mov.w	r3, #4294967295
 800064a:	9300      	str	r3, [sp, #0]
 800064c:	2308      	movs	r3, #8
 800064e:	4a0b      	ldr	r2, [pc, #44]	; (800067c <setConfig_BMP+0x54>)
 8000650:	21ee      	movs	r1, #238	; 0xee
 8000652:	4809      	ldr	r0, [pc, #36]	; (8000678 <setConfig_BMP+0x50>)
 8000654:	f001 fdc2 	bl	80021dc <HAL_I2C_Master_Receive>
	uint8_t newvalue= Sendback[0];
 8000658:	4b08      	ldr	r3, [pc, #32]	; (800067c <setConfig_BMP+0x54>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	71fb      	strb	r3, [r7, #7]
	printf("%02X\r\n",newvalue);
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	4619      	mov	r1, r3
 8000662:	4807      	ldr	r0, [pc, #28]	; (8000680 <setConfig_BMP+0x58>)
 8000664:	f004 fa1e 	bl	8004aa4 <iprintf>
}
 8000668:	bf00      	nop
 800066a:	3708      	adds	r7, #8
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	080058ec 	.word	0x080058ec
 8000674:	20000004 	.word	0x20000004
 8000678:	20000114 	.word	0x20000114
 800067c:	200000b0 	.word	0x200000b0
 8000680:	08005900 	.word	0x08005900

08000684 <temperatureNonCompense>:


uint32_t temperatureNonCompense(void){
 8000684:	b580      	push	{r7, lr}
 8000686:	b084      	sub	sp, #16
 8000688:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Transmit(&hi2c1, BMPAddress << 1,&TMsbAdress, 1, HAL_MAX_DELAY);
 800068a:	f04f 33ff 	mov.w	r3, #4294967295
 800068e:	9300      	str	r3, [sp, #0]
 8000690:	2301      	movs	r3, #1
 8000692:	4a30      	ldr	r2, [pc, #192]	; (8000754 <temperatureNonCompense+0xd0>)
 8000694:	21ee      	movs	r1, #238	; 0xee
 8000696:	4830      	ldr	r0, [pc, #192]	; (8000758 <temperatureNonCompense+0xd4>)
 8000698:	f001 fca2 	bl	8001fe0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, (BMPAddress << 1) , T_Msb, sizeof(T_Msb), HAL_MAX_DELAY);
 800069c:	f04f 33ff 	mov.w	r3, #4294967295
 80006a0:	9300      	str	r3, [sp, #0]
 80006a2:	2308      	movs	r3, #8
 80006a4:	4a2d      	ldr	r2, [pc, #180]	; (800075c <temperatureNonCompense+0xd8>)
 80006a6:	21ee      	movs	r1, #238	; 0xee
 80006a8:	482b      	ldr	r0, [pc, #172]	; (8000758 <temperatureNonCompense+0xd4>)
 80006aa:	f001 fd97 	bl	80021dc <HAL_I2C_Master_Receive>
	uint8_t MSB= T_Msb[0];
 80006ae:	4b2b      	ldr	r3, [pc, #172]	; (800075c <temperatureNonCompense+0xd8>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Master_Transmit(&hi2c1, BMPAddress << 1,&TLsbAdress, 1, HAL_MAX_DELAY);
 80006b4:	f04f 33ff 	mov.w	r3, #4294967295
 80006b8:	9300      	str	r3, [sp, #0]
 80006ba:	2301      	movs	r3, #1
 80006bc:	4a28      	ldr	r2, [pc, #160]	; (8000760 <temperatureNonCompense+0xdc>)
 80006be:	21ee      	movs	r1, #238	; 0xee
 80006c0:	4825      	ldr	r0, [pc, #148]	; (8000758 <temperatureNonCompense+0xd4>)
 80006c2:	f001 fc8d 	bl	8001fe0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, (BMPAddress << 1) , T_Lsb, sizeof(T_Lsb), HAL_MAX_DELAY);
 80006c6:	f04f 33ff 	mov.w	r3, #4294967295
 80006ca:	9300      	str	r3, [sp, #0]
 80006cc:	2308      	movs	r3, #8
 80006ce:	4a25      	ldr	r2, [pc, #148]	; (8000764 <temperatureNonCompense+0xe0>)
 80006d0:	21ee      	movs	r1, #238	; 0xee
 80006d2:	4821      	ldr	r0, [pc, #132]	; (8000758 <temperatureNonCompense+0xd4>)
 80006d4:	f001 fd82 	bl	80021dc <HAL_I2C_Master_Receive>
	uint8_t LSB= T_Lsb[0];
 80006d8:	4b22      	ldr	r3, [pc, #136]	; (8000764 <temperatureNonCompense+0xe0>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	71bb      	strb	r3, [r7, #6]

	HAL_I2C_Master_Transmit(&hi2c1, BMPAddress << 1,&TxLsbAdress, 1, HAL_MAX_DELAY);
 80006de:	f04f 33ff 	mov.w	r3, #4294967295
 80006e2:	9300      	str	r3, [sp, #0]
 80006e4:	2301      	movs	r3, #1
 80006e6:	4a20      	ldr	r2, [pc, #128]	; (8000768 <temperatureNonCompense+0xe4>)
 80006e8:	21ee      	movs	r1, #238	; 0xee
 80006ea:	481b      	ldr	r0, [pc, #108]	; (8000758 <temperatureNonCompense+0xd4>)
 80006ec:	f001 fc78 	bl	8001fe0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, (BMPAddress << 1) , T_xLsb, sizeof(T_xLsb), HAL_MAX_DELAY);
 80006f0:	f04f 33ff 	mov.w	r3, #4294967295
 80006f4:	9300      	str	r3, [sp, #0]
 80006f6:	2304      	movs	r3, #4
 80006f8:	4a1c      	ldr	r2, [pc, #112]	; (800076c <temperatureNonCompense+0xe8>)
 80006fa:	21ee      	movs	r1, #238	; 0xee
 80006fc:	4816      	ldr	r0, [pc, #88]	; (8000758 <temperatureNonCompense+0xd4>)
 80006fe:	f001 fd6d 	bl	80021dc <HAL_I2C_Master_Receive>
	uint8_t xLSB= T_xLsb[0];
 8000702:	4b1a      	ldr	r3, [pc, #104]	; (800076c <temperatureNonCompense+0xe8>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	717b      	strb	r3, [r7, #5]

	TempValue |= ((uint32_t)MSB << 12);
 8000708:	79fb      	ldrb	r3, [r7, #7]
 800070a:	031a      	lsls	r2, r3, #12
 800070c:	4b18      	ldr	r3, [pc, #96]	; (8000770 <temperatureNonCompense+0xec>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4313      	orrs	r3, r2
 8000712:	4a17      	ldr	r2, [pc, #92]	; (8000770 <temperatureNonCompense+0xec>)
 8000714:	6013      	str	r3, [r2, #0]
	TempValue |= ((uint32_t)LSB << 4);
 8000716:	79bb      	ldrb	r3, [r7, #6]
 8000718:	011a      	lsls	r2, r3, #4
 800071a:	4b15      	ldr	r3, [pc, #84]	; (8000770 <temperatureNonCompense+0xec>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4313      	orrs	r3, r2
 8000720:	4a13      	ldr	r2, [pc, #76]	; (8000770 <temperatureNonCompense+0xec>)
 8000722:	6013      	str	r3, [r2, #0]
	TempValue |= (xLSB & 0x0F);
 8000724:	797b      	ldrb	r3, [r7, #5]
 8000726:	f003 020f 	and.w	r2, r3, #15
 800072a:	4b11      	ldr	r3, [pc, #68]	; (8000770 <temperatureNonCompense+0xec>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	4313      	orrs	r3, r2
 8000730:	4a0f      	ldr	r2, [pc, #60]	; (8000770 <temperatureNonCompense+0xec>)
 8000732:	6013      	str	r3, [r2, #0]

	printf("La temprature non compense est de : %lX\r\n", TempValue);
 8000734:	4b0e      	ldr	r3, [pc, #56]	; (8000770 <temperatureNonCompense+0xec>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4619      	mov	r1, r3
 800073a:	480e      	ldr	r0, [pc, #56]	; (8000774 <temperatureNonCompense+0xf0>)
 800073c:	f004 f9b2 	bl	8004aa4 <iprintf>
	printf("\n");
 8000740:	200a      	movs	r0, #10
 8000742:	f004 f9c1 	bl	8004ac8 <putchar>
	return TempValue;
 8000746:	4b0a      	ldr	r3, [pc, #40]	; (8000770 <temperatureNonCompense+0xec>)
 8000748:	681b      	ldr	r3, [r3, #0]
}
 800074a:	4618      	mov	r0, r3
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	20000006 	.word	0x20000006
 8000758:	20000114 	.word	0x20000114
 800075c:	200000b8 	.word	0x200000b8
 8000760:	20000007 	.word	0x20000007
 8000764:	200000c0 	.word	0x200000c0
 8000768:	20000008 	.word	0x20000008
 800076c:	200000c8 	.word	0x200000c8
 8000770:	200000cc 	.word	0x200000cc
 8000774:	08005908 	.word	0x08005908

08000778 <pressionNonCompense>:
uint32_t pressionNonCompense(void){
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Transmit(&hi2c1, BMPAddress << 1,&PMsbAdress, 1, HAL_MAX_DELAY);
 800077e:	f04f 33ff 	mov.w	r3, #4294967295
 8000782:	9300      	str	r3, [sp, #0]
 8000784:	2301      	movs	r3, #1
 8000786:	4a30      	ldr	r2, [pc, #192]	; (8000848 <pressionNonCompense+0xd0>)
 8000788:	21ee      	movs	r1, #238	; 0xee
 800078a:	4830      	ldr	r0, [pc, #192]	; (800084c <pressionNonCompense+0xd4>)
 800078c:	f001 fc28 	bl	8001fe0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, (BMPAddress << 1), P_Msb, sizeof(P_Msb), HAL_MAX_DELAY);
 8000790:	f04f 33ff 	mov.w	r3, #4294967295
 8000794:	9300      	str	r3, [sp, #0]
 8000796:	2308      	movs	r3, #8
 8000798:	4a2d      	ldr	r2, [pc, #180]	; (8000850 <pressionNonCompense+0xd8>)
 800079a:	21ee      	movs	r1, #238	; 0xee
 800079c:	482b      	ldr	r0, [pc, #172]	; (800084c <pressionNonCompense+0xd4>)
 800079e:	f001 fd1d 	bl	80021dc <HAL_I2C_Master_Receive>
	uint8_t PMSB= P_Msb[0];
 80007a2:	4b2b      	ldr	r3, [pc, #172]	; (8000850 <pressionNonCompense+0xd8>)
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Master_Transmit(&hi2c1, BMPAddress << 1,&PLsbAdress, 1, HAL_MAX_DELAY);
 80007a8:	f04f 33ff 	mov.w	r3, #4294967295
 80007ac:	9300      	str	r3, [sp, #0]
 80007ae:	2301      	movs	r3, #1
 80007b0:	4a28      	ldr	r2, [pc, #160]	; (8000854 <pressionNonCompense+0xdc>)
 80007b2:	21ee      	movs	r1, #238	; 0xee
 80007b4:	4825      	ldr	r0, [pc, #148]	; (800084c <pressionNonCompense+0xd4>)
 80007b6:	f001 fc13 	bl	8001fe0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, (BMPAddress << 1) , P_Lsb, sizeof(P_Lsb), HAL_MAX_DELAY);
 80007ba:	f04f 33ff 	mov.w	r3, #4294967295
 80007be:	9300      	str	r3, [sp, #0]
 80007c0:	2308      	movs	r3, #8
 80007c2:	4a25      	ldr	r2, [pc, #148]	; (8000858 <pressionNonCompense+0xe0>)
 80007c4:	21ee      	movs	r1, #238	; 0xee
 80007c6:	4821      	ldr	r0, [pc, #132]	; (800084c <pressionNonCompense+0xd4>)
 80007c8:	f001 fd08 	bl	80021dc <HAL_I2C_Master_Receive>
	uint8_t PLSB= P_Lsb[0];
 80007cc:	4b22      	ldr	r3, [pc, #136]	; (8000858 <pressionNonCompense+0xe0>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	71bb      	strb	r3, [r7, #6]

	HAL_I2C_Master_Transmit(&hi2c1, BMPAddress << 1,&PxLsbAdress, 1, HAL_MAX_DELAY);
 80007d2:	f04f 33ff 	mov.w	r3, #4294967295
 80007d6:	9300      	str	r3, [sp, #0]
 80007d8:	2301      	movs	r3, #1
 80007da:	4a20      	ldr	r2, [pc, #128]	; (800085c <pressionNonCompense+0xe4>)
 80007dc:	21ee      	movs	r1, #238	; 0xee
 80007de:	481b      	ldr	r0, [pc, #108]	; (800084c <pressionNonCompense+0xd4>)
 80007e0:	f001 fbfe 	bl	8001fe0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, (BMPAddress << 1), P_xLsb, sizeof(P_xLsb), HAL_MAX_DELAY);
 80007e4:	f04f 33ff 	mov.w	r3, #4294967295
 80007e8:	9300      	str	r3, [sp, #0]
 80007ea:	2304      	movs	r3, #4
 80007ec:	4a1c      	ldr	r2, [pc, #112]	; (8000860 <pressionNonCompense+0xe8>)
 80007ee:	21ee      	movs	r1, #238	; 0xee
 80007f0:	4816      	ldr	r0, [pc, #88]	; (800084c <pressionNonCompense+0xd4>)
 80007f2:	f001 fcf3 	bl	80021dc <HAL_I2C_Master_Receive>
	uint8_t PxLSB= P_xLsb[0];
 80007f6:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <pressionNonCompense+0xe8>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	717b      	strb	r3, [r7, #5]

	PressValue |= ((uint32_t)PMSB << 12);
 80007fc:	79fb      	ldrb	r3, [r7, #7]
 80007fe:	031a      	lsls	r2, r3, #12
 8000800:	4b18      	ldr	r3, [pc, #96]	; (8000864 <pressionNonCompense+0xec>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4313      	orrs	r3, r2
 8000806:	4a17      	ldr	r2, [pc, #92]	; (8000864 <pressionNonCompense+0xec>)
 8000808:	6013      	str	r3, [r2, #0]
	PressValue |= ((uint32_t)PLSB << 4);
 800080a:	79bb      	ldrb	r3, [r7, #6]
 800080c:	011a      	lsls	r2, r3, #4
 800080e:	4b15      	ldr	r3, [pc, #84]	; (8000864 <pressionNonCompense+0xec>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4313      	orrs	r3, r2
 8000814:	4a13      	ldr	r2, [pc, #76]	; (8000864 <pressionNonCompense+0xec>)
 8000816:	6013      	str	r3, [r2, #0]
	PressValue |= (PxLSB & 0x0F);
 8000818:	797b      	ldrb	r3, [r7, #5]
 800081a:	f003 020f 	and.w	r2, r3, #15
 800081e:	4b11      	ldr	r3, [pc, #68]	; (8000864 <pressionNonCompense+0xec>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4313      	orrs	r3, r2
 8000824:	4a0f      	ldr	r2, [pc, #60]	; (8000864 <pressionNonCompense+0xec>)
 8000826:	6013      	str	r3, [r2, #0]

	printf("La pression non compense  est de : %lX\r\n", PressValue);
 8000828:	4b0e      	ldr	r3, [pc, #56]	; (8000864 <pressionNonCompense+0xec>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4619      	mov	r1, r3
 800082e:	480e      	ldr	r0, [pc, #56]	; (8000868 <pressionNonCompense+0xf0>)
 8000830:	f004 f938 	bl	8004aa4 <iprintf>
	printf("\n");
 8000834:	200a      	movs	r0, #10
 8000836:	f004 f947 	bl	8004ac8 <putchar>
	return PressValue;
 800083a:	4b0a      	ldr	r3, [pc, #40]	; (8000864 <pressionNonCompense+0xec>)
 800083c:	681b      	ldr	r3, [r3, #0]

}
 800083e:	4618      	mov	r0, r3
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	20000009 	.word	0x20000009
 800084c:	20000114 	.word	0x20000114
 8000850:	200000d0 	.word	0x200000d0
 8000854:	2000000a 	.word	0x2000000a
 8000858:	200000d8 	.word	0x200000d8
 800085c:	2000000b 	.word	0x2000000b
 8000860:	200000e0 	.word	0x200000e0
 8000864:	200000e4 	.word	0x200000e4
 8000868:	08005934 	.word	0x08005934

0800086c <bmp280_compensate_T_int32>:
BMP280_S32_t t_fine;
BMP280_S32_t bmp280_compensate_T_int32(BMP280_S32_t adc_T)
{
 800086c:	b480      	push	{r7}
 800086e:	b087      	sub	sp, #28
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
	BMP280_S32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((BMP280_S32_t)dig_T1<<1))) * ((BMP280_S32_t)dig_T2)) >> 11;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	10da      	asrs	r2, r3, #3
 8000878:	4b19      	ldr	r3, [pc, #100]	; (80008e0 <bmp280_compensate_T_int32+0x74>)
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	005b      	lsls	r3, r3, #1
 800087e:	1ad3      	subs	r3, r2, r3
 8000880:	4a18      	ldr	r2, [pc, #96]	; (80008e4 <bmp280_compensate_T_int32+0x78>)
 8000882:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000886:	fb02 f303 	mul.w	r3, r2, r3
 800088a:	12db      	asrs	r3, r3, #11
 800088c:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((BMP280_S32_t)dig_T1)) * ((adc_T>>4) - ((BMP280_S32_t)dig_T1))) >> 12) *
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	111b      	asrs	r3, r3, #4
 8000892:	4a13      	ldr	r2, [pc, #76]	; (80008e0 <bmp280_compensate_T_int32+0x74>)
 8000894:	8812      	ldrh	r2, [r2, #0]
 8000896:	1a9b      	subs	r3, r3, r2
 8000898:	687a      	ldr	r2, [r7, #4]
 800089a:	1112      	asrs	r2, r2, #4
 800089c:	4910      	ldr	r1, [pc, #64]	; (80008e0 <bmp280_compensate_T_int32+0x74>)
 800089e:	8809      	ldrh	r1, [r1, #0]
 80008a0:	1a52      	subs	r2, r2, r1
 80008a2:	fb02 f303 	mul.w	r3, r2, r3
 80008a6:	131b      	asrs	r3, r3, #12
			((BMP280_S32_t)dig_T3)) >> 14;
 80008a8:	4a0f      	ldr	r2, [pc, #60]	; (80008e8 <bmp280_compensate_T_int32+0x7c>)
 80008aa:	f9b2 2000 	ldrsh.w	r2, [r2]
	var2 = (((((adc_T>>4) - ((BMP280_S32_t)dig_T1)) * ((adc_T>>4) - ((BMP280_S32_t)dig_T1))) >> 12) *
 80008ae:	fb02 f303 	mul.w	r3, r2, r3
 80008b2:	139b      	asrs	r3, r3, #14
 80008b4:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 80008b6:	697a      	ldr	r2, [r7, #20]
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	4413      	add	r3, r2
 80008bc:	4a0b      	ldr	r2, [pc, #44]	; (80008ec <bmp280_compensate_T_int32+0x80>)
 80008be:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 80008c0:	4b0a      	ldr	r3, [pc, #40]	; (80008ec <bmp280_compensate_T_int32+0x80>)
 80008c2:	681a      	ldr	r2, [r3, #0]
 80008c4:	4613      	mov	r3, r2
 80008c6:	009b      	lsls	r3, r3, #2
 80008c8:	4413      	add	r3, r2
 80008ca:	3380      	adds	r3, #128	; 0x80
 80008cc:	121b      	asrs	r3, r3, #8
 80008ce:	60fb      	str	r3, [r7, #12]
	return T;
 80008d0:	68fb      	ldr	r3, [r7, #12]
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	371c      	adds	r7, #28
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	2000000c 	.word	0x2000000c
 80008e4:	2000000e 	.word	0x2000000e
 80008e8:	20000010 	.word	0x20000010
 80008ec:	200000e8 	.word	0x200000e8

080008f0 <bmp280_compensate_P_int32>:
// Returns pressure in Pa as unsigned 32 bit integer. Output value of “96386” equals 96386 Pa = 963.86 hPa
BMP280_U32_t bmp280_compensate_P_int32(BMP280_S32_t adc_P)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b087      	sub	sp, #28
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
	BMP280_S32_t var1, var2;
	BMP280_U32_t p;
	var1 = (((BMP280_S32_t)t_fine)>>1) - (BMP280_S32_t)64000;
 80008f8:	4b4a      	ldr	r3, [pc, #296]	; (8000a24 <bmp280_compensate_P_int32+0x134>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	105b      	asrs	r3, r3, #1
 80008fe:	f5a3 437a 	sub.w	r3, r3, #64000	; 0xfa00
 8000902:	613b      	str	r3, [r7, #16]
	var2 = (((var1>>2) * (var1>>2)) >> 11 ) * ((BMP280_S32_t)dig_P6);
 8000904:	693b      	ldr	r3, [r7, #16]
 8000906:	109b      	asrs	r3, r3, #2
 8000908:	693a      	ldr	r2, [r7, #16]
 800090a:	1092      	asrs	r2, r2, #2
 800090c:	fb02 f303 	mul.w	r3, r2, r3
 8000910:	12db      	asrs	r3, r3, #11
 8000912:	4a45      	ldr	r2, [pc, #276]	; (8000a28 <bmp280_compensate_P_int32+0x138>)
 8000914:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000918:	fb02 f303 	mul.w	r3, r2, r3
 800091c:	60fb      	str	r3, [r7, #12]
	var2 = var2 + ((var1*((BMP280_S32_t)dig_P5))<<1);
 800091e:	4b43      	ldr	r3, [pc, #268]	; (8000a2c <bmp280_compensate_P_int32+0x13c>)
 8000920:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000924:	461a      	mov	r2, r3
 8000926:	693b      	ldr	r3, [r7, #16]
 8000928:	fb02 f303 	mul.w	r3, r2, r3
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	68fa      	ldr	r2, [r7, #12]
 8000930:	4413      	add	r3, r2
 8000932:	60fb      	str	r3, [r7, #12]
	var2 = (var2>>2)+(((BMP280_S32_t)dig_P4)<<16);
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	109a      	asrs	r2, r3, #2
 8000938:	4b3d      	ldr	r3, [pc, #244]	; (8000a30 <bmp280_compensate_P_int32+0x140>)
 800093a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800093e:	041b      	lsls	r3, r3, #16
 8000940:	4413      	add	r3, r2
 8000942:	60fb      	str	r3, [r7, #12]
	var1 = (((dig_P3 * (((var1>>2) * (var1>>2)) >> 13 )) >> 3) + ((((BMP280_S32_t)dig_P2) * var1)>>1))>>18;
 8000944:	4b3b      	ldr	r3, [pc, #236]	; (8000a34 <bmp280_compensate_P_int32+0x144>)
 8000946:	f9b3 3000 	ldrsh.w	r3, [r3]
 800094a:	4619      	mov	r1, r3
 800094c:	693b      	ldr	r3, [r7, #16]
 800094e:	109b      	asrs	r3, r3, #2
 8000950:	693a      	ldr	r2, [r7, #16]
 8000952:	1092      	asrs	r2, r2, #2
 8000954:	fb02 f303 	mul.w	r3, r2, r3
 8000958:	135b      	asrs	r3, r3, #13
 800095a:	fb01 f303 	mul.w	r3, r1, r3
 800095e:	10da      	asrs	r2, r3, #3
 8000960:	4b35      	ldr	r3, [pc, #212]	; (8000a38 <bmp280_compensate_P_int32+0x148>)
 8000962:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000966:	4619      	mov	r1, r3
 8000968:	693b      	ldr	r3, [r7, #16]
 800096a:	fb01 f303 	mul.w	r3, r1, r3
 800096e:	105b      	asrs	r3, r3, #1
 8000970:	4413      	add	r3, r2
 8000972:	149b      	asrs	r3, r3, #18
 8000974:	613b      	str	r3, [r7, #16]
	var1 =((((32768+var1))*((BMP280_S32_t)dig_P1))>>15);
 8000976:	693b      	ldr	r3, [r7, #16]
 8000978:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800097c:	4a2f      	ldr	r2, [pc, #188]	; (8000a3c <bmp280_compensate_P_int32+0x14c>)
 800097e:	8812      	ldrh	r2, [r2, #0]
 8000980:	fb02 f303 	mul.w	r3, r2, r3
 8000984:	13db      	asrs	r3, r3, #15
 8000986:	613b      	str	r3, [r7, #16]
	if (var1 == 0)
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d101      	bne.n	8000992 <bmp280_compensate_P_int32+0xa2>
	{
		return 0; // avoid exception caused by division by zero
 800098e:	2300      	movs	r3, #0
 8000990:	e041      	b.n	8000a16 <bmp280_compensate_P_int32+0x126>
	}
	p = (((BMP280_U32_t)(((BMP280_S32_t)1048576)-adc_P)-(var2>>12)))*3125;
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	131b      	asrs	r3, r3, #12
 8000996:	461a      	mov	r2, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4413      	add	r3, r2
 800099c:	4a28      	ldr	r2, [pc, #160]	; (8000a40 <bmp280_compensate_P_int32+0x150>)
 800099e:	fb02 f303 	mul.w	r3, r2, r3
 80009a2:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
 80009a6:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
 80009aa:	617b      	str	r3, [r7, #20]
	if (p < 0x80000000)
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	db06      	blt.n	80009c0 <bmp280_compensate_P_int32+0xd0>
	{
		p = (p << 1) / ((BMP280_U32_t)var1);
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	005a      	lsls	r2, r3, #1
 80009b6:	693b      	ldr	r3, [r7, #16]
 80009b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80009bc:	617b      	str	r3, [r7, #20]
 80009be:	e005      	b.n	80009cc <bmp280_compensate_P_int32+0xdc>
	}
	else
	{
		p = (p / (BMP280_U32_t)var1) * 2;
 80009c0:	693b      	ldr	r3, [r7, #16]
 80009c2:	697a      	ldr	r2, [r7, #20]
 80009c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80009c8:	005b      	lsls	r3, r3, #1
 80009ca:	617b      	str	r3, [r7, #20]
	}
	var1 = (((BMP280_S32_t)dig_P9) * ((BMP280_S32_t)(((p>>3) * (p>>3))>>13)))>>12;
 80009cc:	4b1d      	ldr	r3, [pc, #116]	; (8000a44 <bmp280_compensate_P_int32+0x154>)
 80009ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009d2:	4619      	mov	r1, r3
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	08db      	lsrs	r3, r3, #3
 80009d8:	697a      	ldr	r2, [r7, #20]
 80009da:	08d2      	lsrs	r2, r2, #3
 80009dc:	fb02 f303 	mul.w	r3, r2, r3
 80009e0:	0b5b      	lsrs	r3, r3, #13
 80009e2:	fb01 f303 	mul.w	r3, r1, r3
 80009e6:	131b      	asrs	r3, r3, #12
 80009e8:	613b      	str	r3, [r7, #16]
	var2 = (((BMP280_S32_t)(p>>2)) * ((BMP280_S32_t)dig_P8))>>13;
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	089b      	lsrs	r3, r3, #2
 80009ee:	461a      	mov	r2, r3
 80009f0:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <bmp280_compensate_P_int32+0x158>)
 80009f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009f6:	fb02 f303 	mul.w	r3, r2, r3
 80009fa:	135b      	asrs	r3, r3, #13
 80009fc:	60fb      	str	r3, [r7, #12]
	p = (BMP280_U32_t)((BMP280_S32_t)p + ((var1 + var2 + dig_P7) >> 4));
 80009fe:	693a      	ldr	r2, [r7, #16]
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	4413      	add	r3, r2
 8000a04:	4a11      	ldr	r2, [pc, #68]	; (8000a4c <bmp280_compensate_P_int32+0x15c>)
 8000a06:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	111a      	asrs	r2, r3, #4
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	4413      	add	r3, r2
 8000a12:	617b      	str	r3, [r7, #20]
	return p;
 8000a14:	697b      	ldr	r3, [r7, #20]
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	371c      	adds	r7, #28
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	200000e8 	.word	0x200000e8
 8000a28:	2000001c 	.word	0x2000001c
 8000a2c:	2000001a 	.word	0x2000001a
 8000a30:	20000018 	.word	0x20000018
 8000a34:	20000016 	.word	0x20000016
 8000a38:	20000014 	.word	0x20000014
 8000a3c:	20000012 	.word	0x20000012
 8000a40:	fffff3cb 	.word	0xfffff3cb
 8000a44:	20000022 	.word	0x20000022
 8000a48:	20000020 	.word	0x20000020
 8000a4c:	2000001e 	.word	0x2000001e

08000a50 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000a54:	4b17      	ldr	r3, [pc, #92]	; (8000ab4 <MX_CAN1_Init+0x64>)
 8000a56:	4a18      	ldr	r2, [pc, #96]	; (8000ab8 <MX_CAN1_Init+0x68>)
 8000a58:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8000a5a:	4b16      	ldr	r3, [pc, #88]	; (8000ab4 <MX_CAN1_Init+0x64>)
 8000a5c:	2206      	movs	r2, #6
 8000a5e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000a60:	4b14      	ldr	r3, [pc, #80]	; (8000ab4 <MX_CAN1_Init+0x64>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000a66:	4b13      	ldr	r3, [pc, #76]	; (8000ab4 <MX_CAN1_Init+0x64>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 8000a6c:	4b11      	ldr	r3, [pc, #68]	; (8000ab4 <MX_CAN1_Init+0x64>)
 8000a6e:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8000a72:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000a74:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <MX_CAN1_Init+0x64>)
 8000a76:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000a7a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000a7c:	4b0d      	ldr	r3, [pc, #52]	; (8000ab4 <MX_CAN1_Init+0x64>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000a82:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <MX_CAN1_Init+0x64>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000a88:	4b0a      	ldr	r3, [pc, #40]	; (8000ab4 <MX_CAN1_Init+0x64>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000a8e:	4b09      	ldr	r3, [pc, #36]	; (8000ab4 <MX_CAN1_Init+0x64>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000a94:	4b07      	ldr	r3, [pc, #28]	; (8000ab4 <MX_CAN1_Init+0x64>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000a9a:	4b06      	ldr	r3, [pc, #24]	; (8000ab4 <MX_CAN1_Init+0x64>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000aa0:	4804      	ldr	r0, [pc, #16]	; (8000ab4 <MX_CAN1_Init+0x64>)
 8000aa2:	f000 fd0b 	bl	80014bc <HAL_CAN_Init>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000aac:	f000 fa46 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000ab0:	bf00      	nop
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	200000ec 	.word	0x200000ec
 8000ab8:	40006400 	.word	0x40006400

08000abc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08a      	sub	sp, #40	; 0x28
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac4:	f107 0314 	add.w	r3, r7, #20
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	609a      	str	r2, [r3, #8]
 8000ad0:	60da      	str	r2, [r3, #12]
 8000ad2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a19      	ldr	r2, [pc, #100]	; (8000b40 <HAL_CAN_MspInit+0x84>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d12c      	bne.n	8000b38 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	4b18      	ldr	r3, [pc, #96]	; (8000b44 <HAL_CAN_MspInit+0x88>)
 8000ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae6:	4a17      	ldr	r2, [pc, #92]	; (8000b44 <HAL_CAN_MspInit+0x88>)
 8000ae8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000aec:	6413      	str	r3, [r2, #64]	; 0x40
 8000aee:	4b15      	ldr	r3, [pc, #84]	; (8000b44 <HAL_CAN_MspInit+0x88>)
 8000af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000af6:	613b      	str	r3, [r7, #16]
 8000af8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	4b11      	ldr	r3, [pc, #68]	; (8000b44 <HAL_CAN_MspInit+0x88>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	4a10      	ldr	r2, [pc, #64]	; (8000b44 <HAL_CAN_MspInit+0x88>)
 8000b04:	f043 0301 	orr.w	r3, r3, #1
 8000b08:	6313      	str	r3, [r2, #48]	; 0x30
 8000b0a:	4b0e      	ldr	r3, [pc, #56]	; (8000b44 <HAL_CAN_MspInit+0x88>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0e:	f003 0301 	and.w	r3, r3, #1
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000b16:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000b1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b24:	2303      	movs	r3, #3
 8000b26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000b28:	2309      	movs	r3, #9
 8000b2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2c:	f107 0314 	add.w	r3, r7, #20
 8000b30:	4619      	mov	r1, r3
 8000b32:	4805      	ldr	r0, [pc, #20]	; (8000b48 <HAL_CAN_MspInit+0x8c>)
 8000b34:	f000 ff62 	bl	80019fc <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000b38:	bf00      	nop
 8000b3a:	3728      	adds	r7, #40	; 0x28
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	40006400 	.word	0x40006400
 8000b44:	40023800 	.word	0x40023800
 8000b48:	40020000 	.word	0x40020000

08000b4c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08a      	sub	sp, #40	; 0x28
 8000b50:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b52:	f107 0314 	add.w	r3, r7, #20
 8000b56:	2200      	movs	r2, #0
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	605a      	str	r2, [r3, #4]
 8000b5c:	609a      	str	r2, [r3, #8]
 8000b5e:	60da      	str	r2, [r3, #12]
 8000b60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b62:	2300      	movs	r3, #0
 8000b64:	613b      	str	r3, [r7, #16]
 8000b66:	4b2d      	ldr	r3, [pc, #180]	; (8000c1c <MX_GPIO_Init+0xd0>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6a:	4a2c      	ldr	r2, [pc, #176]	; (8000c1c <MX_GPIO_Init+0xd0>)
 8000b6c:	f043 0304 	orr.w	r3, r3, #4
 8000b70:	6313      	str	r3, [r2, #48]	; 0x30
 8000b72:	4b2a      	ldr	r3, [pc, #168]	; (8000c1c <MX_GPIO_Init+0xd0>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b76:	f003 0304 	and.w	r3, r3, #4
 8000b7a:	613b      	str	r3, [r7, #16]
 8000b7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b7e:	2300      	movs	r3, #0
 8000b80:	60fb      	str	r3, [r7, #12]
 8000b82:	4b26      	ldr	r3, [pc, #152]	; (8000c1c <MX_GPIO_Init+0xd0>)
 8000b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b86:	4a25      	ldr	r2, [pc, #148]	; (8000c1c <MX_GPIO_Init+0xd0>)
 8000b88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b8e:	4b23      	ldr	r3, [pc, #140]	; (8000c1c <MX_GPIO_Init+0xd0>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60bb      	str	r3, [r7, #8]
 8000b9e:	4b1f      	ldr	r3, [pc, #124]	; (8000c1c <MX_GPIO_Init+0xd0>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba2:	4a1e      	ldr	r2, [pc, #120]	; (8000c1c <MX_GPIO_Init+0xd0>)
 8000ba4:	f043 0301 	orr.w	r3, r3, #1
 8000ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8000baa:	4b1c      	ldr	r3, [pc, #112]	; (8000c1c <MX_GPIO_Init+0xd0>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	60bb      	str	r3, [r7, #8]
 8000bb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	607b      	str	r3, [r7, #4]
 8000bba:	4b18      	ldr	r3, [pc, #96]	; (8000c1c <MX_GPIO_Init+0xd0>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbe:	4a17      	ldr	r2, [pc, #92]	; (8000c1c <MX_GPIO_Init+0xd0>)
 8000bc0:	f043 0302 	orr.w	r3, r3, #2
 8000bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc6:	4b15      	ldr	r3, [pc, #84]	; (8000c1c <MX_GPIO_Init+0xd0>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bca:	f003 0302 	and.w	r3, r3, #2
 8000bce:	607b      	str	r3, [r7, #4]
 8000bd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2120      	movs	r1, #32
 8000bd6:	4812      	ldr	r0, [pc, #72]	; (8000c20 <MX_GPIO_Init+0xd4>)
 8000bd8:	f001 f8a4 	bl	8001d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bdc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000be0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000be2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000be6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bec:	f107 0314 	add.w	r3, r7, #20
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	480c      	ldr	r0, [pc, #48]	; (8000c24 <MX_GPIO_Init+0xd8>)
 8000bf4:	f000 ff02 	bl	80019fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000bf8:	2320      	movs	r3, #32
 8000bfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c04:	2300      	movs	r3, #0
 8000c06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c08:	f107 0314 	add.w	r3, r7, #20
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	4804      	ldr	r0, [pc, #16]	; (8000c20 <MX_GPIO_Init+0xd4>)
 8000c10:	f000 fef4 	bl	80019fc <HAL_GPIO_Init>

}
 8000c14:	bf00      	nop
 8000c16:	3728      	adds	r7, #40	; 0x28
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40023800 	.word	0x40023800
 8000c20:	40020000 	.word	0x40020000
 8000c24:	40020800 	.word	0x40020800

08000c28 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c2c:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <MX_I2C1_Init+0x50>)
 8000c2e:	4a13      	ldr	r2, [pc, #76]	; (8000c7c <MX_I2C1_Init+0x54>)
 8000c30:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000c32:	4b11      	ldr	r3, [pc, #68]	; (8000c78 <MX_I2C1_Init+0x50>)
 8000c34:	4a12      	ldr	r2, [pc, #72]	; (8000c80 <MX_I2C1_Init+0x58>)
 8000c36:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c38:	4b0f      	ldr	r3, [pc, #60]	; (8000c78 <MX_I2C1_Init+0x50>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c3e:	4b0e      	ldr	r3, [pc, #56]	; (8000c78 <MX_I2C1_Init+0x50>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c44:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <MX_I2C1_Init+0x50>)
 8000c46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c4a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c4c:	4b0a      	ldr	r3, [pc, #40]	; (8000c78 <MX_I2C1_Init+0x50>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000c52:	4b09      	ldr	r3, [pc, #36]	; (8000c78 <MX_I2C1_Init+0x50>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c58:	4b07      	ldr	r3, [pc, #28]	; (8000c78 <MX_I2C1_Init+0x50>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c5e:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <MX_I2C1_Init+0x50>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c64:	4804      	ldr	r0, [pc, #16]	; (8000c78 <MX_I2C1_Init+0x50>)
 8000c66:	f001 f877 	bl	8001d58 <HAL_I2C_Init>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c70:	f000 f964 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c74:	bf00      	nop
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	20000114 	.word	0x20000114
 8000c7c:	40005400 	.word	0x40005400
 8000c80:	000186a0 	.word	0x000186a0

08000c84 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08a      	sub	sp, #40	; 0x28
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a19      	ldr	r2, [pc, #100]	; (8000d08 <HAL_I2C_MspInit+0x84>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d12c      	bne.n	8000d00 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	613b      	str	r3, [r7, #16]
 8000caa:	4b18      	ldr	r3, [pc, #96]	; (8000d0c <HAL_I2C_MspInit+0x88>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	4a17      	ldr	r2, [pc, #92]	; (8000d0c <HAL_I2C_MspInit+0x88>)
 8000cb0:	f043 0302 	orr.w	r3, r3, #2
 8000cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb6:	4b15      	ldr	r3, [pc, #84]	; (8000d0c <HAL_I2C_MspInit+0x88>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	f003 0302 	and.w	r3, r3, #2
 8000cbe:	613b      	str	r3, [r7, #16]
 8000cc0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000cc2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cc8:	2312      	movs	r3, #18
 8000cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd0:	2303      	movs	r3, #3
 8000cd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000cd4:	2304      	movs	r3, #4
 8000cd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	4619      	mov	r1, r3
 8000cde:	480c      	ldr	r0, [pc, #48]	; (8000d10 <HAL_I2C_MspInit+0x8c>)
 8000ce0:	f000 fe8c 	bl	80019fc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	4b08      	ldr	r3, [pc, #32]	; (8000d0c <HAL_I2C_MspInit+0x88>)
 8000cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cec:	4a07      	ldr	r2, [pc, #28]	; (8000d0c <HAL_I2C_MspInit+0x88>)
 8000cee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000cf2:	6413      	str	r3, [r2, #64]	; 0x40
 8000cf4:	4b05      	ldr	r3, [pc, #20]	; (8000d0c <HAL_I2C_MspInit+0x88>)
 8000cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cfc:	60fb      	str	r3, [r7, #12]
 8000cfe:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000d00:	bf00      	nop
 8000d02:	3728      	adds	r7, #40	; 0x28
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40005400 	.word	0x40005400
 8000d0c:	40023800 	.word	0x40023800
 8000d10:	40020400 	.word	0x40020400

08000d14 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
	if (huart == &huart3)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	4a21      	ldr	r2, [pc, #132]	; (8000da4 <HAL_UART_RxCpltCallback+0x90>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d135      	bne.n	8000d90 <HAL_UART_RxCpltCallback+0x7c>
	{
		printf("%s",rxPiBuffer);
 8000d24:	4920      	ldr	r1, [pc, #128]	; (8000da8 <HAL_UART_RxCpltCallback+0x94>)
 8000d26:	4821      	ldr	r0, [pc, #132]	; (8000dac <HAL_UART_RxCpltCallback+0x98>)
 8000d28:	f003 febc 	bl	8004aa4 <iprintf>
		if (strcmp(rxPiBuffer, "GET_T") == 0) {
 8000d2c:	4920      	ldr	r1, [pc, #128]	; (8000db0 <HAL_UART_RxCpltCallback+0x9c>)
 8000d2e:	481e      	ldr	r0, [pc, #120]	; (8000da8 <HAL_UART_RxCpltCallback+0x94>)
 8000d30:	f7ff fa6e 	bl	8000210 <strcmp>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d105      	bne.n	8000d46 <HAL_UART_RxCpltCallback+0x32>
			temperatureNonCompense();
 8000d3a:	f7ff fca3 	bl	8000684 <temperatureNonCompense>
			printf("Temperature affichage 'ok'\r\n");
 8000d3e:	481d      	ldr	r0, [pc, #116]	; (8000db4 <HAL_UART_RxCpltCallback+0xa0>)
 8000d40:	f003 ff1e 	bl	8004b80 <puts>
 8000d44:	e024      	b.n	8000d90 <HAL_UART_RxCpltCallback+0x7c>
		}
		else if (strcmp(rxPiBuffer, "GET_P") == 0) {
 8000d46:	491c      	ldr	r1, [pc, #112]	; (8000db8 <HAL_UART_RxCpltCallback+0xa4>)
 8000d48:	4817      	ldr	r0, [pc, #92]	; (8000da8 <HAL_UART_RxCpltCallback+0x94>)
 8000d4a:	f7ff fa61 	bl	8000210 <strcmp>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d105      	bne.n	8000d60 <HAL_UART_RxCpltCallback+0x4c>
			pressionNonCompense();
 8000d54:	f7ff fd10 	bl	8000778 <pressionNonCompense>
			printf("Pression affichage 'ok'\r\n");
 8000d58:	4818      	ldr	r0, [pc, #96]	; (8000dbc <HAL_UART_RxCpltCallback+0xa8>)
 8000d5a:	f003 ff11 	bl	8004b80 <puts>
 8000d5e:	e017      	b.n	8000d90 <HAL_UART_RxCpltCallback+0x7c>
		}
		else if (strcmp(rxPiBuffer, "GET_K") == 0) {
 8000d60:	4917      	ldr	r1, [pc, #92]	; (8000dc0 <HAL_UART_RxCpltCallback+0xac>)
 8000d62:	4811      	ldr	r0, [pc, #68]	; (8000da8 <HAL_UART_RxCpltCallback+0x94>)
 8000d64:	f7ff fa54 	bl	8000210 <strcmp>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d010      	beq.n	8000d90 <HAL_UART_RxCpltCallback+0x7c>

				}
		else if (strcmp(rxPiBuffer, "GET_A") == 0) {
 8000d6e:	4915      	ldr	r1, [pc, #84]	; (8000dc4 <HAL_UART_RxCpltCallback+0xb0>)
 8000d70:	480d      	ldr	r0, [pc, #52]	; (8000da8 <HAL_UART_RxCpltCallback+0x94>)
 8000d72:	f7ff fa4d 	bl	8000210 <strcmp>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d009      	beq.n	8000d90 <HAL_UART_RxCpltCallback+0x7c>

				}
		else if (strcmp(rxPiBuffer, "SET_K") == 0) {
 8000d7c:	4912      	ldr	r1, [pc, #72]	; (8000dc8 <HAL_UART_RxCpltCallback+0xb4>)
 8000d7e:	480a      	ldr	r0, [pc, #40]	; (8000da8 <HAL_UART_RxCpltCallback+0x94>)
 8000d80:	f7ff fa46 	bl	8000210 <strcmp>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d002      	beq.n	8000d90 <HAL_UART_RxCpltCallback+0x7c>

				}
		else {
			printf("Command no exist \r\n");
 8000d8a:	4810      	ldr	r0, [pc, #64]	; (8000dcc <HAL_UART_RxCpltCallback+0xb8>)
 8000d8c:	f003 fef8 	bl	8004b80 <puts>

		}
	}
	HAL_UART_Receive_IT(&huart3, rxPiBuffer, 1);
 8000d90:	2201      	movs	r2, #1
 8000d92:	4905      	ldr	r1, [pc, #20]	; (8000da8 <HAL_UART_RxCpltCallback+0x94>)
 8000d94:	4803      	ldr	r0, [pc, #12]	; (8000da4 <HAL_UART_RxCpltCallback+0x90>)
 8000d96:	f002 fe3c 	bl	8003a12 <HAL_UART_Receive_IT>
}
 8000d9a:	bf00      	nop
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	200001cc 	.word	0x200001cc
 8000da8:	20000168 	.word	0x20000168
 8000dac:	08005960 	.word	0x08005960
 8000db0:	08005964 	.word	0x08005964
 8000db4:	0800596c 	.word	0x0800596c
 8000db8:	08005988 	.word	0x08005988
 8000dbc:	08005990 	.word	0x08005990
 8000dc0:	080059ac 	.word	0x080059ac
 8000dc4:	080059b4 	.word	0x080059b4
 8000dc8:	080059bc 	.word	0x080059bc
 8000dcc:	080059c4 	.word	0x080059c4

08000dd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd4:	f000 fb00 	bl	80013d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd8:	f000 f842 	bl	8000e60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ddc:	f7ff feb6 	bl	8000b4c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000de0:	f000 f9d6 	bl	8001190 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000de4:	f7ff ff20 	bl	8000c28 <MX_I2C1_Init>
  MX_CAN1_Init();
 8000de8:	f7ff fe32 	bl	8000a50 <MX_CAN1_Init>
  MX_USART3_UART_Init();
 8000dec:	f000 f9fa 	bl	80011e4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  devID_BMP();
 8000df0:	f7ff fbec 	bl	80005cc <devID_BMP>
  setConfig_BMP();
 8000df4:	f7ff fc18 	bl	8000628 <setConfig_BMP>
  noneCompesatedTemperature=temperatureNonCompense();
 8000df8:	f7ff fc44 	bl	8000684 <temperatureNonCompense>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	4a12      	ldr	r2, [pc, #72]	; (8000e48 <main+0x78>)
 8000e00:	6013      	str	r3, [r2, #0]
  nonecompesatedPression=pressionNonCompense();
 8000e02:	f7ff fcb9 	bl	8000778 <pressionNonCompense>
 8000e06:	4603      	mov	r3, r0
 8000e08:	4a10      	ldr	r2, [pc, #64]	; (8000e4c <main+0x7c>)
 8000e0a:	6013      	str	r3, [r2, #0]
  compensatedTemperature= bmp280_compensate_T_int32(noneCompesatedTemperature);
 8000e0c:	4b0e      	ldr	r3, [pc, #56]	; (8000e48 <main+0x78>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff fd2b 	bl	800086c <bmp280_compensate_T_int32>
 8000e16:	4603      	mov	r3, r0
 8000e18:	4a0d      	ldr	r2, [pc, #52]	; (8000e50 <main+0x80>)
 8000e1a:	6013      	str	r3, [r2, #0]
  compensatedPression = bmp280_compensate_P_int32(nonecompesatedPression);
 8000e1c:	4b0b      	ldr	r3, [pc, #44]	; (8000e4c <main+0x7c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4618      	mov	r0, r3
 8000e22:	f7ff fd65 	bl	80008f0 <bmp280_compensate_P_int32>
 8000e26:	4603      	mov	r3, r0
 8000e28:	461a      	mov	r2, r3
 8000e2a:	4b0a      	ldr	r3, [pc, #40]	; (8000e54 <main+0x84>)
 8000e2c:	601a      	str	r2, [r3, #0]
  printf("La valeur de la pression compense = %d hPa\n\r",(int)(compensatedPression));
 8000e2e:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <main+0x84>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4619      	mov	r1, r3
 8000e34:	4808      	ldr	r0, [pc, #32]	; (8000e58 <main+0x88>)
 8000e36:	f003 fe35 	bl	8004aa4 <iprintf>
  printf("La valeur de la temperature compense = %d C\n\r",(int)(compensatedTemperature));
 8000e3a:	4b05      	ldr	r3, [pc, #20]	; (8000e50 <main+0x80>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4806      	ldr	r0, [pc, #24]	; (8000e5c <main+0x8c>)
 8000e42:	f003 fe2f 	bl	8004aa4 <iprintf>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000e46:	e7fe      	b.n	8000e46 <main+0x76>
 8000e48:	20000178 	.word	0x20000178
 8000e4c:	20000174 	.word	0x20000174
 8000e50:	2000017c 	.word	0x2000017c
 8000e54:	20000180 	.word	0x20000180
 8000e58:	080059d8 	.word	0x080059d8
 8000e5c:	08005a08 	.word	0x08005a08

08000e60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b094      	sub	sp, #80	; 0x50
 8000e64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e66:	f107 031c 	add.w	r3, r7, #28
 8000e6a:	2234      	movs	r2, #52	; 0x34
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f003 ff66 	bl	8004d40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e74:	f107 0308 	add.w	r3, r7, #8
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
 8000e82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e84:	2300      	movs	r3, #0
 8000e86:	607b      	str	r3, [r7, #4]
 8000e88:	4b2a      	ldr	r3, [pc, #168]	; (8000f34 <SystemClock_Config+0xd4>)
 8000e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8c:	4a29      	ldr	r2, [pc, #164]	; (8000f34 <SystemClock_Config+0xd4>)
 8000e8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e92:	6413      	str	r3, [r2, #64]	; 0x40
 8000e94:	4b27      	ldr	r3, [pc, #156]	; (8000f34 <SystemClock_Config+0xd4>)
 8000e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e9c:	607b      	str	r3, [r7, #4]
 8000e9e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	603b      	str	r3, [r7, #0]
 8000ea4:	4b24      	ldr	r3, [pc, #144]	; (8000f38 <SystemClock_Config+0xd8>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000eac:	4a22      	ldr	r2, [pc, #136]	; (8000f38 <SystemClock_Config+0xd8>)
 8000eae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eb2:	6013      	str	r3, [r2, #0]
 8000eb4:	4b20      	ldr	r3, [pc, #128]	; (8000f38 <SystemClock_Config+0xd8>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ebc:	603b      	str	r3, [r7, #0]
 8000ebe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ec8:	2310      	movs	r3, #16
 8000eca:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000ed4:	2310      	movs	r3, #16
 8000ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ed8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000edc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000ede:	2304      	movs	r3, #4
 8000ee0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eea:	f107 031c 	add.w	r3, r7, #28
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f002 fa12 	bl	8003318 <HAL_RCC_OscConfig>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000efa:	f000 f81f 	bl	8000f3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000efe:	230f      	movs	r3, #15
 8000f00:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f02:	2302      	movs	r3, #2
 8000f04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f06:	2300      	movs	r3, #0
 8000f08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f10:	2300      	movs	r3, #0
 8000f12:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f14:	f107 0308 	add.w	r3, r7, #8
 8000f18:	2102      	movs	r1, #2
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f001 feb2 	bl	8002c84 <HAL_RCC_ClockConfig>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000f26:	f000 f809 	bl	8000f3c <Error_Handler>
  }
}
 8000f2a:	bf00      	nop
 8000f2c:	3750      	adds	r7, #80	; 0x50
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40023800 	.word	0x40023800
 8000f38:	40007000 	.word	0x40007000

08000f3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f40:	b672      	cpsid	i
}
 8000f42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000f44:	e7fe      	b.n	8000f44 <Error_Handler+0x8>
	...

08000f48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	4b10      	ldr	r3, [pc, #64]	; (8000f94 <HAL_MspInit+0x4c>)
 8000f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f56:	4a0f      	ldr	r2, [pc, #60]	; (8000f94 <HAL_MspInit+0x4c>)
 8000f58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f5c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f5e:	4b0d      	ldr	r3, [pc, #52]	; (8000f94 <HAL_MspInit+0x4c>)
 8000f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	603b      	str	r3, [r7, #0]
 8000f6e:	4b09      	ldr	r3, [pc, #36]	; (8000f94 <HAL_MspInit+0x4c>)
 8000f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f72:	4a08      	ldr	r2, [pc, #32]	; (8000f94 <HAL_MspInit+0x4c>)
 8000f74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f78:	6413      	str	r3, [r2, #64]	; 0x40
 8000f7a:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <HAL_MspInit+0x4c>)
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f82:	603b      	str	r3, [r7, #0]
 8000f84:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f86:	2007      	movs	r0, #7
 8000f88:	f000 fc64 	bl	8001854 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40023800 	.word	0x40023800

08000f98 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000fa0:	1d39      	adds	r1, r7, #4
 8000fa2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	4803      	ldr	r0, [pc, #12]	; (8000fb8 <__io_putchar+0x20>)
 8000faa:	f002 fca0 	bl	80038ee <HAL_UART_Transmit>

  return ch;
 8000fae:	687b      	ldr	r3, [r7, #4]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000188 	.word	0x20000188

08000fbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fc0:	e7fe      	b.n	8000fc0 <NMI_Handler+0x4>

08000fc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <HardFault_Handler+0x4>

08000fc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fcc:	e7fe      	b.n	8000fcc <MemManage_Handler+0x4>

08000fce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fd2:	e7fe      	b.n	8000fd2 <BusFault_Handler+0x4>

08000fd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <UsageFault_Handler+0x4>

08000fda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr

08000fe8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr

08000ff6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr

08001004 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001008:	f000 fa38 	bl	800147c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800100c:	bf00      	nop
 800100e:	bd80      	pop	{r7, pc}

08001010 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001014:	4802      	ldr	r0, [pc, #8]	; (8001020 <USART3_IRQHandler+0x10>)
 8001016:	f002 fd2d 	bl	8003a74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	200001cc 	.word	0x200001cc

08001024 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b086      	sub	sp, #24
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	60b9      	str	r1, [r7, #8]
 800102e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
 8001034:	e00a      	b.n	800104c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001036:	f3af 8000 	nop.w
 800103a:	4601      	mov	r1, r0
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	1c5a      	adds	r2, r3, #1
 8001040:	60ba      	str	r2, [r7, #8]
 8001042:	b2ca      	uxtb	r2, r1
 8001044:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	3301      	adds	r3, #1
 800104a:	617b      	str	r3, [r7, #20]
 800104c:	697a      	ldr	r2, [r7, #20]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	429a      	cmp	r2, r3
 8001052:	dbf0      	blt.n	8001036 <_read+0x12>
  }

  return len;
 8001054:	687b      	ldr	r3, [r7, #4]
}
 8001056:	4618      	mov	r0, r3
 8001058:	3718      	adds	r7, #24
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b086      	sub	sp, #24
 8001062:	af00      	add	r7, sp, #0
 8001064:	60f8      	str	r0, [r7, #12]
 8001066:	60b9      	str	r1, [r7, #8]
 8001068:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
 800106e:	e009      	b.n	8001084 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	1c5a      	adds	r2, r3, #1
 8001074:	60ba      	str	r2, [r7, #8]
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff ff8d 	bl	8000f98 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	3301      	adds	r3, #1
 8001082:	617b      	str	r3, [r7, #20]
 8001084:	697a      	ldr	r2, [r7, #20]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	429a      	cmp	r2, r3
 800108a:	dbf1      	blt.n	8001070 <_write+0x12>
  }
  return len;
 800108c:	687b      	ldr	r3, [r7, #4]
}
 800108e:	4618      	mov	r0, r3
 8001090:	3718      	adds	r7, #24
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <_close>:

int _close(int file)
{
 8001096:	b480      	push	{r7}
 8001098:	b083      	sub	sp, #12
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800109e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010ae:	b480      	push	{r7}
 80010b0:	b083      	sub	sp, #12
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
 80010b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010be:	605a      	str	r2, [r3, #4]
  return 0;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <_isatty>:

int _isatty(int file)
{
 80010ce:	b480      	push	{r7}
 80010d0:	b083      	sub	sp, #12
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010d6:	2301      	movs	r3, #1
}
 80010d8:	4618      	mov	r0, r3
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3714      	adds	r7, #20
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
	...

08001100 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001108:	4a14      	ldr	r2, [pc, #80]	; (800115c <_sbrk+0x5c>)
 800110a:	4b15      	ldr	r3, [pc, #84]	; (8001160 <_sbrk+0x60>)
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001114:	4b13      	ldr	r3, [pc, #76]	; (8001164 <_sbrk+0x64>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d102      	bne.n	8001122 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800111c:	4b11      	ldr	r3, [pc, #68]	; (8001164 <_sbrk+0x64>)
 800111e:	4a12      	ldr	r2, [pc, #72]	; (8001168 <_sbrk+0x68>)
 8001120:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001122:	4b10      	ldr	r3, [pc, #64]	; (8001164 <_sbrk+0x64>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4413      	add	r3, r2
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	429a      	cmp	r2, r3
 800112e:	d207      	bcs.n	8001140 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001130:	f003 fe54 	bl	8004ddc <__errno>
 8001134:	4603      	mov	r3, r0
 8001136:	220c      	movs	r2, #12
 8001138:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800113a:	f04f 33ff 	mov.w	r3, #4294967295
 800113e:	e009      	b.n	8001154 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001140:	4b08      	ldr	r3, [pc, #32]	; (8001164 <_sbrk+0x64>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001146:	4b07      	ldr	r3, [pc, #28]	; (8001164 <_sbrk+0x64>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4413      	add	r3, r2
 800114e:	4a05      	ldr	r2, [pc, #20]	; (8001164 <_sbrk+0x64>)
 8001150:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001152:	68fb      	ldr	r3, [r7, #12]
}
 8001154:	4618      	mov	r0, r3
 8001156:	3718      	adds	r7, #24
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20020000 	.word	0x20020000
 8001160:	00000400 	.word	0x00000400
 8001164:	20000184 	.word	0x20000184
 8001168:	20000360 	.word	0x20000360

0800116c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001170:	4b06      	ldr	r3, [pc, #24]	; (800118c <SystemInit+0x20>)
 8001172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001176:	4a05      	ldr	r2, [pc, #20]	; (800118c <SystemInit+0x20>)
 8001178:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800117c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001180:	bf00      	nop
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	e000ed00 	.word	0xe000ed00

08001190 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001194:	4b11      	ldr	r3, [pc, #68]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 8001196:	4a12      	ldr	r2, [pc, #72]	; (80011e0 <MX_USART2_UART_Init+0x50>)
 8001198:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800119a:	4b10      	ldr	r3, [pc, #64]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 800119c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011a2:	4b0e      	ldr	r3, [pc, #56]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011a8:	4b0c      	ldr	r3, [pc, #48]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ae:	4b0b      	ldr	r3, [pc, #44]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011b4:	4b09      	ldr	r3, [pc, #36]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011b6:	220c      	movs	r2, #12
 80011b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011ba:	4b08      	ldr	r3, [pc, #32]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011c0:	4b06      	ldr	r3, [pc, #24]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011c6:	4805      	ldr	r0, [pc, #20]	; (80011dc <MX_USART2_UART_Init+0x4c>)
 80011c8:	f002 fb44 	bl	8003854 <HAL_UART_Init>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011d2:	f7ff feb3 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	20000188 	.word	0x20000188
 80011e0:	40004400 	.word	0x40004400

080011e4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011e8:	4b11      	ldr	r3, [pc, #68]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 80011ea:	4a12      	ldr	r2, [pc, #72]	; (8001234 <MX_USART3_UART_Init+0x50>)
 80011ec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80011ee:	4b10      	ldr	r3, [pc, #64]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 80011f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011f4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011f6:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011fc:	4b0c      	ldr	r3, [pc, #48]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001202:	4b0b      	ldr	r3, [pc, #44]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 8001204:	2200      	movs	r2, #0
 8001206:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001208:	4b09      	ldr	r3, [pc, #36]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 800120a:	220c      	movs	r2, #12
 800120c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800120e:	4b08      	ldr	r3, [pc, #32]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 8001210:	2200      	movs	r2, #0
 8001212:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001214:	4b06      	ldr	r3, [pc, #24]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 8001216:	2200      	movs	r2, #0
 8001218:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800121a:	4805      	ldr	r0, [pc, #20]	; (8001230 <MX_USART3_UART_Init+0x4c>)
 800121c:	f002 fb1a 	bl	8003854 <HAL_UART_Init>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001226:	f7ff fe89 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	200001cc 	.word	0x200001cc
 8001234:	40004800 	.word	0x40004800

08001238 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08c      	sub	sp, #48	; 0x30
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001240:	f107 031c 	add.w	r3, r7, #28
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a45      	ldr	r2, [pc, #276]	; (800136c <HAL_UART_MspInit+0x134>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d12c      	bne.n	80012b4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	61bb      	str	r3, [r7, #24]
 800125e:	4b44      	ldr	r3, [pc, #272]	; (8001370 <HAL_UART_MspInit+0x138>)
 8001260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001262:	4a43      	ldr	r2, [pc, #268]	; (8001370 <HAL_UART_MspInit+0x138>)
 8001264:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001268:	6413      	str	r3, [r2, #64]	; 0x40
 800126a:	4b41      	ldr	r3, [pc, #260]	; (8001370 <HAL_UART_MspInit+0x138>)
 800126c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001272:	61bb      	str	r3, [r7, #24]
 8001274:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
 800127a:	4b3d      	ldr	r3, [pc, #244]	; (8001370 <HAL_UART_MspInit+0x138>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	4a3c      	ldr	r2, [pc, #240]	; (8001370 <HAL_UART_MspInit+0x138>)
 8001280:	f043 0301 	orr.w	r3, r3, #1
 8001284:	6313      	str	r3, [r2, #48]	; 0x30
 8001286:	4b3a      	ldr	r3, [pc, #232]	; (8001370 <HAL_UART_MspInit+0x138>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	617b      	str	r3, [r7, #20]
 8001290:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001292:	230c      	movs	r3, #12
 8001294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001296:	2302      	movs	r3, #2
 8001298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129e:	2303      	movs	r3, #3
 80012a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012a2:	2307      	movs	r3, #7
 80012a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a6:	f107 031c 	add.w	r3, r7, #28
 80012aa:	4619      	mov	r1, r3
 80012ac:	4831      	ldr	r0, [pc, #196]	; (8001374 <HAL_UART_MspInit+0x13c>)
 80012ae:	f000 fba5 	bl	80019fc <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80012b2:	e057      	b.n	8001364 <HAL_UART_MspInit+0x12c>
  else if(uartHandle->Instance==USART3)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a2f      	ldr	r2, [pc, #188]	; (8001378 <HAL_UART_MspInit+0x140>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d152      	bne.n	8001364 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART3_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	613b      	str	r3, [r7, #16]
 80012c2:	4b2b      	ldr	r3, [pc, #172]	; (8001370 <HAL_UART_MspInit+0x138>)
 80012c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c6:	4a2a      	ldr	r2, [pc, #168]	; (8001370 <HAL_UART_MspInit+0x138>)
 80012c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012cc:	6413      	str	r3, [r2, #64]	; 0x40
 80012ce:	4b28      	ldr	r3, [pc, #160]	; (8001370 <HAL_UART_MspInit+0x138>)
 80012d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012da:	2300      	movs	r3, #0
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	4b24      	ldr	r3, [pc, #144]	; (8001370 <HAL_UART_MspInit+0x138>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	4a23      	ldr	r2, [pc, #140]	; (8001370 <HAL_UART_MspInit+0x138>)
 80012e4:	f043 0304 	orr.w	r3, r3, #4
 80012e8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ea:	4b21      	ldr	r3, [pc, #132]	; (8001370 <HAL_UART_MspInit+0x138>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	f003 0304 	and.w	r3, r3, #4
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	4b1d      	ldr	r3, [pc, #116]	; (8001370 <HAL_UART_MspInit+0x138>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	4a1c      	ldr	r2, [pc, #112]	; (8001370 <HAL_UART_MspInit+0x138>)
 8001300:	f043 0302 	orr.w	r3, r3, #2
 8001304:	6313      	str	r3, [r2, #48]	; 0x30
 8001306:	4b1a      	ldr	r3, [pc, #104]	; (8001370 <HAL_UART_MspInit+0x138>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130a:	f003 0302 	and.w	r3, r3, #2
 800130e:	60bb      	str	r3, [r7, #8]
 8001310:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001312:	2320      	movs	r3, #32
 8001314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001316:	2302      	movs	r3, #2
 8001318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131a:	2300      	movs	r3, #0
 800131c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800131e:	2303      	movs	r3, #3
 8001320:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001322:	2307      	movs	r3, #7
 8001324:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001326:	f107 031c 	add.w	r3, r7, #28
 800132a:	4619      	mov	r1, r3
 800132c:	4813      	ldr	r0, [pc, #76]	; (800137c <HAL_UART_MspInit+0x144>)
 800132e:	f000 fb65 	bl	80019fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001332:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001338:	2302      	movs	r3, #2
 800133a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001340:	2303      	movs	r3, #3
 8001342:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001344:	2307      	movs	r3, #7
 8001346:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001348:	f107 031c 	add.w	r3, r7, #28
 800134c:	4619      	mov	r1, r3
 800134e:	480c      	ldr	r0, [pc, #48]	; (8001380 <HAL_UART_MspInit+0x148>)
 8001350:	f000 fb54 	bl	80019fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001354:	2200      	movs	r2, #0
 8001356:	2100      	movs	r1, #0
 8001358:	2027      	movs	r0, #39	; 0x27
 800135a:	f000 fa86 	bl	800186a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800135e:	2027      	movs	r0, #39	; 0x27
 8001360:	f000 fa9f 	bl	80018a2 <HAL_NVIC_EnableIRQ>
}
 8001364:	bf00      	nop
 8001366:	3730      	adds	r7, #48	; 0x30
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40004400 	.word	0x40004400
 8001370:	40023800 	.word	0x40023800
 8001374:	40020000 	.word	0x40020000
 8001378:	40004800 	.word	0x40004800
 800137c:	40020800 	.word	0x40020800
 8001380:	40020400 	.word	0x40020400

08001384 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001384:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001388:	480d      	ldr	r0, [pc, #52]	; (80013c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800138a:	490e      	ldr	r1, [pc, #56]	; (80013c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800138c:	4a0e      	ldr	r2, [pc, #56]	; (80013c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800138e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001390:	e002      	b.n	8001398 <LoopCopyDataInit>

08001392 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001392:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001394:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001396:	3304      	adds	r3, #4

08001398 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001398:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800139a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800139c:	d3f9      	bcc.n	8001392 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800139e:	4a0b      	ldr	r2, [pc, #44]	; (80013cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80013a0:	4c0b      	ldr	r4, [pc, #44]	; (80013d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80013a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013a4:	e001      	b.n	80013aa <LoopFillZerobss>

080013a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013a8:	3204      	adds	r2, #4

080013aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013ac:	d3fb      	bcc.n	80013a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80013ae:	f7ff fedd 	bl	800116c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013b2:	f003 fd19 	bl	8004de8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013b6:	f7ff fd0b 	bl	8000dd0 <main>
  bx  lr    
 80013ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013c4:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80013c8:	08005a94 	.word	0x08005a94
  ldr r2, =_sbss
 80013cc:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80013d0:	20000360 	.word	0x20000360

080013d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013d4:	e7fe      	b.n	80013d4 <ADC_IRQHandler>
	...

080013d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013dc:	4b0e      	ldr	r3, [pc, #56]	; (8001418 <HAL_Init+0x40>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a0d      	ldr	r2, [pc, #52]	; (8001418 <HAL_Init+0x40>)
 80013e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013e8:	4b0b      	ldr	r3, [pc, #44]	; (8001418 <HAL_Init+0x40>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a0a      	ldr	r2, [pc, #40]	; (8001418 <HAL_Init+0x40>)
 80013ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013f4:	4b08      	ldr	r3, [pc, #32]	; (8001418 <HAL_Init+0x40>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a07      	ldr	r2, [pc, #28]	; (8001418 <HAL_Init+0x40>)
 80013fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001400:	2003      	movs	r0, #3
 8001402:	f000 fa27 	bl	8001854 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001406:	2000      	movs	r0, #0
 8001408:	f000 f808 	bl	800141c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800140c:	f7ff fd9c 	bl	8000f48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001410:	2300      	movs	r3, #0
}
 8001412:	4618      	mov	r0, r3
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40023c00 	.word	0x40023c00

0800141c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001424:	4b12      	ldr	r3, [pc, #72]	; (8001470 <HAL_InitTick+0x54>)
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	4b12      	ldr	r3, [pc, #72]	; (8001474 <HAL_InitTick+0x58>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	4619      	mov	r1, r3
 800142e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001432:	fbb3 f3f1 	udiv	r3, r3, r1
 8001436:	fbb2 f3f3 	udiv	r3, r2, r3
 800143a:	4618      	mov	r0, r3
 800143c:	f000 fa3f 	bl	80018be <HAL_SYSTICK_Config>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e00e      	b.n	8001468 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2b0f      	cmp	r3, #15
 800144e:	d80a      	bhi.n	8001466 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001450:	2200      	movs	r2, #0
 8001452:	6879      	ldr	r1, [r7, #4]
 8001454:	f04f 30ff 	mov.w	r0, #4294967295
 8001458:	f000 fa07 	bl	800186a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800145c:	4a06      	ldr	r2, [pc, #24]	; (8001478 <HAL_InitTick+0x5c>)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001462:	2300      	movs	r3, #0
 8001464:	e000      	b.n	8001468 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
}
 8001468:	4618      	mov	r0, r3
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20000024 	.word	0x20000024
 8001474:	2000002c 	.word	0x2000002c
 8001478:	20000028 	.word	0x20000028

0800147c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <HAL_IncTick+0x20>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	461a      	mov	r2, r3
 8001486:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <HAL_IncTick+0x24>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4413      	add	r3, r2
 800148c:	4a04      	ldr	r2, [pc, #16]	; (80014a0 <HAL_IncTick+0x24>)
 800148e:	6013      	str	r3, [r2, #0]
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	2000002c 	.word	0x2000002c
 80014a0:	20000210 	.word	0x20000210

080014a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  return uwTick;
 80014a8:	4b03      	ldr	r3, [pc, #12]	; (80014b8 <HAL_GetTick+0x14>)
 80014aa:	681b      	ldr	r3, [r3, #0]
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	20000210 	.word	0x20000210

080014bc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d101      	bne.n	80014ce <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e0ed      	b.n	80016aa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d102      	bne.n	80014e0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f7ff faee 	bl	8000abc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f042 0201 	orr.w	r2, r2, #1
 80014ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014f0:	f7ff ffd8 	bl	80014a4 <HAL_GetTick>
 80014f4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80014f6:	e012      	b.n	800151e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014f8:	f7ff ffd4 	bl	80014a4 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b0a      	cmp	r3, #10
 8001504:	d90b      	bls.n	800151e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800150a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2205      	movs	r2, #5
 8001516:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e0c5      	b.n	80016aa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	2b00      	cmp	r3, #0
 800152a:	d0e5      	beq.n	80014f8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f022 0202 	bic.w	r2, r2, #2
 800153a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800153c:	f7ff ffb2 	bl	80014a4 <HAL_GetTick>
 8001540:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001542:	e012      	b.n	800156a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001544:	f7ff ffae 	bl	80014a4 <HAL_GetTick>
 8001548:	4602      	mov	r2, r0
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	2b0a      	cmp	r3, #10
 8001550:	d90b      	bls.n	800156a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001556:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2205      	movs	r2, #5
 8001562:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e09f      	b.n	80016aa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f003 0302 	and.w	r3, r3, #2
 8001574:	2b00      	cmp	r3, #0
 8001576:	d1e5      	bne.n	8001544 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	7e1b      	ldrb	r3, [r3, #24]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d108      	bne.n	8001592 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	e007      	b.n	80015a2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	7e5b      	ldrb	r3, [r3, #25]
 80015a6:	2b01      	cmp	r3, #1
 80015a8:	d108      	bne.n	80015bc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	e007      	b.n	80015cc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80015ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	7e9b      	ldrb	r3, [r3, #26]
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d108      	bne.n	80015e6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	681a      	ldr	r2, [r3, #0]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f042 0220 	orr.w	r2, r2, #32
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	e007      	b.n	80015f6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f022 0220 	bic.w	r2, r2, #32
 80015f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	7edb      	ldrb	r3, [r3, #27]
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d108      	bne.n	8001610 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f022 0210 	bic.w	r2, r2, #16
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	e007      	b.n	8001620 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f042 0210 	orr.w	r2, r2, #16
 800161e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	7f1b      	ldrb	r3, [r3, #28]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d108      	bne.n	800163a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f042 0208 	orr.w	r2, r2, #8
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	e007      	b.n	800164a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f022 0208 	bic.w	r2, r2, #8
 8001648:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	7f5b      	ldrb	r3, [r3, #29]
 800164e:	2b01      	cmp	r3, #1
 8001650:	d108      	bne.n	8001664 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f042 0204 	orr.w	r2, r2, #4
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	e007      	b.n	8001674 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f022 0204 	bic.w	r2, r2, #4
 8001672:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	431a      	orrs	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	691b      	ldr	r3, [r3, #16]
 8001682:	431a      	orrs	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	695b      	ldr	r3, [r3, #20]
 8001688:	ea42 0103 	orr.w	r1, r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	1e5a      	subs	r2, r3, #1
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	430a      	orrs	r2, r1
 8001698:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2201      	movs	r2, #1
 80016a4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
	...

080016b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f003 0307 	and.w	r3, r3, #7
 80016c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016c4:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <__NVIC_SetPriorityGrouping+0x44>)
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ca:	68ba      	ldr	r2, [r7, #8]
 80016cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016d0:	4013      	ands	r3, r2
 80016d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016e6:	4a04      	ldr	r2, [pc, #16]	; (80016f8 <__NVIC_SetPriorityGrouping+0x44>)
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	60d3      	str	r3, [r2, #12]
}
 80016ec:	bf00      	nop
 80016ee:	3714      	adds	r7, #20
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr
 80016f8:	e000ed00 	.word	0xe000ed00

080016fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001700:	4b04      	ldr	r3, [pc, #16]	; (8001714 <__NVIC_GetPriorityGrouping+0x18>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	0a1b      	lsrs	r3, r3, #8
 8001706:	f003 0307 	and.w	r3, r3, #7
}
 800170a:	4618      	mov	r0, r3
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	e000ed00 	.word	0xe000ed00

08001718 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001726:	2b00      	cmp	r3, #0
 8001728:	db0b      	blt.n	8001742 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	f003 021f 	and.w	r2, r3, #31
 8001730:	4907      	ldr	r1, [pc, #28]	; (8001750 <__NVIC_EnableIRQ+0x38>)
 8001732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001736:	095b      	lsrs	r3, r3, #5
 8001738:	2001      	movs	r0, #1
 800173a:	fa00 f202 	lsl.w	r2, r0, r2
 800173e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001742:	bf00      	nop
 8001744:	370c      	adds	r7, #12
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	e000e100 	.word	0xe000e100

08001754 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	6039      	str	r1, [r7, #0]
 800175e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001764:	2b00      	cmp	r3, #0
 8001766:	db0a      	blt.n	800177e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	b2da      	uxtb	r2, r3
 800176c:	490c      	ldr	r1, [pc, #48]	; (80017a0 <__NVIC_SetPriority+0x4c>)
 800176e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001772:	0112      	lsls	r2, r2, #4
 8001774:	b2d2      	uxtb	r2, r2
 8001776:	440b      	add	r3, r1
 8001778:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800177c:	e00a      	b.n	8001794 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	b2da      	uxtb	r2, r3
 8001782:	4908      	ldr	r1, [pc, #32]	; (80017a4 <__NVIC_SetPriority+0x50>)
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	f003 030f 	and.w	r3, r3, #15
 800178a:	3b04      	subs	r3, #4
 800178c:	0112      	lsls	r2, r2, #4
 800178e:	b2d2      	uxtb	r2, r2
 8001790:	440b      	add	r3, r1
 8001792:	761a      	strb	r2, [r3, #24]
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr
 80017a0:	e000e100 	.word	0xe000e100
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b089      	sub	sp, #36	; 0x24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	f1c3 0307 	rsb	r3, r3, #7
 80017c2:	2b04      	cmp	r3, #4
 80017c4:	bf28      	it	cs
 80017c6:	2304      	movcs	r3, #4
 80017c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	3304      	adds	r3, #4
 80017ce:	2b06      	cmp	r3, #6
 80017d0:	d902      	bls.n	80017d8 <NVIC_EncodePriority+0x30>
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	3b03      	subs	r3, #3
 80017d6:	e000      	b.n	80017da <NVIC_EncodePriority+0x32>
 80017d8:	2300      	movs	r3, #0
 80017da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017dc:	f04f 32ff 	mov.w	r2, #4294967295
 80017e0:	69bb      	ldr	r3, [r7, #24]
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	43da      	mvns	r2, r3
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	401a      	ands	r2, r3
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017f0:	f04f 31ff 	mov.w	r1, #4294967295
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	fa01 f303 	lsl.w	r3, r1, r3
 80017fa:	43d9      	mvns	r1, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001800:	4313      	orrs	r3, r2
         );
}
 8001802:	4618      	mov	r0, r3
 8001804:	3724      	adds	r7, #36	; 0x24
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
	...

08001810 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	3b01      	subs	r3, #1
 800181c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001820:	d301      	bcc.n	8001826 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001822:	2301      	movs	r3, #1
 8001824:	e00f      	b.n	8001846 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001826:	4a0a      	ldr	r2, [pc, #40]	; (8001850 <SysTick_Config+0x40>)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3b01      	subs	r3, #1
 800182c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800182e:	210f      	movs	r1, #15
 8001830:	f04f 30ff 	mov.w	r0, #4294967295
 8001834:	f7ff ff8e 	bl	8001754 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001838:	4b05      	ldr	r3, [pc, #20]	; (8001850 <SysTick_Config+0x40>)
 800183a:	2200      	movs	r2, #0
 800183c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800183e:	4b04      	ldr	r3, [pc, #16]	; (8001850 <SysTick_Config+0x40>)
 8001840:	2207      	movs	r2, #7
 8001842:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	e000e010 	.word	0xe000e010

08001854 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f7ff ff29 	bl	80016b4 <__NVIC_SetPriorityGrouping>
}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800186a:	b580      	push	{r7, lr}
 800186c:	b086      	sub	sp, #24
 800186e:	af00      	add	r7, sp, #0
 8001870:	4603      	mov	r3, r0
 8001872:	60b9      	str	r1, [r7, #8]
 8001874:	607a      	str	r2, [r7, #4]
 8001876:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800187c:	f7ff ff3e 	bl	80016fc <__NVIC_GetPriorityGrouping>
 8001880:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	68b9      	ldr	r1, [r7, #8]
 8001886:	6978      	ldr	r0, [r7, #20]
 8001888:	f7ff ff8e 	bl	80017a8 <NVIC_EncodePriority>
 800188c:	4602      	mov	r2, r0
 800188e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001892:	4611      	mov	r1, r2
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ff5d 	bl	8001754 <__NVIC_SetPriority>
}
 800189a:	bf00      	nop
 800189c:	3718      	adds	r7, #24
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b082      	sub	sp, #8
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	4603      	mov	r3, r0
 80018aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff ff31 	bl	8001718 <__NVIC_EnableIRQ>
}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b082      	sub	sp, #8
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff ffa2 	bl	8001810 <SysTick_Config>
 80018cc:	4603      	mov	r3, r0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b084      	sub	sp, #16
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018e2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80018e4:	f7ff fdde 	bl	80014a4 <HAL_GetTick>
 80018e8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d008      	beq.n	8001908 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2280      	movs	r2, #128	; 0x80
 80018fa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e052      	b.n	80019ae <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681a      	ldr	r2, [r3, #0]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f022 0216 	bic.w	r2, r2, #22
 8001916:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	695a      	ldr	r2, [r3, #20]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001926:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192c:	2b00      	cmp	r3, #0
 800192e:	d103      	bne.n	8001938 <HAL_DMA_Abort+0x62>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001934:	2b00      	cmp	r3, #0
 8001936:	d007      	beq.n	8001948 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f022 0208 	bic.w	r2, r2, #8
 8001946:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f022 0201 	bic.w	r2, r2, #1
 8001956:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001958:	e013      	b.n	8001982 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800195a:	f7ff fda3 	bl	80014a4 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b05      	cmp	r3, #5
 8001966:	d90c      	bls.n	8001982 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2220      	movs	r2, #32
 800196c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2203      	movs	r2, #3
 8001972:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2200      	movs	r2, #0
 800197a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e015      	b.n	80019ae <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0301 	and.w	r3, r3, #1
 800198c:	2b00      	cmp	r3, #0
 800198e:	d1e4      	bne.n	800195a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001994:	223f      	movs	r2, #63	; 0x3f
 8001996:	409a      	lsls	r2, r3
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2201      	movs	r2, #1
 80019a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2200      	movs	r2, #0
 80019a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3710      	adds	r7, #16
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80019b6:	b480      	push	{r7}
 80019b8:	b083      	sub	sp, #12
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d004      	beq.n	80019d4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2280      	movs	r2, #128	; 0x80
 80019ce:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e00c      	b.n	80019ee <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2205      	movs	r2, #5
 80019d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f022 0201 	bic.w	r2, r2, #1
 80019ea:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
	...

080019fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b089      	sub	sp, #36	; 0x24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a06:	2300      	movs	r3, #0
 8001a08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
 8001a16:	e165      	b.n	8001ce4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a18:	2201      	movs	r2, #1
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	697a      	ldr	r2, [r7, #20]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a2c:	693a      	ldr	r2, [r7, #16]
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	f040 8154 	bne.w	8001cde <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f003 0303 	and.w	r3, r3, #3
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d005      	beq.n	8001a4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d130      	bne.n	8001ab0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	2203      	movs	r2, #3
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	43db      	mvns	r3, r3
 8001a60:	69ba      	ldr	r2, [r7, #24]
 8001a62:	4013      	ands	r3, r2
 8001a64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	68da      	ldr	r2, [r3, #12]
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	69ba      	ldr	r2, [r7, #24]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a84:	2201      	movs	r2, #1
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	43db      	mvns	r3, r3
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	4013      	ands	r3, r2
 8001a92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	091b      	lsrs	r3, r3, #4
 8001a9a:	f003 0201 	and.w	r2, r3, #1
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f003 0303 	and.w	r3, r3, #3
 8001ab8:	2b03      	cmp	r3, #3
 8001aba:	d017      	beq.n	8001aec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	2203      	movs	r2, #3
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	43db      	mvns	r3, r3
 8001ace:	69ba      	ldr	r2, [r7, #24]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	689a      	ldr	r2, [r3, #8]
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae0:	69ba      	ldr	r2, [r7, #24]
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	69ba      	ldr	r2, [r7, #24]
 8001aea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f003 0303 	and.w	r3, r3, #3
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d123      	bne.n	8001b40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	08da      	lsrs	r2, r3, #3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3208      	adds	r2, #8
 8001b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	f003 0307 	and.w	r3, r3, #7
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	220f      	movs	r2, #15
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	43db      	mvns	r3, r3
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	691a      	ldr	r2, [r3, #16]
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	f003 0307 	and.w	r3, r3, #7
 8001b26:	009b      	lsls	r3, r3, #2
 8001b28:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	08da      	lsrs	r2, r3, #3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	3208      	adds	r2, #8
 8001b3a:	69b9      	ldr	r1, [r7, #24]
 8001b3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	2203      	movs	r2, #3
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	43db      	mvns	r3, r3
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	4013      	ands	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f003 0203 	and.w	r2, r3, #3
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	fa02 f303 	lsl.w	r3, r2, r3
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f000 80ae 	beq.w	8001cde <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	4b5d      	ldr	r3, [pc, #372]	; (8001cfc <HAL_GPIO_Init+0x300>)
 8001b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8a:	4a5c      	ldr	r2, [pc, #368]	; (8001cfc <HAL_GPIO_Init+0x300>)
 8001b8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b90:	6453      	str	r3, [r2, #68]	; 0x44
 8001b92:	4b5a      	ldr	r3, [pc, #360]	; (8001cfc <HAL_GPIO_Init+0x300>)
 8001b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b9e:	4a58      	ldr	r2, [pc, #352]	; (8001d00 <HAL_GPIO_Init+0x304>)
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	089b      	lsrs	r3, r3, #2
 8001ba4:	3302      	adds	r3, #2
 8001ba6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001baa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	f003 0303 	and.w	r3, r3, #3
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	220f      	movs	r2, #15
 8001bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4a4f      	ldr	r2, [pc, #316]	; (8001d04 <HAL_GPIO_Init+0x308>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d025      	beq.n	8001c16 <HAL_GPIO_Init+0x21a>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4a4e      	ldr	r2, [pc, #312]	; (8001d08 <HAL_GPIO_Init+0x30c>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d01f      	beq.n	8001c12 <HAL_GPIO_Init+0x216>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4a4d      	ldr	r2, [pc, #308]	; (8001d0c <HAL_GPIO_Init+0x310>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d019      	beq.n	8001c0e <HAL_GPIO_Init+0x212>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4a4c      	ldr	r2, [pc, #304]	; (8001d10 <HAL_GPIO_Init+0x314>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d013      	beq.n	8001c0a <HAL_GPIO_Init+0x20e>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a4b      	ldr	r2, [pc, #300]	; (8001d14 <HAL_GPIO_Init+0x318>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d00d      	beq.n	8001c06 <HAL_GPIO_Init+0x20a>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a4a      	ldr	r2, [pc, #296]	; (8001d18 <HAL_GPIO_Init+0x31c>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d007      	beq.n	8001c02 <HAL_GPIO_Init+0x206>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4a49      	ldr	r2, [pc, #292]	; (8001d1c <HAL_GPIO_Init+0x320>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d101      	bne.n	8001bfe <HAL_GPIO_Init+0x202>
 8001bfa:	2306      	movs	r3, #6
 8001bfc:	e00c      	b.n	8001c18 <HAL_GPIO_Init+0x21c>
 8001bfe:	2307      	movs	r3, #7
 8001c00:	e00a      	b.n	8001c18 <HAL_GPIO_Init+0x21c>
 8001c02:	2305      	movs	r3, #5
 8001c04:	e008      	b.n	8001c18 <HAL_GPIO_Init+0x21c>
 8001c06:	2304      	movs	r3, #4
 8001c08:	e006      	b.n	8001c18 <HAL_GPIO_Init+0x21c>
 8001c0a:	2303      	movs	r3, #3
 8001c0c:	e004      	b.n	8001c18 <HAL_GPIO_Init+0x21c>
 8001c0e:	2302      	movs	r3, #2
 8001c10:	e002      	b.n	8001c18 <HAL_GPIO_Init+0x21c>
 8001c12:	2301      	movs	r3, #1
 8001c14:	e000      	b.n	8001c18 <HAL_GPIO_Init+0x21c>
 8001c16:	2300      	movs	r3, #0
 8001c18:	69fa      	ldr	r2, [r7, #28]
 8001c1a:	f002 0203 	and.w	r2, r2, #3
 8001c1e:	0092      	lsls	r2, r2, #2
 8001c20:	4093      	lsls	r3, r2
 8001c22:	69ba      	ldr	r2, [r7, #24]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c28:	4935      	ldr	r1, [pc, #212]	; (8001d00 <HAL_GPIO_Init+0x304>)
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	089b      	lsrs	r3, r3, #2
 8001c2e:	3302      	adds	r3, #2
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c36:	4b3a      	ldr	r3, [pc, #232]	; (8001d20 <HAL_GPIO_Init+0x324>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	69ba      	ldr	r2, [r7, #24]
 8001c42:	4013      	ands	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d003      	beq.n	8001c5a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c5a:	4a31      	ldr	r2, [pc, #196]	; (8001d20 <HAL_GPIO_Init+0x324>)
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c60:	4b2f      	ldr	r3, [pc, #188]	; (8001d20 <HAL_GPIO_Init+0x324>)
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d003      	beq.n	8001c84 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c84:	4a26      	ldr	r2, [pc, #152]	; (8001d20 <HAL_GPIO_Init+0x324>)
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c8a:	4b25      	ldr	r3, [pc, #148]	; (8001d20 <HAL_GPIO_Init+0x324>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	43db      	mvns	r3, r3
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	4013      	ands	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d003      	beq.n	8001cae <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001ca6:	69ba      	ldr	r2, [r7, #24]
 8001ca8:	693b      	ldr	r3, [r7, #16]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001cae:	4a1c      	ldr	r2, [pc, #112]	; (8001d20 <HAL_GPIO_Init+0x324>)
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cb4:	4b1a      	ldr	r3, [pc, #104]	; (8001d20 <HAL_GPIO_Init+0x324>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d003      	beq.n	8001cd8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cd8:	4a11      	ldr	r2, [pc, #68]	; (8001d20 <HAL_GPIO_Init+0x324>)
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	61fb      	str	r3, [r7, #28]
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	2b0f      	cmp	r3, #15
 8001ce8:	f67f ae96 	bls.w	8001a18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cec:	bf00      	nop
 8001cee:	bf00      	nop
 8001cf0:	3724      	adds	r7, #36	; 0x24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40013800 	.word	0x40013800
 8001d04:	40020000 	.word	0x40020000
 8001d08:	40020400 	.word	0x40020400
 8001d0c:	40020800 	.word	0x40020800
 8001d10:	40020c00 	.word	0x40020c00
 8001d14:	40021000 	.word	0x40021000
 8001d18:	40021400 	.word	0x40021400
 8001d1c:	40021800 	.word	0x40021800
 8001d20:	40013c00 	.word	0x40013c00

08001d24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	807b      	strh	r3, [r7, #2]
 8001d30:	4613      	mov	r3, r2
 8001d32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d34:	787b      	ldrb	r3, [r7, #1]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d003      	beq.n	8001d42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d3a:	887a      	ldrh	r2, [r7, #2]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d40:	e003      	b.n	8001d4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d42:	887b      	ldrh	r3, [r7, #2]
 8001d44:	041a      	lsls	r2, r3, #16
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	619a      	str	r2, [r3, #24]
}
 8001d4a:	bf00      	nop
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
	...

08001d58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d101      	bne.n	8001d6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e12b      	b.n	8001fc2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d106      	bne.n	8001d84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f7fe ff80 	bl	8000c84 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2224      	movs	r2, #36	; 0x24
 8001d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f022 0201 	bic.w	r2, r2, #1
 8001d9a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001daa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001dba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001dbc:	f001 f854 	bl	8002e68 <HAL_RCC_GetPCLK1Freq>
 8001dc0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	4a81      	ldr	r2, [pc, #516]	; (8001fcc <HAL_I2C_Init+0x274>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d807      	bhi.n	8001ddc <HAL_I2C_Init+0x84>
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	4a80      	ldr	r2, [pc, #512]	; (8001fd0 <HAL_I2C_Init+0x278>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	bf94      	ite	ls
 8001dd4:	2301      	movls	r3, #1
 8001dd6:	2300      	movhi	r3, #0
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	e006      	b.n	8001dea <HAL_I2C_Init+0x92>
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4a7d      	ldr	r2, [pc, #500]	; (8001fd4 <HAL_I2C_Init+0x27c>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	bf94      	ite	ls
 8001de4:	2301      	movls	r3, #1
 8001de6:	2300      	movhi	r3, #0
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e0e7      	b.n	8001fc2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	4a78      	ldr	r2, [pc, #480]	; (8001fd8 <HAL_I2C_Init+0x280>)
 8001df6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfa:	0c9b      	lsrs	r3, r3, #18
 8001dfc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	68ba      	ldr	r2, [r7, #8]
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	6a1b      	ldr	r3, [r3, #32]
 8001e18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	4a6a      	ldr	r2, [pc, #424]	; (8001fcc <HAL_I2C_Init+0x274>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d802      	bhi.n	8001e2c <HAL_I2C_Init+0xd4>
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	3301      	adds	r3, #1
 8001e2a:	e009      	b.n	8001e40 <HAL_I2C_Init+0xe8>
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001e32:	fb02 f303 	mul.w	r3, r2, r3
 8001e36:	4a69      	ldr	r2, [pc, #420]	; (8001fdc <HAL_I2C_Init+0x284>)
 8001e38:	fba2 2303 	umull	r2, r3, r2, r3
 8001e3c:	099b      	lsrs	r3, r3, #6
 8001e3e:	3301      	adds	r3, #1
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6812      	ldr	r2, [r2, #0]
 8001e44:	430b      	orrs	r3, r1
 8001e46:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	69db      	ldr	r3, [r3, #28]
 8001e4e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001e52:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	495c      	ldr	r1, [pc, #368]	; (8001fcc <HAL_I2C_Init+0x274>)
 8001e5c:	428b      	cmp	r3, r1
 8001e5e:	d819      	bhi.n	8001e94 <HAL_I2C_Init+0x13c>
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	1e59      	subs	r1, r3, #1
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e6e:	1c59      	adds	r1, r3, #1
 8001e70:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001e74:	400b      	ands	r3, r1
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d00a      	beq.n	8001e90 <HAL_I2C_Init+0x138>
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	1e59      	subs	r1, r3, #1
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e88:	3301      	adds	r3, #1
 8001e8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e8e:	e051      	b.n	8001f34 <HAL_I2C_Init+0x1dc>
 8001e90:	2304      	movs	r3, #4
 8001e92:	e04f      	b.n	8001f34 <HAL_I2C_Init+0x1dc>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d111      	bne.n	8001ec0 <HAL_I2C_Init+0x168>
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	1e58      	subs	r0, r3, #1
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6859      	ldr	r1, [r3, #4]
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	005b      	lsls	r3, r3, #1
 8001ea8:	440b      	add	r3, r1
 8001eaa:	fbb0 f3f3 	udiv	r3, r0, r3
 8001eae:	3301      	adds	r3, #1
 8001eb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	bf0c      	ite	eq
 8001eb8:	2301      	moveq	r3, #1
 8001eba:	2300      	movne	r3, #0
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	e012      	b.n	8001ee6 <HAL_I2C_Init+0x18e>
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	1e58      	subs	r0, r3, #1
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6859      	ldr	r1, [r3, #4]
 8001ec8:	460b      	mov	r3, r1
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	440b      	add	r3, r1
 8001ece:	0099      	lsls	r1, r3, #2
 8001ed0:	440b      	add	r3, r1
 8001ed2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	bf0c      	ite	eq
 8001ee0:	2301      	moveq	r3, #1
 8001ee2:	2300      	movne	r3, #0
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <HAL_I2C_Init+0x196>
 8001eea:	2301      	movs	r3, #1
 8001eec:	e022      	b.n	8001f34 <HAL_I2C_Init+0x1dc>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d10e      	bne.n	8001f14 <HAL_I2C_Init+0x1bc>
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	1e58      	subs	r0, r3, #1
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6859      	ldr	r1, [r3, #4]
 8001efe:	460b      	mov	r3, r1
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	440b      	add	r3, r1
 8001f04:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f08:	3301      	adds	r3, #1
 8001f0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f12:	e00f      	b.n	8001f34 <HAL_I2C_Init+0x1dc>
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	1e58      	subs	r0, r3, #1
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6859      	ldr	r1, [r3, #4]
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	440b      	add	r3, r1
 8001f22:	0099      	lsls	r1, r3, #2
 8001f24:	440b      	add	r3, r1
 8001f26:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f34:	6879      	ldr	r1, [r7, #4]
 8001f36:	6809      	ldr	r1, [r1, #0]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	69da      	ldr	r2, [r3, #28]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a1b      	ldr	r3, [r3, #32]
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	430a      	orrs	r2, r1
 8001f56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001f62:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	6911      	ldr	r1, [r2, #16]
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	68d2      	ldr	r2, [r2, #12]
 8001f6e:	4311      	orrs	r1, r2
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	6812      	ldr	r2, [r2, #0]
 8001f74:	430b      	orrs	r3, r1
 8001f76:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	695a      	ldr	r2, [r3, #20]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	699b      	ldr	r3, [r3, #24]
 8001f8a:	431a      	orrs	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	430a      	orrs	r2, r1
 8001f92:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f042 0201 	orr.w	r2, r2, #1
 8001fa2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2220      	movs	r2, #32
 8001fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3710      	adds	r7, #16
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	000186a0 	.word	0x000186a0
 8001fd0:	001e847f 	.word	0x001e847f
 8001fd4:	003d08ff 	.word	0x003d08ff
 8001fd8:	431bde83 	.word	0x431bde83
 8001fdc:	10624dd3 	.word	0x10624dd3

08001fe0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b088      	sub	sp, #32
 8001fe4:	af02      	add	r7, sp, #8
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	607a      	str	r2, [r7, #4]
 8001fea:	461a      	mov	r2, r3
 8001fec:	460b      	mov	r3, r1
 8001fee:	817b      	strh	r3, [r7, #10]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001ff4:	f7ff fa56 	bl	80014a4 <HAL_GetTick>
 8001ff8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b20      	cmp	r3, #32
 8002004:	f040 80e0 	bne.w	80021c8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	9300      	str	r3, [sp, #0]
 800200c:	2319      	movs	r3, #25
 800200e:	2201      	movs	r2, #1
 8002010:	4970      	ldr	r1, [pc, #448]	; (80021d4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002012:	68f8      	ldr	r0, [r7, #12]
 8002014:	f000 fc58 	bl	80028c8 <I2C_WaitOnFlagUntilTimeout>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800201e:	2302      	movs	r3, #2
 8002020:	e0d3      	b.n	80021ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002028:	2b01      	cmp	r3, #1
 800202a:	d101      	bne.n	8002030 <HAL_I2C_Master_Transmit+0x50>
 800202c:	2302      	movs	r3, #2
 800202e:	e0cc      	b.n	80021ca <HAL_I2C_Master_Transmit+0x1ea>
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2201      	movs	r2, #1
 8002034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	2b01      	cmp	r3, #1
 8002044:	d007      	beq.n	8002056 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f042 0201 	orr.w	r2, r2, #1
 8002054:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002064:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2221      	movs	r2, #33	; 0x21
 800206a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2210      	movs	r2, #16
 8002072:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2200      	movs	r2, #0
 800207a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	893a      	ldrh	r2, [r7, #8]
 8002086:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800208c:	b29a      	uxth	r2, r3
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	4a50      	ldr	r2, [pc, #320]	; (80021d8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002096:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002098:	8979      	ldrh	r1, [r7, #10]
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	6a3a      	ldr	r2, [r7, #32]
 800209e:	68f8      	ldr	r0, [r7, #12]
 80020a0:	f000 fac2 	bl	8002628 <I2C_MasterRequestWrite>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e08d      	b.n	80021ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020ae:	2300      	movs	r3, #0
 80020b0:	613b      	str	r3, [r7, #16]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	695b      	ldr	r3, [r3, #20]
 80020b8:	613b      	str	r3, [r7, #16]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	613b      	str	r3, [r7, #16]
 80020c2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80020c4:	e066      	b.n	8002194 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020c6:	697a      	ldr	r2, [r7, #20]
 80020c8:	6a39      	ldr	r1, [r7, #32]
 80020ca:	68f8      	ldr	r0, [r7, #12]
 80020cc:	f000 fcd2 	bl	8002a74 <I2C_WaitOnTXEFlagUntilTimeout>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00d      	beq.n	80020f2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020da:	2b04      	cmp	r3, #4
 80020dc:	d107      	bne.n	80020ee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e06b      	b.n	80021ca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f6:	781a      	ldrb	r2, [r3, #0]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002102:	1c5a      	adds	r2, r3, #1
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800210c:	b29b      	uxth	r3, r3
 800210e:	3b01      	subs	r3, #1
 8002110:	b29a      	uxth	r2, r3
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800211a:	3b01      	subs	r3, #1
 800211c:	b29a      	uxth	r2, r3
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	695b      	ldr	r3, [r3, #20]
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	2b04      	cmp	r3, #4
 800212e:	d11b      	bne.n	8002168 <HAL_I2C_Master_Transmit+0x188>
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002134:	2b00      	cmp	r3, #0
 8002136:	d017      	beq.n	8002168 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213c:	781a      	ldrb	r2, [r3, #0]
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002148:	1c5a      	adds	r2, r3, #1
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002152:	b29b      	uxth	r3, r3
 8002154:	3b01      	subs	r3, #1
 8002156:	b29a      	uxth	r2, r3
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002160:	3b01      	subs	r3, #1
 8002162:	b29a      	uxth	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002168:	697a      	ldr	r2, [r7, #20]
 800216a:	6a39      	ldr	r1, [r7, #32]
 800216c:	68f8      	ldr	r0, [r7, #12]
 800216e:	f000 fcc2 	bl	8002af6 <I2C_WaitOnBTFFlagUntilTimeout>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d00d      	beq.n	8002194 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217c:	2b04      	cmp	r3, #4
 800217e:	d107      	bne.n	8002190 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800218e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e01a      	b.n	80021ca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002198:	2b00      	cmp	r3, #0
 800219a:	d194      	bne.n	80020c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2220      	movs	r2, #32
 80021b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2200      	movs	r2, #0
 80021b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80021c4:	2300      	movs	r3, #0
 80021c6:	e000      	b.n	80021ca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80021c8:	2302      	movs	r3, #2
  }
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3718      	adds	r7, #24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	00100002 	.word	0x00100002
 80021d8:	ffff0000 	.word	0xffff0000

080021dc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08c      	sub	sp, #48	; 0x30
 80021e0:	af02      	add	r7, sp, #8
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	607a      	str	r2, [r7, #4]
 80021e6:	461a      	mov	r2, r3
 80021e8:	460b      	mov	r3, r1
 80021ea:	817b      	strh	r3, [r7, #10]
 80021ec:	4613      	mov	r3, r2
 80021ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80021f0:	f7ff f958 	bl	80014a4 <HAL_GetTick>
 80021f4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	2b20      	cmp	r3, #32
 8002200:	f040 820b 	bne.w	800261a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	2319      	movs	r3, #25
 800220a:	2201      	movs	r2, #1
 800220c:	497c      	ldr	r1, [pc, #496]	; (8002400 <HAL_I2C_Master_Receive+0x224>)
 800220e:	68f8      	ldr	r0, [r7, #12]
 8002210:	f000 fb5a 	bl	80028c8 <I2C_WaitOnFlagUntilTimeout>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800221a:	2302      	movs	r3, #2
 800221c:	e1fe      	b.n	800261c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002224:	2b01      	cmp	r3, #1
 8002226:	d101      	bne.n	800222c <HAL_I2C_Master_Receive+0x50>
 8002228:	2302      	movs	r3, #2
 800222a:	e1f7      	b.n	800261c <HAL_I2C_Master_Receive+0x440>
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2201      	movs	r2, #1
 8002230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	2b01      	cmp	r3, #1
 8002240:	d007      	beq.n	8002252 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f042 0201 	orr.w	r2, r2, #1
 8002250:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002260:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2222      	movs	r2, #34	; 0x22
 8002266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2210      	movs	r2, #16
 800226e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2200      	movs	r2, #0
 8002276:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	893a      	ldrh	r2, [r7, #8]
 8002282:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002288:	b29a      	uxth	r2, r3
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	4a5c      	ldr	r2, [pc, #368]	; (8002404 <HAL_I2C_Master_Receive+0x228>)
 8002292:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002294:	8979      	ldrh	r1, [r7, #10]
 8002296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002298:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800229a:	68f8      	ldr	r0, [r7, #12]
 800229c:	f000 fa46 	bl	800272c <I2C_MasterRequestRead>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e1b8      	b.n	800261c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d113      	bne.n	80022da <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022b2:	2300      	movs	r3, #0
 80022b4:	623b      	str	r3, [r7, #32]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	695b      	ldr	r3, [r3, #20]
 80022bc:	623b      	str	r3, [r7, #32]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	623b      	str	r3, [r7, #32]
 80022c6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	e18c      	b.n	80025f4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d11b      	bne.n	800231a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022f2:	2300      	movs	r3, #0
 80022f4:	61fb      	str	r3, [r7, #28]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	695b      	ldr	r3, [r3, #20]
 80022fc:	61fb      	str	r3, [r7, #28]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	61fb      	str	r3, [r7, #28]
 8002306:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	e16c      	b.n	80025f4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800231e:	2b02      	cmp	r3, #2
 8002320:	d11b      	bne.n	800235a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002330:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002340:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002342:	2300      	movs	r3, #0
 8002344:	61bb      	str	r3, [r7, #24]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	695b      	ldr	r3, [r3, #20]
 800234c:	61bb      	str	r3, [r7, #24]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	61bb      	str	r3, [r7, #24]
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	e14c      	b.n	80025f4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002368:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800236a:	2300      	movs	r3, #0
 800236c:	617b      	str	r3, [r7, #20]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	695b      	ldr	r3, [r3, #20]
 8002374:	617b      	str	r3, [r7, #20]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	617b      	str	r3, [r7, #20]
 800237e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002380:	e138      	b.n	80025f4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002386:	2b03      	cmp	r3, #3
 8002388:	f200 80f1 	bhi.w	800256e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002390:	2b01      	cmp	r3, #1
 8002392:	d123      	bne.n	80023dc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002394:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002396:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002398:	68f8      	ldr	r0, [r7, #12]
 800239a:	f000 fbed 	bl	8002b78 <I2C_WaitOnRXNEFlagUntilTimeout>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e139      	b.n	800261c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	691a      	ldr	r2, [r3, #16]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b2:	b2d2      	uxtb	r2, r2
 80023b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ba:	1c5a      	adds	r2, r3, #1
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023c4:	3b01      	subs	r3, #1
 80023c6:	b29a      	uxth	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	3b01      	subs	r3, #1
 80023d4:	b29a      	uxth	r2, r3
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80023da:	e10b      	b.n	80025f4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d14e      	bne.n	8002482 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80023e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023ea:	2200      	movs	r2, #0
 80023ec:	4906      	ldr	r1, [pc, #24]	; (8002408 <HAL_I2C_Master_Receive+0x22c>)
 80023ee:	68f8      	ldr	r0, [r7, #12]
 80023f0:	f000 fa6a 	bl	80028c8 <I2C_WaitOnFlagUntilTimeout>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d008      	beq.n	800240c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e10e      	b.n	800261c <HAL_I2C_Master_Receive+0x440>
 80023fe:	bf00      	nop
 8002400:	00100002 	.word	0x00100002
 8002404:	ffff0000 	.word	0xffff0000
 8002408:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800241a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	691a      	ldr	r2, [r3, #16]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002426:	b2d2      	uxtb	r2, r2
 8002428:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242e:	1c5a      	adds	r2, r3, #1
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002438:	3b01      	subs	r3, #1
 800243a:	b29a      	uxth	r2, r3
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002444:	b29b      	uxth	r3, r3
 8002446:	3b01      	subs	r3, #1
 8002448:	b29a      	uxth	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	691a      	ldr	r2, [r3, #16]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002458:	b2d2      	uxtb	r2, r2
 800245a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002460:	1c5a      	adds	r2, r3, #1
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800246a:	3b01      	subs	r3, #1
 800246c:	b29a      	uxth	r2, r3
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002476:	b29b      	uxth	r3, r3
 8002478:	3b01      	subs	r3, #1
 800247a:	b29a      	uxth	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002480:	e0b8      	b.n	80025f4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002484:	9300      	str	r3, [sp, #0]
 8002486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002488:	2200      	movs	r2, #0
 800248a:	4966      	ldr	r1, [pc, #408]	; (8002624 <HAL_I2C_Master_Receive+0x448>)
 800248c:	68f8      	ldr	r0, [r7, #12]
 800248e:	f000 fa1b 	bl	80028c8 <I2C_WaitOnFlagUntilTimeout>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e0bf      	b.n	800261c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	691a      	ldr	r2, [r3, #16]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b6:	b2d2      	uxtb	r2, r2
 80024b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024be:	1c5a      	adds	r2, r3, #1
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c8:	3b01      	subs	r3, #1
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	3b01      	subs	r3, #1
 80024d8:	b29a      	uxth	r2, r3
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80024de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024e4:	2200      	movs	r2, #0
 80024e6:	494f      	ldr	r1, [pc, #316]	; (8002624 <HAL_I2C_Master_Receive+0x448>)
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f000 f9ed 	bl	80028c8 <I2C_WaitOnFlagUntilTimeout>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e091      	b.n	800261c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002506:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	691a      	ldr	r2, [r3, #16]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002512:	b2d2      	uxtb	r2, r2
 8002514:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251a:	1c5a      	adds	r2, r3, #1
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002524:	3b01      	subs	r3, #1
 8002526:	b29a      	uxth	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002530:	b29b      	uxth	r3, r3
 8002532:	3b01      	subs	r3, #1
 8002534:	b29a      	uxth	r2, r3
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	691a      	ldr	r2, [r3, #16]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254c:	1c5a      	adds	r2, r3, #1
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002556:	3b01      	subs	r3, #1
 8002558:	b29a      	uxth	r2, r3
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002562:	b29b      	uxth	r3, r3
 8002564:	3b01      	subs	r3, #1
 8002566:	b29a      	uxth	r2, r3
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800256c:	e042      	b.n	80025f4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800256e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002570:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002572:	68f8      	ldr	r0, [r7, #12]
 8002574:	f000 fb00 	bl	8002b78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e04c      	b.n	800261c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	691a      	ldr	r2, [r3, #16]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002594:	1c5a      	adds	r2, r3, #1
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800259e:	3b01      	subs	r3, #1
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	3b01      	subs	r3, #1
 80025ae:	b29a      	uxth	r2, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	f003 0304 	and.w	r3, r3, #4
 80025be:	2b04      	cmp	r3, #4
 80025c0:	d118      	bne.n	80025f4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	691a      	ldr	r2, [r3, #16]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025cc:	b2d2      	uxtb	r2, r2
 80025ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d4:	1c5a      	adds	r2, r3, #1
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025de:	3b01      	subs	r3, #1
 80025e0:	b29a      	uxth	r2, r3
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	3b01      	subs	r3, #1
 80025ee:	b29a      	uxth	r2, r3
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	f47f aec2 	bne.w	8002382 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2220      	movs	r2, #32
 8002602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002616:	2300      	movs	r3, #0
 8002618:	e000      	b.n	800261c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800261a:	2302      	movs	r3, #2
  }
}
 800261c:	4618      	mov	r0, r3
 800261e:	3728      	adds	r7, #40	; 0x28
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	00010004 	.word	0x00010004

08002628 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b088      	sub	sp, #32
 800262c:	af02      	add	r7, sp, #8
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	607a      	str	r2, [r7, #4]
 8002632:	603b      	str	r3, [r7, #0]
 8002634:	460b      	mov	r3, r1
 8002636:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800263c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	2b08      	cmp	r3, #8
 8002642:	d006      	beq.n	8002652 <I2C_MasterRequestWrite+0x2a>
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	2b01      	cmp	r3, #1
 8002648:	d003      	beq.n	8002652 <I2C_MasterRequestWrite+0x2a>
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002650:	d108      	bne.n	8002664 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	e00b      	b.n	800267c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002668:	2b12      	cmp	r3, #18
 800266a:	d107      	bne.n	800267c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800267a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	9300      	str	r3, [sp, #0]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2200      	movs	r2, #0
 8002684:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002688:	68f8      	ldr	r0, [r7, #12]
 800268a:	f000 f91d 	bl	80028c8 <I2C_WaitOnFlagUntilTimeout>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00d      	beq.n	80026b0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800269e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026a2:	d103      	bne.n	80026ac <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e035      	b.n	800271c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	691b      	ldr	r3, [r3, #16]
 80026b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80026b8:	d108      	bne.n	80026cc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80026ba:	897b      	ldrh	r3, [r7, #10]
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	461a      	mov	r2, r3
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80026c8:	611a      	str	r2, [r3, #16]
 80026ca:	e01b      	b.n	8002704 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80026cc:	897b      	ldrh	r3, [r7, #10]
 80026ce:	11db      	asrs	r3, r3, #7
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	f003 0306 	and.w	r3, r3, #6
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	f063 030f 	orn	r3, r3, #15
 80026dc:	b2da      	uxtb	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	490e      	ldr	r1, [pc, #56]	; (8002724 <I2C_MasterRequestWrite+0xfc>)
 80026ea:	68f8      	ldr	r0, [r7, #12]
 80026ec:	f000 f943 	bl	8002976 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e010      	b.n	800271c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80026fa:	897b      	ldrh	r3, [r7, #10]
 80026fc:	b2da      	uxtb	r2, r3
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	4907      	ldr	r1, [pc, #28]	; (8002728 <I2C_MasterRequestWrite+0x100>)
 800270a:	68f8      	ldr	r0, [r7, #12]
 800270c:	f000 f933 	bl	8002976 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e000      	b.n	800271c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	3718      	adds	r7, #24
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	00010008 	.word	0x00010008
 8002728:	00010002 	.word	0x00010002

0800272c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b088      	sub	sp, #32
 8002730:	af02      	add	r7, sp, #8
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	607a      	str	r2, [r7, #4]
 8002736:	603b      	str	r3, [r7, #0]
 8002738:	460b      	mov	r3, r1
 800273a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002740:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002750:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	2b08      	cmp	r3, #8
 8002756:	d006      	beq.n	8002766 <I2C_MasterRequestRead+0x3a>
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d003      	beq.n	8002766 <I2C_MasterRequestRead+0x3a>
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002764:	d108      	bne.n	8002778 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	e00b      	b.n	8002790 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277c:	2b11      	cmp	r3, #17
 800277e:	d107      	bne.n	8002790 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800278e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800279c:	68f8      	ldr	r0, [r7, #12]
 800279e:	f000 f893 	bl	80028c8 <I2C_WaitOnFlagUntilTimeout>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d00d      	beq.n	80027c4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027b6:	d103      	bne.n	80027c0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e079      	b.n	80028b8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027cc:	d108      	bne.n	80027e0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80027ce:	897b      	ldrh	r3, [r7, #10]
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	f043 0301 	orr.w	r3, r3, #1
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	611a      	str	r2, [r3, #16]
 80027de:	e05f      	b.n	80028a0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80027e0:	897b      	ldrh	r3, [r7, #10]
 80027e2:	11db      	asrs	r3, r3, #7
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	f003 0306 	and.w	r3, r3, #6
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	f063 030f 	orn	r3, r3, #15
 80027f0:	b2da      	uxtb	r2, r3
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	4930      	ldr	r1, [pc, #192]	; (80028c0 <I2C_MasterRequestRead+0x194>)
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f000 f8b9 	bl	8002976 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e054      	b.n	80028b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800280e:	897b      	ldrh	r3, [r7, #10]
 8002810:	b2da      	uxtb	r2, r3
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	4929      	ldr	r1, [pc, #164]	; (80028c4 <I2C_MasterRequestRead+0x198>)
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f000 f8a9 	bl	8002976 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e044      	b.n	80028b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800282e:	2300      	movs	r3, #0
 8002830:	613b      	str	r3, [r7, #16]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	695b      	ldr	r3, [r3, #20]
 8002838:	613b      	str	r3, [r7, #16]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	613b      	str	r3, [r7, #16]
 8002842:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002852:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	9300      	str	r3, [sp, #0]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002860:	68f8      	ldr	r0, [r7, #12]
 8002862:	f000 f831 	bl	80028c8 <I2C_WaitOnFlagUntilTimeout>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00d      	beq.n	8002888 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002876:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800287a:	d103      	bne.n	8002884 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002882:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e017      	b.n	80028b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002888:	897b      	ldrh	r3, [r7, #10]
 800288a:	11db      	asrs	r3, r3, #7
 800288c:	b2db      	uxtb	r3, r3
 800288e:	f003 0306 	and.w	r3, r3, #6
 8002892:	b2db      	uxtb	r3, r3
 8002894:	f063 030e 	orn	r3, r3, #14
 8002898:	b2da      	uxtb	r2, r3
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	4907      	ldr	r1, [pc, #28]	; (80028c4 <I2C_MasterRequestRead+0x198>)
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 f865 	bl	8002976 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e000      	b.n	80028b8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80028b6:	2300      	movs	r3, #0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3718      	adds	r7, #24
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	00010008 	.word	0x00010008
 80028c4:	00010002 	.word	0x00010002

080028c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	60b9      	str	r1, [r7, #8]
 80028d2:	603b      	str	r3, [r7, #0]
 80028d4:	4613      	mov	r3, r2
 80028d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028d8:	e025      	b.n	8002926 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e0:	d021      	beq.n	8002926 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028e2:	f7fe fddf 	bl	80014a4 <HAL_GetTick>
 80028e6:	4602      	mov	r2, r0
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	683a      	ldr	r2, [r7, #0]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d302      	bcc.n	80028f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d116      	bne.n	8002926 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2200      	movs	r2, #0
 80028fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2220      	movs	r2, #32
 8002902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002912:	f043 0220 	orr.w	r2, r3, #32
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e023      	b.n	800296e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	0c1b      	lsrs	r3, r3, #16
 800292a:	b2db      	uxtb	r3, r3
 800292c:	2b01      	cmp	r3, #1
 800292e:	d10d      	bne.n	800294c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	695b      	ldr	r3, [r3, #20]
 8002936:	43da      	mvns	r2, r3
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	4013      	ands	r3, r2
 800293c:	b29b      	uxth	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	bf0c      	ite	eq
 8002942:	2301      	moveq	r3, #1
 8002944:	2300      	movne	r3, #0
 8002946:	b2db      	uxtb	r3, r3
 8002948:	461a      	mov	r2, r3
 800294a:	e00c      	b.n	8002966 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	43da      	mvns	r2, r3
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	4013      	ands	r3, r2
 8002958:	b29b      	uxth	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	bf0c      	ite	eq
 800295e:	2301      	moveq	r3, #1
 8002960:	2300      	movne	r3, #0
 8002962:	b2db      	uxtb	r3, r3
 8002964:	461a      	mov	r2, r3
 8002966:	79fb      	ldrb	r3, [r7, #7]
 8002968:	429a      	cmp	r2, r3
 800296a:	d0b6      	beq.n	80028da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800296c:	2300      	movs	r3, #0
}
 800296e:	4618      	mov	r0, r3
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b084      	sub	sp, #16
 800297a:	af00      	add	r7, sp, #0
 800297c:	60f8      	str	r0, [r7, #12]
 800297e:	60b9      	str	r1, [r7, #8]
 8002980:	607a      	str	r2, [r7, #4]
 8002982:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002984:	e051      	b.n	8002a2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	695b      	ldr	r3, [r3, #20]
 800298c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002990:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002994:	d123      	bne.n	80029de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80029ae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2220      	movs	r2, #32
 80029ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	f043 0204 	orr.w	r2, r3, #4
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e046      	b.n	8002a6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e4:	d021      	beq.n	8002a2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029e6:	f7fe fd5d 	bl	80014a4 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	d302      	bcc.n	80029fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d116      	bne.n	8002a2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2200      	movs	r2, #0
 8002a00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2220      	movs	r2, #32
 8002a06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a16:	f043 0220 	orr.w	r2, r3, #32
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e020      	b.n	8002a6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	0c1b      	lsrs	r3, r3, #16
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d10c      	bne.n	8002a4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	695b      	ldr	r3, [r3, #20]
 8002a3a:	43da      	mvns	r2, r3
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	bf14      	ite	ne
 8002a46:	2301      	movne	r3, #1
 8002a48:	2300      	moveq	r3, #0
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	e00b      	b.n	8002a66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	43da      	mvns	r2, r3
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	bf14      	ite	ne
 8002a60:	2301      	movne	r3, #1
 8002a62:	2300      	moveq	r3, #0
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d18d      	bne.n	8002986 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002a6a:	2300      	movs	r3, #0
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3710      	adds	r7, #16
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a80:	e02d      	b.n	8002ade <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a82:	68f8      	ldr	r0, [r7, #12]
 8002a84:	f000 f8ce 	bl	8002c24 <I2C_IsAcknowledgeFailed>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e02d      	b.n	8002aee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a98:	d021      	beq.n	8002ade <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a9a:	f7fe fd03 	bl	80014a4 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	68ba      	ldr	r2, [r7, #8]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d302      	bcc.n	8002ab0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d116      	bne.n	8002ade <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2220      	movs	r2, #32
 8002aba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	f043 0220 	orr.w	r2, r3, #32
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e007      	b.n	8002aee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	695b      	ldr	r3, [r3, #20]
 8002ae4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ae8:	2b80      	cmp	r3, #128	; 0x80
 8002aea:	d1ca      	bne.n	8002a82 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002aec:	2300      	movs	r3, #0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3710      	adds	r7, #16
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b084      	sub	sp, #16
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	60f8      	str	r0, [r7, #12]
 8002afe:	60b9      	str	r1, [r7, #8]
 8002b00:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b02:	e02d      	b.n	8002b60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b04:	68f8      	ldr	r0, [r7, #12]
 8002b06:	f000 f88d 	bl	8002c24 <I2C_IsAcknowledgeFailed>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e02d      	b.n	8002b70 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b1a:	d021      	beq.n	8002b60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b1c:	f7fe fcc2 	bl	80014a4 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	68ba      	ldr	r2, [r7, #8]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d302      	bcc.n	8002b32 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d116      	bne.n	8002b60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2200      	movs	r2, #0
 8002b36:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2220      	movs	r2, #32
 8002b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4c:	f043 0220 	orr.w	r2, r3, #32
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e007      	b.n	8002b70 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	f003 0304 	and.w	r3, r3, #4
 8002b6a:	2b04      	cmp	r3, #4
 8002b6c:	d1ca      	bne.n	8002b04 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3710      	adds	r7, #16
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b84:	e042      	b.n	8002c0c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	695b      	ldr	r3, [r3, #20]
 8002b8c:	f003 0310 	and.w	r3, r3, #16
 8002b90:	2b10      	cmp	r3, #16
 8002b92:	d119      	bne.n	8002bc8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f06f 0210 	mvn.w	r2, #16
 8002b9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e029      	b.n	8002c1c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bc8:	f7fe fc6c 	bl	80014a4 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d302      	bcc.n	8002bde <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d116      	bne.n	8002c0c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2220      	movs	r2, #32
 8002be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf8:	f043 0220 	orr.w	r2, r3, #32
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e007      	b.n	8002c1c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	695b      	ldr	r3, [r3, #20]
 8002c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c16:	2b40      	cmp	r3, #64	; 0x40
 8002c18:	d1b5      	bne.n	8002b86 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3710      	adds	r7, #16
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c3a:	d11b      	bne.n	8002c74 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c44:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2220      	movs	r2, #32
 8002c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c60:	f043 0204 	orr.w	r2, r3, #4
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e000      	b.n	8002c76 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
	...

08002c84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d101      	bne.n	8002c98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e0cc      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c98:	4b68      	ldr	r3, [pc, #416]	; (8002e3c <HAL_RCC_ClockConfig+0x1b8>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 030f 	and.w	r3, r3, #15
 8002ca0:	683a      	ldr	r2, [r7, #0]
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d90c      	bls.n	8002cc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ca6:	4b65      	ldr	r3, [pc, #404]	; (8002e3c <HAL_RCC_ClockConfig+0x1b8>)
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	b2d2      	uxtb	r2, r2
 8002cac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cae:	4b63      	ldr	r3, [pc, #396]	; (8002e3c <HAL_RCC_ClockConfig+0x1b8>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 030f 	and.w	r3, r3, #15
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d001      	beq.n	8002cc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e0b8      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0302 	and.w	r3, r3, #2
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d020      	beq.n	8002d0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0304 	and.w	r3, r3, #4
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d005      	beq.n	8002ce4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cd8:	4b59      	ldr	r3, [pc, #356]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	4a58      	ldr	r2, [pc, #352]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002cde:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002ce2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0308 	and.w	r3, r3, #8
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d005      	beq.n	8002cfc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cf0:	4b53      	ldr	r3, [pc, #332]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	4a52      	ldr	r2, [pc, #328]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002cfa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cfc:	4b50      	ldr	r3, [pc, #320]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	494d      	ldr	r1, [pc, #308]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d044      	beq.n	8002da4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d107      	bne.n	8002d32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d22:	4b47      	ldr	r3, [pc, #284]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d119      	bne.n	8002d62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e07f      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d003      	beq.n	8002d42 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d3e:	2b03      	cmp	r3, #3
 8002d40:	d107      	bne.n	8002d52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d42:	4b3f      	ldr	r3, [pc, #252]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d109      	bne.n	8002d62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e06f      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d52:	4b3b      	ldr	r3, [pc, #236]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e067      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d62:	4b37      	ldr	r3, [pc, #220]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f023 0203 	bic.w	r2, r3, #3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	4934      	ldr	r1, [pc, #208]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002d70:	4313      	orrs	r3, r2
 8002d72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d74:	f7fe fb96 	bl	80014a4 <HAL_GetTick>
 8002d78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d7a:	e00a      	b.n	8002d92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d7c:	f7fe fb92 	bl	80014a4 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e04f      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d92:	4b2b      	ldr	r3, [pc, #172]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 020c 	and.w	r2, r3, #12
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d1eb      	bne.n	8002d7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002da4:	4b25      	ldr	r3, [pc, #148]	; (8002e3c <HAL_RCC_ClockConfig+0x1b8>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 030f 	and.w	r3, r3, #15
 8002dac:	683a      	ldr	r2, [r7, #0]
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d20c      	bcs.n	8002dcc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002db2:	4b22      	ldr	r3, [pc, #136]	; (8002e3c <HAL_RCC_ClockConfig+0x1b8>)
 8002db4:	683a      	ldr	r2, [r7, #0]
 8002db6:	b2d2      	uxtb	r2, r2
 8002db8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dba:	4b20      	ldr	r3, [pc, #128]	; (8002e3c <HAL_RCC_ClockConfig+0x1b8>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 030f 	and.w	r3, r3, #15
 8002dc2:	683a      	ldr	r2, [r7, #0]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d001      	beq.n	8002dcc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e032      	b.n	8002e32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0304 	and.w	r3, r3, #4
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d008      	beq.n	8002dea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dd8:	4b19      	ldr	r3, [pc, #100]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	4916      	ldr	r1, [pc, #88]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002de6:	4313      	orrs	r3, r2
 8002de8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0308 	and.w	r3, r3, #8
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d009      	beq.n	8002e0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002df6:	4b12      	ldr	r3, [pc, #72]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	691b      	ldr	r3, [r3, #16]
 8002e02:	00db      	lsls	r3, r3, #3
 8002e04:	490e      	ldr	r1, [pc, #56]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e0a:	f000 f855 	bl	8002eb8 <HAL_RCC_GetSysClockFreq>
 8002e0e:	4602      	mov	r2, r0
 8002e10:	4b0b      	ldr	r3, [pc, #44]	; (8002e40 <HAL_RCC_ClockConfig+0x1bc>)
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	091b      	lsrs	r3, r3, #4
 8002e16:	f003 030f 	and.w	r3, r3, #15
 8002e1a:	490a      	ldr	r1, [pc, #40]	; (8002e44 <HAL_RCC_ClockConfig+0x1c0>)
 8002e1c:	5ccb      	ldrb	r3, [r1, r3]
 8002e1e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e22:	4a09      	ldr	r2, [pc, #36]	; (8002e48 <HAL_RCC_ClockConfig+0x1c4>)
 8002e24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002e26:	4b09      	ldr	r3, [pc, #36]	; (8002e4c <HAL_RCC_ClockConfig+0x1c8>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7fe faf6 	bl	800141c <HAL_InitTick>

  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	40023c00 	.word	0x40023c00
 8002e40:	40023800 	.word	0x40023800
 8002e44:	08005a38 	.word	0x08005a38
 8002e48:	20000024 	.word	0x20000024
 8002e4c:	20000028 	.word	0x20000028

08002e50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e54:	4b03      	ldr	r3, [pc, #12]	; (8002e64 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e56:	681b      	ldr	r3, [r3, #0]
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
 8002e62:	bf00      	nop
 8002e64:	20000024 	.word	0x20000024

08002e68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e6c:	f7ff fff0 	bl	8002e50 <HAL_RCC_GetHCLKFreq>
 8002e70:	4602      	mov	r2, r0
 8002e72:	4b05      	ldr	r3, [pc, #20]	; (8002e88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	0a9b      	lsrs	r3, r3, #10
 8002e78:	f003 0307 	and.w	r3, r3, #7
 8002e7c:	4903      	ldr	r1, [pc, #12]	; (8002e8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e7e:	5ccb      	ldrb	r3, [r1, r3]
 8002e80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40023800 	.word	0x40023800
 8002e8c:	08005a48 	.word	0x08005a48

08002e90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e94:	f7ff ffdc 	bl	8002e50 <HAL_RCC_GetHCLKFreq>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	0b5b      	lsrs	r3, r3, #13
 8002ea0:	f003 0307 	and.w	r3, r3, #7
 8002ea4:	4903      	ldr	r1, [pc, #12]	; (8002eb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ea6:	5ccb      	ldrb	r3, [r1, r3]
 8002ea8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	40023800 	.word	0x40023800
 8002eb4:	08005a48 	.word	0x08005a48

08002eb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002eb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ebc:	b0ae      	sub	sp, #184	; 0xb8
 8002ebe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ede:	4bcb      	ldr	r3, [pc, #812]	; (800320c <HAL_RCC_GetSysClockFreq+0x354>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	f003 030c 	and.w	r3, r3, #12
 8002ee6:	2b0c      	cmp	r3, #12
 8002ee8:	f200 8206 	bhi.w	80032f8 <HAL_RCC_GetSysClockFreq+0x440>
 8002eec:	a201      	add	r2, pc, #4	; (adr r2, 8002ef4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef2:	bf00      	nop
 8002ef4:	08002f29 	.word	0x08002f29
 8002ef8:	080032f9 	.word	0x080032f9
 8002efc:	080032f9 	.word	0x080032f9
 8002f00:	080032f9 	.word	0x080032f9
 8002f04:	08002f31 	.word	0x08002f31
 8002f08:	080032f9 	.word	0x080032f9
 8002f0c:	080032f9 	.word	0x080032f9
 8002f10:	080032f9 	.word	0x080032f9
 8002f14:	08002f39 	.word	0x08002f39
 8002f18:	080032f9 	.word	0x080032f9
 8002f1c:	080032f9 	.word	0x080032f9
 8002f20:	080032f9 	.word	0x080032f9
 8002f24:	08003129 	.word	0x08003129
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f28:	4bb9      	ldr	r3, [pc, #740]	; (8003210 <HAL_RCC_GetSysClockFreq+0x358>)
 8002f2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002f2e:	e1e7      	b.n	8003300 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f30:	4bb8      	ldr	r3, [pc, #736]	; (8003214 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002f32:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002f36:	e1e3      	b.n	8003300 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f38:	4bb4      	ldr	r3, [pc, #720]	; (800320c <HAL_RCC_GetSysClockFreq+0x354>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f40:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f44:	4bb1      	ldr	r3, [pc, #708]	; (800320c <HAL_RCC_GetSysClockFreq+0x354>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d071      	beq.n	8003034 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f50:	4bae      	ldr	r3, [pc, #696]	; (800320c <HAL_RCC_GetSysClockFreq+0x354>)
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	099b      	lsrs	r3, r3, #6
 8002f56:	2200      	movs	r2, #0
 8002f58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002f5c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002f60:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002f64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f68:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002f72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002f76:	4622      	mov	r2, r4
 8002f78:	462b      	mov	r3, r5
 8002f7a:	f04f 0000 	mov.w	r0, #0
 8002f7e:	f04f 0100 	mov.w	r1, #0
 8002f82:	0159      	lsls	r1, r3, #5
 8002f84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f88:	0150      	lsls	r0, r2, #5
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	4621      	mov	r1, r4
 8002f90:	1a51      	subs	r1, r2, r1
 8002f92:	6439      	str	r1, [r7, #64]	; 0x40
 8002f94:	4629      	mov	r1, r5
 8002f96:	eb63 0301 	sbc.w	r3, r3, r1
 8002f9a:	647b      	str	r3, [r7, #68]	; 0x44
 8002f9c:	f04f 0200 	mov.w	r2, #0
 8002fa0:	f04f 0300 	mov.w	r3, #0
 8002fa4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002fa8:	4649      	mov	r1, r9
 8002faa:	018b      	lsls	r3, r1, #6
 8002fac:	4641      	mov	r1, r8
 8002fae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002fb2:	4641      	mov	r1, r8
 8002fb4:	018a      	lsls	r2, r1, #6
 8002fb6:	4641      	mov	r1, r8
 8002fb8:	1a51      	subs	r1, r2, r1
 8002fba:	63b9      	str	r1, [r7, #56]	; 0x38
 8002fbc:	4649      	mov	r1, r9
 8002fbe:	eb63 0301 	sbc.w	r3, r3, r1
 8002fc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fc4:	f04f 0200 	mov.w	r2, #0
 8002fc8:	f04f 0300 	mov.w	r3, #0
 8002fcc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002fd0:	4649      	mov	r1, r9
 8002fd2:	00cb      	lsls	r3, r1, #3
 8002fd4:	4641      	mov	r1, r8
 8002fd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002fda:	4641      	mov	r1, r8
 8002fdc:	00ca      	lsls	r2, r1, #3
 8002fde:	4610      	mov	r0, r2
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	4622      	mov	r2, r4
 8002fe6:	189b      	adds	r3, r3, r2
 8002fe8:	633b      	str	r3, [r7, #48]	; 0x30
 8002fea:	462b      	mov	r3, r5
 8002fec:	460a      	mov	r2, r1
 8002fee:	eb42 0303 	adc.w	r3, r2, r3
 8002ff2:	637b      	str	r3, [r7, #52]	; 0x34
 8002ff4:	f04f 0200 	mov.w	r2, #0
 8002ff8:	f04f 0300 	mov.w	r3, #0
 8002ffc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003000:	4629      	mov	r1, r5
 8003002:	024b      	lsls	r3, r1, #9
 8003004:	4621      	mov	r1, r4
 8003006:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800300a:	4621      	mov	r1, r4
 800300c:	024a      	lsls	r2, r1, #9
 800300e:	4610      	mov	r0, r2
 8003010:	4619      	mov	r1, r3
 8003012:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003016:	2200      	movs	r2, #0
 8003018:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800301c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003020:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003024:	f7fd f954 	bl	80002d0 <__aeabi_uldivmod>
 8003028:	4602      	mov	r2, r0
 800302a:	460b      	mov	r3, r1
 800302c:	4613      	mov	r3, r2
 800302e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003032:	e067      	b.n	8003104 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003034:	4b75      	ldr	r3, [pc, #468]	; (800320c <HAL_RCC_GetSysClockFreq+0x354>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	099b      	lsrs	r3, r3, #6
 800303a:	2200      	movs	r2, #0
 800303c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003040:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003044:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003048:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800304c:	67bb      	str	r3, [r7, #120]	; 0x78
 800304e:	2300      	movs	r3, #0
 8003050:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003052:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003056:	4622      	mov	r2, r4
 8003058:	462b      	mov	r3, r5
 800305a:	f04f 0000 	mov.w	r0, #0
 800305e:	f04f 0100 	mov.w	r1, #0
 8003062:	0159      	lsls	r1, r3, #5
 8003064:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003068:	0150      	lsls	r0, r2, #5
 800306a:	4602      	mov	r2, r0
 800306c:	460b      	mov	r3, r1
 800306e:	4621      	mov	r1, r4
 8003070:	1a51      	subs	r1, r2, r1
 8003072:	62b9      	str	r1, [r7, #40]	; 0x28
 8003074:	4629      	mov	r1, r5
 8003076:	eb63 0301 	sbc.w	r3, r3, r1
 800307a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800307c:	f04f 0200 	mov.w	r2, #0
 8003080:	f04f 0300 	mov.w	r3, #0
 8003084:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003088:	4649      	mov	r1, r9
 800308a:	018b      	lsls	r3, r1, #6
 800308c:	4641      	mov	r1, r8
 800308e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003092:	4641      	mov	r1, r8
 8003094:	018a      	lsls	r2, r1, #6
 8003096:	4641      	mov	r1, r8
 8003098:	ebb2 0a01 	subs.w	sl, r2, r1
 800309c:	4649      	mov	r1, r9
 800309e:	eb63 0b01 	sbc.w	fp, r3, r1
 80030a2:	f04f 0200 	mov.w	r2, #0
 80030a6:	f04f 0300 	mov.w	r3, #0
 80030aa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030ae:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030b6:	4692      	mov	sl, r2
 80030b8:	469b      	mov	fp, r3
 80030ba:	4623      	mov	r3, r4
 80030bc:	eb1a 0303 	adds.w	r3, sl, r3
 80030c0:	623b      	str	r3, [r7, #32]
 80030c2:	462b      	mov	r3, r5
 80030c4:	eb4b 0303 	adc.w	r3, fp, r3
 80030c8:	627b      	str	r3, [r7, #36]	; 0x24
 80030ca:	f04f 0200 	mov.w	r2, #0
 80030ce:	f04f 0300 	mov.w	r3, #0
 80030d2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80030d6:	4629      	mov	r1, r5
 80030d8:	028b      	lsls	r3, r1, #10
 80030da:	4621      	mov	r1, r4
 80030dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80030e0:	4621      	mov	r1, r4
 80030e2:	028a      	lsls	r2, r1, #10
 80030e4:	4610      	mov	r0, r2
 80030e6:	4619      	mov	r1, r3
 80030e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80030ec:	2200      	movs	r2, #0
 80030ee:	673b      	str	r3, [r7, #112]	; 0x70
 80030f0:	677a      	str	r2, [r7, #116]	; 0x74
 80030f2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80030f6:	f7fd f8eb 	bl	80002d0 <__aeabi_uldivmod>
 80030fa:	4602      	mov	r2, r0
 80030fc:	460b      	mov	r3, r1
 80030fe:	4613      	mov	r3, r2
 8003100:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003104:	4b41      	ldr	r3, [pc, #260]	; (800320c <HAL_RCC_GetSysClockFreq+0x354>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	0c1b      	lsrs	r3, r3, #16
 800310a:	f003 0303 	and.w	r3, r3, #3
 800310e:	3301      	adds	r3, #1
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003116:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800311a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800311e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003122:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003126:	e0eb      	b.n	8003300 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003128:	4b38      	ldr	r3, [pc, #224]	; (800320c <HAL_RCC_GetSysClockFreq+0x354>)
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003130:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003134:	4b35      	ldr	r3, [pc, #212]	; (800320c <HAL_RCC_GetSysClockFreq+0x354>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d06b      	beq.n	8003218 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003140:	4b32      	ldr	r3, [pc, #200]	; (800320c <HAL_RCC_GetSysClockFreq+0x354>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	099b      	lsrs	r3, r3, #6
 8003146:	2200      	movs	r2, #0
 8003148:	66bb      	str	r3, [r7, #104]	; 0x68
 800314a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800314c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800314e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003152:	663b      	str	r3, [r7, #96]	; 0x60
 8003154:	2300      	movs	r3, #0
 8003156:	667b      	str	r3, [r7, #100]	; 0x64
 8003158:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800315c:	4622      	mov	r2, r4
 800315e:	462b      	mov	r3, r5
 8003160:	f04f 0000 	mov.w	r0, #0
 8003164:	f04f 0100 	mov.w	r1, #0
 8003168:	0159      	lsls	r1, r3, #5
 800316a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800316e:	0150      	lsls	r0, r2, #5
 8003170:	4602      	mov	r2, r0
 8003172:	460b      	mov	r3, r1
 8003174:	4621      	mov	r1, r4
 8003176:	1a51      	subs	r1, r2, r1
 8003178:	61b9      	str	r1, [r7, #24]
 800317a:	4629      	mov	r1, r5
 800317c:	eb63 0301 	sbc.w	r3, r3, r1
 8003180:	61fb      	str	r3, [r7, #28]
 8003182:	f04f 0200 	mov.w	r2, #0
 8003186:	f04f 0300 	mov.w	r3, #0
 800318a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800318e:	4659      	mov	r1, fp
 8003190:	018b      	lsls	r3, r1, #6
 8003192:	4651      	mov	r1, sl
 8003194:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003198:	4651      	mov	r1, sl
 800319a:	018a      	lsls	r2, r1, #6
 800319c:	4651      	mov	r1, sl
 800319e:	ebb2 0801 	subs.w	r8, r2, r1
 80031a2:	4659      	mov	r1, fp
 80031a4:	eb63 0901 	sbc.w	r9, r3, r1
 80031a8:	f04f 0200 	mov.w	r2, #0
 80031ac:	f04f 0300 	mov.w	r3, #0
 80031b0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031b4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031b8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80031bc:	4690      	mov	r8, r2
 80031be:	4699      	mov	r9, r3
 80031c0:	4623      	mov	r3, r4
 80031c2:	eb18 0303 	adds.w	r3, r8, r3
 80031c6:	613b      	str	r3, [r7, #16]
 80031c8:	462b      	mov	r3, r5
 80031ca:	eb49 0303 	adc.w	r3, r9, r3
 80031ce:	617b      	str	r3, [r7, #20]
 80031d0:	f04f 0200 	mov.w	r2, #0
 80031d4:	f04f 0300 	mov.w	r3, #0
 80031d8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80031dc:	4629      	mov	r1, r5
 80031de:	024b      	lsls	r3, r1, #9
 80031e0:	4621      	mov	r1, r4
 80031e2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80031e6:	4621      	mov	r1, r4
 80031e8:	024a      	lsls	r2, r1, #9
 80031ea:	4610      	mov	r0, r2
 80031ec:	4619      	mov	r1, r3
 80031ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80031f2:	2200      	movs	r2, #0
 80031f4:	65bb      	str	r3, [r7, #88]	; 0x58
 80031f6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80031f8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80031fc:	f7fd f868 	bl	80002d0 <__aeabi_uldivmod>
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	4613      	mov	r3, r2
 8003206:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800320a:	e065      	b.n	80032d8 <HAL_RCC_GetSysClockFreq+0x420>
 800320c:	40023800 	.word	0x40023800
 8003210:	00f42400 	.word	0x00f42400
 8003214:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003218:	4b3d      	ldr	r3, [pc, #244]	; (8003310 <HAL_RCC_GetSysClockFreq+0x458>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	099b      	lsrs	r3, r3, #6
 800321e:	2200      	movs	r2, #0
 8003220:	4618      	mov	r0, r3
 8003222:	4611      	mov	r1, r2
 8003224:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003228:	653b      	str	r3, [r7, #80]	; 0x50
 800322a:	2300      	movs	r3, #0
 800322c:	657b      	str	r3, [r7, #84]	; 0x54
 800322e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003232:	4642      	mov	r2, r8
 8003234:	464b      	mov	r3, r9
 8003236:	f04f 0000 	mov.w	r0, #0
 800323a:	f04f 0100 	mov.w	r1, #0
 800323e:	0159      	lsls	r1, r3, #5
 8003240:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003244:	0150      	lsls	r0, r2, #5
 8003246:	4602      	mov	r2, r0
 8003248:	460b      	mov	r3, r1
 800324a:	4641      	mov	r1, r8
 800324c:	1a51      	subs	r1, r2, r1
 800324e:	60b9      	str	r1, [r7, #8]
 8003250:	4649      	mov	r1, r9
 8003252:	eb63 0301 	sbc.w	r3, r3, r1
 8003256:	60fb      	str	r3, [r7, #12]
 8003258:	f04f 0200 	mov.w	r2, #0
 800325c:	f04f 0300 	mov.w	r3, #0
 8003260:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003264:	4659      	mov	r1, fp
 8003266:	018b      	lsls	r3, r1, #6
 8003268:	4651      	mov	r1, sl
 800326a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800326e:	4651      	mov	r1, sl
 8003270:	018a      	lsls	r2, r1, #6
 8003272:	4651      	mov	r1, sl
 8003274:	1a54      	subs	r4, r2, r1
 8003276:	4659      	mov	r1, fp
 8003278:	eb63 0501 	sbc.w	r5, r3, r1
 800327c:	f04f 0200 	mov.w	r2, #0
 8003280:	f04f 0300 	mov.w	r3, #0
 8003284:	00eb      	lsls	r3, r5, #3
 8003286:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800328a:	00e2      	lsls	r2, r4, #3
 800328c:	4614      	mov	r4, r2
 800328e:	461d      	mov	r5, r3
 8003290:	4643      	mov	r3, r8
 8003292:	18e3      	adds	r3, r4, r3
 8003294:	603b      	str	r3, [r7, #0]
 8003296:	464b      	mov	r3, r9
 8003298:	eb45 0303 	adc.w	r3, r5, r3
 800329c:	607b      	str	r3, [r7, #4]
 800329e:	f04f 0200 	mov.w	r2, #0
 80032a2:	f04f 0300 	mov.w	r3, #0
 80032a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032aa:	4629      	mov	r1, r5
 80032ac:	028b      	lsls	r3, r1, #10
 80032ae:	4621      	mov	r1, r4
 80032b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032b4:	4621      	mov	r1, r4
 80032b6:	028a      	lsls	r2, r1, #10
 80032b8:	4610      	mov	r0, r2
 80032ba:	4619      	mov	r1, r3
 80032bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80032c0:	2200      	movs	r2, #0
 80032c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80032c4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80032c6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80032ca:	f7fd f801 	bl	80002d0 <__aeabi_uldivmod>
 80032ce:	4602      	mov	r2, r0
 80032d0:	460b      	mov	r3, r1
 80032d2:	4613      	mov	r3, r2
 80032d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80032d8:	4b0d      	ldr	r3, [pc, #52]	; (8003310 <HAL_RCC_GetSysClockFreq+0x458>)
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	0f1b      	lsrs	r3, r3, #28
 80032de:	f003 0307 	and.w	r3, r3, #7
 80032e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80032e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80032ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80032ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80032f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80032f6:	e003      	b.n	8003300 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80032f8:	4b06      	ldr	r3, [pc, #24]	; (8003314 <HAL_RCC_GetSysClockFreq+0x45c>)
 80032fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80032fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003300:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003304:	4618      	mov	r0, r3
 8003306:	37b8      	adds	r7, #184	; 0xb8
 8003308:	46bd      	mov	sp, r7
 800330a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800330e:	bf00      	nop
 8003310:	40023800 	.word	0x40023800
 8003314:	00f42400 	.word	0x00f42400

08003318 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b086      	sub	sp, #24
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d101      	bne.n	800332a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e28d      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b00      	cmp	r3, #0
 8003334:	f000 8083 	beq.w	800343e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003338:	4b94      	ldr	r3, [pc, #592]	; (800358c <HAL_RCC_OscConfig+0x274>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f003 030c 	and.w	r3, r3, #12
 8003340:	2b04      	cmp	r3, #4
 8003342:	d019      	beq.n	8003378 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003344:	4b91      	ldr	r3, [pc, #580]	; (800358c <HAL_RCC_OscConfig+0x274>)
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800334c:	2b08      	cmp	r3, #8
 800334e:	d106      	bne.n	800335e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003350:	4b8e      	ldr	r3, [pc, #568]	; (800358c <HAL_RCC_OscConfig+0x274>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003358:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800335c:	d00c      	beq.n	8003378 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800335e:	4b8b      	ldr	r3, [pc, #556]	; (800358c <HAL_RCC_OscConfig+0x274>)
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003366:	2b0c      	cmp	r3, #12
 8003368:	d112      	bne.n	8003390 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800336a:	4b88      	ldr	r3, [pc, #544]	; (800358c <HAL_RCC_OscConfig+0x274>)
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003372:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003376:	d10b      	bne.n	8003390 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003378:	4b84      	ldr	r3, [pc, #528]	; (800358c <HAL_RCC_OscConfig+0x274>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d05b      	beq.n	800343c <HAL_RCC_OscConfig+0x124>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d157      	bne.n	800343c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e25a      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003398:	d106      	bne.n	80033a8 <HAL_RCC_OscConfig+0x90>
 800339a:	4b7c      	ldr	r3, [pc, #496]	; (800358c <HAL_RCC_OscConfig+0x274>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a7b      	ldr	r2, [pc, #492]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80033a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033a4:	6013      	str	r3, [r2, #0]
 80033a6:	e01d      	b.n	80033e4 <HAL_RCC_OscConfig+0xcc>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80033b0:	d10c      	bne.n	80033cc <HAL_RCC_OscConfig+0xb4>
 80033b2:	4b76      	ldr	r3, [pc, #472]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a75      	ldr	r2, [pc, #468]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80033b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033bc:	6013      	str	r3, [r2, #0]
 80033be:	4b73      	ldr	r3, [pc, #460]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a72      	ldr	r2, [pc, #456]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80033c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033c8:	6013      	str	r3, [r2, #0]
 80033ca:	e00b      	b.n	80033e4 <HAL_RCC_OscConfig+0xcc>
 80033cc:	4b6f      	ldr	r3, [pc, #444]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a6e      	ldr	r2, [pc, #440]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80033d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033d6:	6013      	str	r3, [r2, #0]
 80033d8:	4b6c      	ldr	r3, [pc, #432]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a6b      	ldr	r2, [pc, #428]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80033de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d013      	beq.n	8003414 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ec:	f7fe f85a 	bl	80014a4 <HAL_GetTick>
 80033f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033f2:	e008      	b.n	8003406 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033f4:	f7fe f856 	bl	80014a4 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b64      	cmp	r3, #100	; 0x64
 8003400:	d901      	bls.n	8003406 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e21f      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003406:	4b61      	ldr	r3, [pc, #388]	; (800358c <HAL_RCC_OscConfig+0x274>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d0f0      	beq.n	80033f4 <HAL_RCC_OscConfig+0xdc>
 8003412:	e014      	b.n	800343e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003414:	f7fe f846 	bl	80014a4 <HAL_GetTick>
 8003418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800341a:	e008      	b.n	800342e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800341c:	f7fe f842 	bl	80014a4 <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b64      	cmp	r3, #100	; 0x64
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e20b      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800342e:	4b57      	ldr	r3, [pc, #348]	; (800358c <HAL_RCC_OscConfig+0x274>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d1f0      	bne.n	800341c <HAL_RCC_OscConfig+0x104>
 800343a:	e000      	b.n	800343e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800343c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d06f      	beq.n	800352a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800344a:	4b50      	ldr	r3, [pc, #320]	; (800358c <HAL_RCC_OscConfig+0x274>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f003 030c 	and.w	r3, r3, #12
 8003452:	2b00      	cmp	r3, #0
 8003454:	d017      	beq.n	8003486 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003456:	4b4d      	ldr	r3, [pc, #308]	; (800358c <HAL_RCC_OscConfig+0x274>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800345e:	2b08      	cmp	r3, #8
 8003460:	d105      	bne.n	800346e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003462:	4b4a      	ldr	r3, [pc, #296]	; (800358c <HAL_RCC_OscConfig+0x274>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00b      	beq.n	8003486 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800346e:	4b47      	ldr	r3, [pc, #284]	; (800358c <HAL_RCC_OscConfig+0x274>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003476:	2b0c      	cmp	r3, #12
 8003478:	d11c      	bne.n	80034b4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800347a:	4b44      	ldr	r3, [pc, #272]	; (800358c <HAL_RCC_OscConfig+0x274>)
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d116      	bne.n	80034b4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003486:	4b41      	ldr	r3, [pc, #260]	; (800358c <HAL_RCC_OscConfig+0x274>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d005      	beq.n	800349e <HAL_RCC_OscConfig+0x186>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d001      	beq.n	800349e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e1d3      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800349e:	4b3b      	ldr	r3, [pc, #236]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	00db      	lsls	r3, r3, #3
 80034ac:	4937      	ldr	r1, [pc, #220]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034b2:	e03a      	b.n	800352a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d020      	beq.n	80034fe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034bc:	4b34      	ldr	r3, [pc, #208]	; (8003590 <HAL_RCC_OscConfig+0x278>)
 80034be:	2201      	movs	r2, #1
 80034c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c2:	f7fd ffef 	bl	80014a4 <HAL_GetTick>
 80034c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034c8:	e008      	b.n	80034dc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034ca:	f7fd ffeb 	bl	80014a4 <HAL_GetTick>
 80034ce:	4602      	mov	r2, r0
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e1b4      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034dc:	4b2b      	ldr	r3, [pc, #172]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0302 	and.w	r3, r3, #2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d0f0      	beq.n	80034ca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034e8:	4b28      	ldr	r3, [pc, #160]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	00db      	lsls	r3, r3, #3
 80034f6:	4925      	ldr	r1, [pc, #148]	; (800358c <HAL_RCC_OscConfig+0x274>)
 80034f8:	4313      	orrs	r3, r2
 80034fa:	600b      	str	r3, [r1, #0]
 80034fc:	e015      	b.n	800352a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034fe:	4b24      	ldr	r3, [pc, #144]	; (8003590 <HAL_RCC_OscConfig+0x278>)
 8003500:	2200      	movs	r2, #0
 8003502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003504:	f7fd ffce 	bl	80014a4 <HAL_GetTick>
 8003508:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800350a:	e008      	b.n	800351e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800350c:	f7fd ffca 	bl	80014a4 <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	2b02      	cmp	r3, #2
 8003518:	d901      	bls.n	800351e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e193      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800351e:	4b1b      	ldr	r3, [pc, #108]	; (800358c <HAL_RCC_OscConfig+0x274>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d1f0      	bne.n	800350c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0308 	and.w	r3, r3, #8
 8003532:	2b00      	cmp	r3, #0
 8003534:	d036      	beq.n	80035a4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d016      	beq.n	800356c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800353e:	4b15      	ldr	r3, [pc, #84]	; (8003594 <HAL_RCC_OscConfig+0x27c>)
 8003540:	2201      	movs	r2, #1
 8003542:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003544:	f7fd ffae 	bl	80014a4 <HAL_GetTick>
 8003548:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800354a:	e008      	b.n	800355e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800354c:	f7fd ffaa 	bl	80014a4 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	2b02      	cmp	r3, #2
 8003558:	d901      	bls.n	800355e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e173      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800355e:	4b0b      	ldr	r3, [pc, #44]	; (800358c <HAL_RCC_OscConfig+0x274>)
 8003560:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003562:	f003 0302 	and.w	r3, r3, #2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d0f0      	beq.n	800354c <HAL_RCC_OscConfig+0x234>
 800356a:	e01b      	b.n	80035a4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800356c:	4b09      	ldr	r3, [pc, #36]	; (8003594 <HAL_RCC_OscConfig+0x27c>)
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003572:	f7fd ff97 	bl	80014a4 <HAL_GetTick>
 8003576:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003578:	e00e      	b.n	8003598 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800357a:	f7fd ff93 	bl	80014a4 <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b02      	cmp	r3, #2
 8003586:	d907      	bls.n	8003598 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e15c      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
 800358c:	40023800 	.word	0x40023800
 8003590:	42470000 	.word	0x42470000
 8003594:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003598:	4b8a      	ldr	r3, [pc, #552]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 800359a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800359c:	f003 0302 	and.w	r3, r3, #2
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d1ea      	bne.n	800357a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0304 	and.w	r3, r3, #4
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f000 8097 	beq.w	80036e0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035b2:	2300      	movs	r3, #0
 80035b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035b6:	4b83      	ldr	r3, [pc, #524]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 80035b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d10f      	bne.n	80035e2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035c2:	2300      	movs	r3, #0
 80035c4:	60bb      	str	r3, [r7, #8]
 80035c6:	4b7f      	ldr	r3, [pc, #508]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 80035c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ca:	4a7e      	ldr	r2, [pc, #504]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 80035cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035d0:	6413      	str	r3, [r2, #64]	; 0x40
 80035d2:	4b7c      	ldr	r3, [pc, #496]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 80035d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035da:	60bb      	str	r3, [r7, #8]
 80035dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035de:	2301      	movs	r3, #1
 80035e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035e2:	4b79      	ldr	r3, [pc, #484]	; (80037c8 <HAL_RCC_OscConfig+0x4b0>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d118      	bne.n	8003620 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035ee:	4b76      	ldr	r3, [pc, #472]	; (80037c8 <HAL_RCC_OscConfig+0x4b0>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a75      	ldr	r2, [pc, #468]	; (80037c8 <HAL_RCC_OscConfig+0x4b0>)
 80035f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035fa:	f7fd ff53 	bl	80014a4 <HAL_GetTick>
 80035fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003600:	e008      	b.n	8003614 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003602:	f7fd ff4f 	bl	80014a4 <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	2b02      	cmp	r3, #2
 800360e:	d901      	bls.n	8003614 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003610:	2303      	movs	r3, #3
 8003612:	e118      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003614:	4b6c      	ldr	r3, [pc, #432]	; (80037c8 <HAL_RCC_OscConfig+0x4b0>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800361c:	2b00      	cmp	r3, #0
 800361e:	d0f0      	beq.n	8003602 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	2b01      	cmp	r3, #1
 8003626:	d106      	bne.n	8003636 <HAL_RCC_OscConfig+0x31e>
 8003628:	4b66      	ldr	r3, [pc, #408]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 800362a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800362c:	4a65      	ldr	r2, [pc, #404]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 800362e:	f043 0301 	orr.w	r3, r3, #1
 8003632:	6713      	str	r3, [r2, #112]	; 0x70
 8003634:	e01c      	b.n	8003670 <HAL_RCC_OscConfig+0x358>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	2b05      	cmp	r3, #5
 800363c:	d10c      	bne.n	8003658 <HAL_RCC_OscConfig+0x340>
 800363e:	4b61      	ldr	r3, [pc, #388]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 8003640:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003642:	4a60      	ldr	r2, [pc, #384]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 8003644:	f043 0304 	orr.w	r3, r3, #4
 8003648:	6713      	str	r3, [r2, #112]	; 0x70
 800364a:	4b5e      	ldr	r3, [pc, #376]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 800364c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800364e:	4a5d      	ldr	r2, [pc, #372]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 8003650:	f043 0301 	orr.w	r3, r3, #1
 8003654:	6713      	str	r3, [r2, #112]	; 0x70
 8003656:	e00b      	b.n	8003670 <HAL_RCC_OscConfig+0x358>
 8003658:	4b5a      	ldr	r3, [pc, #360]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 800365a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800365c:	4a59      	ldr	r2, [pc, #356]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 800365e:	f023 0301 	bic.w	r3, r3, #1
 8003662:	6713      	str	r3, [r2, #112]	; 0x70
 8003664:	4b57      	ldr	r3, [pc, #348]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 8003666:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003668:	4a56      	ldr	r2, [pc, #344]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 800366a:	f023 0304 	bic.w	r3, r3, #4
 800366e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d015      	beq.n	80036a4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003678:	f7fd ff14 	bl	80014a4 <HAL_GetTick>
 800367c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800367e:	e00a      	b.n	8003696 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003680:	f7fd ff10 	bl	80014a4 <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	f241 3288 	movw	r2, #5000	; 0x1388
 800368e:	4293      	cmp	r3, r2
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e0d7      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003696:	4b4b      	ldr	r3, [pc, #300]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 8003698:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800369a:	f003 0302 	and.w	r3, r3, #2
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d0ee      	beq.n	8003680 <HAL_RCC_OscConfig+0x368>
 80036a2:	e014      	b.n	80036ce <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036a4:	f7fd fefe 	bl	80014a4 <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036aa:	e00a      	b.n	80036c2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036ac:	f7fd fefa 	bl	80014a4 <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d901      	bls.n	80036c2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e0c1      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036c2:	4b40      	ldr	r3, [pc, #256]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 80036c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1ee      	bne.n	80036ac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036ce:	7dfb      	ldrb	r3, [r7, #23]
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d105      	bne.n	80036e0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036d4:	4b3b      	ldr	r3, [pc, #236]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 80036d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d8:	4a3a      	ldr	r2, [pc, #232]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 80036da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036de:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 80ad 	beq.w	8003844 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036ea:	4b36      	ldr	r3, [pc, #216]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f003 030c 	and.w	r3, r3, #12
 80036f2:	2b08      	cmp	r3, #8
 80036f4:	d060      	beq.n	80037b8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d145      	bne.n	800378a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036fe:	4b33      	ldr	r3, [pc, #204]	; (80037cc <HAL_RCC_OscConfig+0x4b4>)
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003704:	f7fd fece 	bl	80014a4 <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800370c:	f7fd feca 	bl	80014a4 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e093      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800371e:	4b29      	ldr	r3, [pc, #164]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d1f0      	bne.n	800370c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	69da      	ldr	r2, [r3, #28]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a1b      	ldr	r3, [r3, #32]
 8003732:	431a      	orrs	r2, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003738:	019b      	lsls	r3, r3, #6
 800373a:	431a      	orrs	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003740:	085b      	lsrs	r3, r3, #1
 8003742:	3b01      	subs	r3, #1
 8003744:	041b      	lsls	r3, r3, #16
 8003746:	431a      	orrs	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800374c:	061b      	lsls	r3, r3, #24
 800374e:	431a      	orrs	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003754:	071b      	lsls	r3, r3, #28
 8003756:	491b      	ldr	r1, [pc, #108]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 8003758:	4313      	orrs	r3, r2
 800375a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800375c:	4b1b      	ldr	r3, [pc, #108]	; (80037cc <HAL_RCC_OscConfig+0x4b4>)
 800375e:	2201      	movs	r2, #1
 8003760:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003762:	f7fd fe9f 	bl	80014a4 <HAL_GetTick>
 8003766:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003768:	e008      	b.n	800377c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800376a:	f7fd fe9b 	bl	80014a4 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	2b02      	cmp	r3, #2
 8003776:	d901      	bls.n	800377c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e064      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800377c:	4b11      	ldr	r3, [pc, #68]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d0f0      	beq.n	800376a <HAL_RCC_OscConfig+0x452>
 8003788:	e05c      	b.n	8003844 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800378a:	4b10      	ldr	r3, [pc, #64]	; (80037cc <HAL_RCC_OscConfig+0x4b4>)
 800378c:	2200      	movs	r2, #0
 800378e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003790:	f7fd fe88 	bl	80014a4 <HAL_GetTick>
 8003794:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003796:	e008      	b.n	80037aa <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003798:	f7fd fe84 	bl	80014a4 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e04d      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037aa:	4b06      	ldr	r3, [pc, #24]	; (80037c4 <HAL_RCC_OscConfig+0x4ac>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d1f0      	bne.n	8003798 <HAL_RCC_OscConfig+0x480>
 80037b6:	e045      	b.n	8003844 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	699b      	ldr	r3, [r3, #24]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d107      	bne.n	80037d0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e040      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
 80037c4:	40023800 	.word	0x40023800
 80037c8:	40007000 	.word	0x40007000
 80037cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80037d0:	4b1f      	ldr	r3, [pc, #124]	; (8003850 <HAL_RCC_OscConfig+0x538>)
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d030      	beq.n	8003840 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d129      	bne.n	8003840 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d122      	bne.n	8003840 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037fa:	68fa      	ldr	r2, [r7, #12]
 80037fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003800:	4013      	ands	r3, r2
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003806:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003808:	4293      	cmp	r3, r2
 800380a:	d119      	bne.n	8003840 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003816:	085b      	lsrs	r3, r3, #1
 8003818:	3b01      	subs	r3, #1
 800381a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800381c:	429a      	cmp	r2, r3
 800381e:	d10f      	bne.n	8003840 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800382a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800382c:	429a      	cmp	r2, r3
 800382e:	d107      	bne.n	8003840 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800383c:	429a      	cmp	r2, r3
 800383e:	d001      	beq.n	8003844 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e000      	b.n	8003846 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3718      	adds	r7, #24
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	40023800 	.word	0x40023800

08003854 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d101      	bne.n	8003866 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e03f      	b.n	80038e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d106      	bne.n	8003880 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f7fd fcdc 	bl	8001238 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2224      	movs	r2, #36	; 0x24
 8003884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	68da      	ldr	r2, [r3, #12]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003896:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f000 fddf 	bl	800445c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	691a      	ldr	r2, [r3, #16]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	695a      	ldr	r2, [r3, #20]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	68da      	ldr	r2, [r3, #12]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2220      	movs	r2, #32
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2220      	movs	r2, #32
 80038e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3708      	adds	r7, #8
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}

080038ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	b08a      	sub	sp, #40	; 0x28
 80038f2:	af02      	add	r7, sp, #8
 80038f4:	60f8      	str	r0, [r7, #12]
 80038f6:	60b9      	str	r1, [r7, #8]
 80038f8:	603b      	str	r3, [r7, #0]
 80038fa:	4613      	mov	r3, r2
 80038fc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80038fe:	2300      	movs	r3, #0
 8003900:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b20      	cmp	r3, #32
 800390c:	d17c      	bne.n	8003a08 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d002      	beq.n	800391a <HAL_UART_Transmit+0x2c>
 8003914:	88fb      	ldrh	r3, [r7, #6]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d101      	bne.n	800391e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e075      	b.n	8003a0a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003924:	2b01      	cmp	r3, #1
 8003926:	d101      	bne.n	800392c <HAL_UART_Transmit+0x3e>
 8003928:	2302      	movs	r3, #2
 800392a:	e06e      	b.n	8003a0a <HAL_UART_Transmit+0x11c>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2221      	movs	r2, #33	; 0x21
 800393e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003942:	f7fd fdaf 	bl	80014a4 <HAL_GetTick>
 8003946:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	88fa      	ldrh	r2, [r7, #6]
 800394c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	88fa      	ldrh	r2, [r7, #6]
 8003952:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800395c:	d108      	bne.n	8003970 <HAL_UART_Transmit+0x82>
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d104      	bne.n	8003970 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003966:	2300      	movs	r3, #0
 8003968:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	61bb      	str	r3, [r7, #24]
 800396e:	e003      	b.n	8003978 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003974:	2300      	movs	r3, #0
 8003976:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003980:	e02a      	b.n	80039d8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	9300      	str	r3, [sp, #0]
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	2200      	movs	r2, #0
 800398a:	2180      	movs	r1, #128	; 0x80
 800398c:	68f8      	ldr	r0, [r7, #12]
 800398e:	f000 fb1f 	bl	8003fd0 <UART_WaitOnFlagUntilTimeout>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	e036      	b.n	8003a0a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10b      	bne.n	80039ba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	881b      	ldrh	r3, [r3, #0]
 80039a6:	461a      	mov	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	3302      	adds	r3, #2
 80039b6:	61bb      	str	r3, [r7, #24]
 80039b8:	e007      	b.n	80039ca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	781a      	ldrb	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	3301      	adds	r3, #1
 80039c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	3b01      	subs	r3, #1
 80039d2:	b29a      	uxth	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039dc:	b29b      	uxth	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1cf      	bne.n	8003982 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	9300      	str	r3, [sp, #0]
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	2200      	movs	r2, #0
 80039ea:	2140      	movs	r1, #64	; 0x40
 80039ec:	68f8      	ldr	r0, [r7, #12]
 80039ee:	f000 faef 	bl	8003fd0 <UART_WaitOnFlagUntilTimeout>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d001      	beq.n	80039fc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e006      	b.n	8003a0a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2220      	movs	r2, #32
 8003a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003a04:	2300      	movs	r3, #0
 8003a06:	e000      	b.n	8003a0a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003a08:	2302      	movs	r3, #2
  }
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3720      	adds	r7, #32
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b084      	sub	sp, #16
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	60f8      	str	r0, [r7, #12]
 8003a1a:	60b9      	str	r1, [r7, #8]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	2b20      	cmp	r3, #32
 8003a2a:	d11d      	bne.n	8003a68 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d002      	beq.n	8003a38 <HAL_UART_Receive_IT+0x26>
 8003a32:	88fb      	ldrh	r3, [r7, #6]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d101      	bne.n	8003a3c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e016      	b.n	8003a6a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d101      	bne.n	8003a4a <HAL_UART_Receive_IT+0x38>
 8003a46:	2302      	movs	r3, #2
 8003a48:	e00f      	b.n	8003a6a <HAL_UART_Receive_IT+0x58>
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003a58:	88fb      	ldrh	r3, [r7, #6]
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	68b9      	ldr	r1, [r7, #8]
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 fb24 	bl	80040ac <UART_Start_Receive_IT>
 8003a64:	4603      	mov	r3, r0
 8003a66:	e000      	b.n	8003a6a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003a68:	2302      	movs	r3, #2
  }
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
	...

08003a74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b0ba      	sub	sp, #232	; 0xe8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003aaa:	f003 030f 	and.w	r3, r3, #15
 8003aae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003ab2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d10f      	bne.n	8003ada <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003aba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003abe:	f003 0320 	and.w	r3, r3, #32
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d009      	beq.n	8003ada <HAL_UART_IRQHandler+0x66>
 8003ac6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003aca:	f003 0320 	and.w	r3, r3, #32
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d003      	beq.n	8003ada <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 fc07 	bl	80042e6 <UART_Receive_IT>
      return;
 8003ad8:	e256      	b.n	8003f88 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003ada:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f000 80de 	beq.w	8003ca0 <HAL_UART_IRQHandler+0x22c>
 8003ae4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ae8:	f003 0301 	and.w	r3, r3, #1
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d106      	bne.n	8003afe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003af4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f000 80d1 	beq.w	8003ca0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d00b      	beq.n	8003b22 <HAL_UART_IRQHandler+0xae>
 8003b0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d005      	beq.n	8003b22 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1a:	f043 0201 	orr.w	r2, r3, #1
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b26:	f003 0304 	and.w	r3, r3, #4
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00b      	beq.n	8003b46 <HAL_UART_IRQHandler+0xd2>
 8003b2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d005      	beq.n	8003b46 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	f043 0202 	orr.w	r2, r3, #2
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d00b      	beq.n	8003b6a <HAL_UART_IRQHandler+0xf6>
 8003b52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d005      	beq.n	8003b6a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b62:	f043 0204 	orr.w	r2, r3, #4
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b6e:	f003 0308 	and.w	r3, r3, #8
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d011      	beq.n	8003b9a <HAL_UART_IRQHandler+0x126>
 8003b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b7a:	f003 0320 	and.w	r3, r3, #32
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d105      	bne.n	8003b8e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003b82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d005      	beq.n	8003b9a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b92:	f043 0208 	orr.w	r2, r3, #8
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	f000 81ed 	beq.w	8003f7e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ba8:	f003 0320 	and.w	r3, r3, #32
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d008      	beq.n	8003bc2 <HAL_UART_IRQHandler+0x14e>
 8003bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bb4:	f003 0320 	and.w	r3, r3, #32
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d002      	beq.n	8003bc2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 fb92 	bl	80042e6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	695b      	ldr	r3, [r3, #20]
 8003bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bcc:	2b40      	cmp	r3, #64	; 0x40
 8003bce:	bf0c      	ite	eq
 8003bd0:	2301      	moveq	r3, #1
 8003bd2:	2300      	movne	r3, #0
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bde:	f003 0308 	and.w	r3, r3, #8
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d103      	bne.n	8003bee <HAL_UART_IRQHandler+0x17a>
 8003be6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d04f      	beq.n	8003c8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 fa9a 	bl	8004128 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	695b      	ldr	r3, [r3, #20]
 8003bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bfe:	2b40      	cmp	r3, #64	; 0x40
 8003c00:	d141      	bne.n	8003c86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	3314      	adds	r3, #20
 8003c08:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003c10:	e853 3f00 	ldrex	r3, [r3]
 8003c14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003c18:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003c1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	3314      	adds	r3, #20
 8003c2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003c2e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003c32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003c3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003c3e:	e841 2300 	strex	r3, r2, [r1]
 8003c42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003c46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1d9      	bne.n	8003c02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d013      	beq.n	8003c7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c5a:	4a7d      	ldr	r2, [pc, #500]	; (8003e50 <HAL_UART_IRQHandler+0x3dc>)
 8003c5c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7fd fea7 	bl	80019b6 <HAL_DMA_Abort_IT>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d016      	beq.n	8003c9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c78:	4610      	mov	r0, r2
 8003c7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c7c:	e00e      	b.n	8003c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f000 f990 	bl	8003fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c84:	e00a      	b.n	8003c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 f98c 	bl	8003fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c8c:	e006      	b.n	8003c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 f988 	bl	8003fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003c9a:	e170      	b.n	8003f7e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c9c:	bf00      	nop
    return;
 8003c9e:	e16e      	b.n	8003f7e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	f040 814a 	bne.w	8003f3e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003caa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cae:	f003 0310 	and.w	r3, r3, #16
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	f000 8143 	beq.w	8003f3e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cbc:	f003 0310 	and.w	r3, r3, #16
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	f000 813c 	beq.w	8003f3e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	60bb      	str	r3, [r7, #8]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	60bb      	str	r3, [r7, #8]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	60bb      	str	r3, [r7, #8]
 8003cda:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ce6:	2b40      	cmp	r3, #64	; 0x40
 8003ce8:	f040 80b4 	bne.w	8003e54 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003cf8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f000 8140 	beq.w	8003f82 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003d06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	f080 8139 	bcs.w	8003f82 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003d16:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d1c:	69db      	ldr	r3, [r3, #28]
 8003d1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d22:	f000 8088 	beq.w	8003e36 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	330c      	adds	r3, #12
 8003d2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003d34:	e853 3f00 	ldrex	r3, [r3]
 8003d38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003d3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	330c      	adds	r3, #12
 8003d4e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003d52:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003d56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003d5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003d62:	e841 2300 	strex	r3, r2, [r1]
 8003d66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003d6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d1d9      	bne.n	8003d26 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	3314      	adds	r3, #20
 8003d78:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d7c:	e853 3f00 	ldrex	r3, [r3]
 8003d80:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003d82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d84:	f023 0301 	bic.w	r3, r3, #1
 8003d88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	3314      	adds	r3, #20
 8003d92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003d96:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003d9a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d9c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003d9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003da2:	e841 2300 	strex	r3, r2, [r1]
 8003da6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003da8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1e1      	bne.n	8003d72 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	3314      	adds	r3, #20
 8003db4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003db8:	e853 3f00 	ldrex	r3, [r3]
 8003dbc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003dbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003dc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003dc4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	3314      	adds	r3, #20
 8003dce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003dd2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003dd4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003dd8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003dda:	e841 2300 	strex	r3, r2, [r1]
 8003dde:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003de0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1e3      	bne.n	8003dae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2220      	movs	r2, #32
 8003dea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	330c      	adds	r3, #12
 8003dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dfe:	e853 3f00 	ldrex	r3, [r3]
 8003e02:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003e04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e06:	f023 0310 	bic.w	r3, r3, #16
 8003e0a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	330c      	adds	r3, #12
 8003e14:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003e18:	65ba      	str	r2, [r7, #88]	; 0x58
 8003e1a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e1c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003e1e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003e20:	e841 2300 	strex	r3, r2, [r1]
 8003e24:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003e26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d1e3      	bne.n	8003df4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7fd fd50 	bl	80018d6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	4619      	mov	r1, r3
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 f8b6 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e4c:	e099      	b.n	8003f82 <HAL_UART_IRQHandler+0x50e>
 8003e4e:	bf00      	nop
 8003e50:	080041ef 	.word	0x080041ef
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	f000 808b 	beq.w	8003f86 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003e70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	f000 8086 	beq.w	8003f86 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	330c      	adds	r3, #12
 8003e80:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e84:	e853 3f00 	ldrex	r3, [r3]
 8003e88:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003e8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e8c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003e90:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	330c      	adds	r3, #12
 8003e9a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003e9e:	647a      	str	r2, [r7, #68]	; 0x44
 8003ea0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ea2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003ea4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ea6:	e841 2300 	strex	r3, r2, [r1]
 8003eaa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1e3      	bne.n	8003e7a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	3314      	adds	r3, #20
 8003eb8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ebc:	e853 3f00 	ldrex	r3, [r3]
 8003ec0:	623b      	str	r3, [r7, #32]
   return(result);
 8003ec2:	6a3b      	ldr	r3, [r7, #32]
 8003ec4:	f023 0301 	bic.w	r3, r3, #1
 8003ec8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	3314      	adds	r3, #20
 8003ed2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003ed6:	633a      	str	r2, [r7, #48]	; 0x30
 8003ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003edc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ede:	e841 2300 	strex	r3, r2, [r1]
 8003ee2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1e3      	bne.n	8003eb2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2220      	movs	r2, #32
 8003eee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	330c      	adds	r3, #12
 8003efe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	e853 3f00 	ldrex	r3, [r3]
 8003f06:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f023 0310 	bic.w	r3, r3, #16
 8003f0e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	330c      	adds	r3, #12
 8003f18:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003f1c:	61fa      	str	r2, [r7, #28]
 8003f1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f20:	69b9      	ldr	r1, [r7, #24]
 8003f22:	69fa      	ldr	r2, [r7, #28]
 8003f24:	e841 2300 	strex	r3, r2, [r1]
 8003f28:	617b      	str	r3, [r7, #20]
   return(result);
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1e3      	bne.n	8003ef8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f34:	4619      	mov	r1, r3
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f000 f83e 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f3c:	e023      	b.n	8003f86 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d009      	beq.n	8003f5e <HAL_UART_IRQHandler+0x4ea>
 8003f4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d003      	beq.n	8003f5e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f000 f95d 	bl	8004216 <UART_Transmit_IT>
    return;
 8003f5c:	e014      	b.n	8003f88 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00e      	beq.n	8003f88 <HAL_UART_IRQHandler+0x514>
 8003f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d008      	beq.n	8003f88 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 f99d 	bl	80042b6 <UART_EndTransmit_IT>
    return;
 8003f7c:	e004      	b.n	8003f88 <HAL_UART_IRQHandler+0x514>
    return;
 8003f7e:	bf00      	nop
 8003f80:	e002      	b.n	8003f88 <HAL_UART_IRQHandler+0x514>
      return;
 8003f82:	bf00      	nop
 8003f84:	e000      	b.n	8003f88 <HAL_UART_IRQHandler+0x514>
      return;
 8003f86:	bf00      	nop
  }
}
 8003f88:	37e8      	adds	r7, #232	; 0xe8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop

08003f90 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003fc4:	bf00      	nop
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b090      	sub	sp, #64	; 0x40
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	603b      	str	r3, [r7, #0]
 8003fdc:	4613      	mov	r3, r2
 8003fde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fe0:	e050      	b.n	8004084 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fe2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe8:	d04c      	beq.n	8004084 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003fea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d007      	beq.n	8004000 <UART_WaitOnFlagUntilTimeout+0x30>
 8003ff0:	f7fd fa58 	bl	80014a4 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d241      	bcs.n	8004084 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	330c      	adds	r3, #12
 8004006:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800400a:	e853 3f00 	ldrex	r3, [r3]
 800400e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004012:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004016:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	330c      	adds	r3, #12
 800401e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004020:	637a      	str	r2, [r7, #52]	; 0x34
 8004022:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004024:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004026:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004028:	e841 2300 	strex	r3, r2, [r1]
 800402c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800402e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004030:	2b00      	cmp	r3, #0
 8004032:	d1e5      	bne.n	8004000 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	3314      	adds	r3, #20
 800403a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	e853 3f00 	ldrex	r3, [r3]
 8004042:	613b      	str	r3, [r7, #16]
   return(result);
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	f023 0301 	bic.w	r3, r3, #1
 800404a:	63bb      	str	r3, [r7, #56]	; 0x38
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	3314      	adds	r3, #20
 8004052:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004054:	623a      	str	r2, [r7, #32]
 8004056:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004058:	69f9      	ldr	r1, [r7, #28]
 800405a:	6a3a      	ldr	r2, [r7, #32]
 800405c:	e841 2300 	strex	r3, r2, [r1]
 8004060:	61bb      	str	r3, [r7, #24]
   return(result);
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d1e5      	bne.n	8004034 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2220      	movs	r2, #32
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2220      	movs	r2, #32
 8004074:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e00f      	b.n	80040a4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	4013      	ands	r3, r2
 800408e:	68ba      	ldr	r2, [r7, #8]
 8004090:	429a      	cmp	r2, r3
 8004092:	bf0c      	ite	eq
 8004094:	2301      	moveq	r3, #1
 8004096:	2300      	movne	r3, #0
 8004098:	b2db      	uxtb	r3, r3
 800409a:	461a      	mov	r2, r3
 800409c:	79fb      	ldrb	r3, [r7, #7]
 800409e:	429a      	cmp	r2, r3
 80040a0:	d09f      	beq.n	8003fe2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3740      	adds	r7, #64	; 0x40
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}

080040ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b085      	sub	sp, #20
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	60f8      	str	r0, [r7, #12]
 80040b4:	60b9      	str	r1, [r7, #8]
 80040b6:	4613      	mov	r3, r2
 80040b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	68ba      	ldr	r2, [r7, #8]
 80040be:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	88fa      	ldrh	r2, [r7, #6]
 80040c4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	88fa      	ldrh	r2, [r7, #6]
 80040ca:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2200      	movs	r2, #0
 80040d0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2222      	movs	r2, #34	; 0x22
 80040d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d007      	beq.n	80040fa <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68da      	ldr	r2, [r3, #12]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040f8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	695a      	ldr	r2, [r3, #20]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f042 0201 	orr.w	r2, r2, #1
 8004108:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	68da      	ldr	r2, [r3, #12]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f042 0220 	orr.w	r2, r2, #32
 8004118:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800411a:	2300      	movs	r3, #0
}
 800411c:	4618      	mov	r0, r3
 800411e:	3714      	adds	r7, #20
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004128:	b480      	push	{r7}
 800412a:	b095      	sub	sp, #84	; 0x54
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	330c      	adds	r3, #12
 8004136:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004138:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800413a:	e853 3f00 	ldrex	r3, [r3]
 800413e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004142:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004146:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	330c      	adds	r3, #12
 800414e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004150:	643a      	str	r2, [r7, #64]	; 0x40
 8004152:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004154:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004156:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004158:	e841 2300 	strex	r3, r2, [r1]
 800415c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800415e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004160:	2b00      	cmp	r3, #0
 8004162:	d1e5      	bne.n	8004130 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	3314      	adds	r3, #20
 800416a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800416c:	6a3b      	ldr	r3, [r7, #32]
 800416e:	e853 3f00 	ldrex	r3, [r3]
 8004172:	61fb      	str	r3, [r7, #28]
   return(result);
 8004174:	69fb      	ldr	r3, [r7, #28]
 8004176:	f023 0301 	bic.w	r3, r3, #1
 800417a:	64bb      	str	r3, [r7, #72]	; 0x48
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	3314      	adds	r3, #20
 8004182:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004184:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004186:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004188:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800418a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800418c:	e841 2300 	strex	r3, r2, [r1]
 8004190:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004194:	2b00      	cmp	r3, #0
 8004196:	d1e5      	bne.n	8004164 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419c:	2b01      	cmp	r3, #1
 800419e:	d119      	bne.n	80041d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	330c      	adds	r3, #12
 80041a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	e853 3f00 	ldrex	r3, [r3]
 80041ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	f023 0310 	bic.w	r3, r3, #16
 80041b6:	647b      	str	r3, [r7, #68]	; 0x44
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	330c      	adds	r3, #12
 80041be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80041c0:	61ba      	str	r2, [r7, #24]
 80041c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c4:	6979      	ldr	r1, [r7, #20]
 80041c6:	69ba      	ldr	r2, [r7, #24]
 80041c8:	e841 2300 	strex	r3, r2, [r1]
 80041cc:	613b      	str	r3, [r7, #16]
   return(result);
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d1e5      	bne.n	80041a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2220      	movs	r2, #32
 80041d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80041e2:	bf00      	nop
 80041e4:	3754      	adds	r7, #84	; 0x54
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr

080041ee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80041ee:	b580      	push	{r7, lr}
 80041f0:	b084      	sub	sp, #16
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2200      	movs	r2, #0
 8004200:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2200      	movs	r2, #0
 8004206:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f7ff fecb 	bl	8003fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800420e:	bf00      	nop
 8004210:	3710      	adds	r7, #16
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}

08004216 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004216:	b480      	push	{r7}
 8004218:	b085      	sub	sp, #20
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b21      	cmp	r3, #33	; 0x21
 8004228:	d13e      	bne.n	80042a8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004232:	d114      	bne.n	800425e <UART_Transmit_IT+0x48>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	691b      	ldr	r3, [r3, #16]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d110      	bne.n	800425e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a1b      	ldr	r3, [r3, #32]
 8004240:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	881b      	ldrh	r3, [r3, #0]
 8004246:	461a      	mov	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004250:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a1b      	ldr	r3, [r3, #32]
 8004256:	1c9a      	adds	r2, r3, #2
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	621a      	str	r2, [r3, #32]
 800425c:	e008      	b.n	8004270 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a1b      	ldr	r3, [r3, #32]
 8004262:	1c59      	adds	r1, r3, #1
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6211      	str	r1, [r2, #32]
 8004268:	781a      	ldrb	r2, [r3, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004274:	b29b      	uxth	r3, r3
 8004276:	3b01      	subs	r3, #1
 8004278:	b29b      	uxth	r3, r3
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	4619      	mov	r1, r3
 800427e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10f      	bne.n	80042a4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	68da      	ldr	r2, [r3, #12]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004292:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	68da      	ldr	r2, [r3, #12]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042a2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80042a4:	2300      	movs	r3, #0
 80042a6:	e000      	b.n	80042aa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80042a8:	2302      	movs	r3, #2
  }
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3714      	adds	r7, #20
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr

080042b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b082      	sub	sp, #8
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	68da      	ldr	r2, [r3, #12]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2220      	movs	r2, #32
 80042d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7ff fe5a 	bl	8003f90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3708      	adds	r7, #8
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b08c      	sub	sp, #48	; 0x30
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b22      	cmp	r3, #34	; 0x22
 80042f8:	f040 80ab 	bne.w	8004452 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004304:	d117      	bne.n	8004336 <UART_Receive_IT+0x50>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d113      	bne.n	8004336 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800430e:	2300      	movs	r3, #0
 8004310:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004316:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	685b      	ldr	r3, [r3, #4]
 800431e:	b29b      	uxth	r3, r3
 8004320:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004324:	b29a      	uxth	r2, r3
 8004326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004328:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800432e:	1c9a      	adds	r2, r3, #2
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	629a      	str	r2, [r3, #40]	; 0x28
 8004334:	e026      	b.n	8004384 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800433c:	2300      	movs	r3, #0
 800433e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004348:	d007      	beq.n	800435a <UART_Receive_IT+0x74>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10a      	bne.n	8004368 <UART_Receive_IT+0x82>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d106      	bne.n	8004368 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	b2da      	uxtb	r2, r3
 8004362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004364:	701a      	strb	r2, [r3, #0]
 8004366:	e008      	b.n	800437a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	b2db      	uxtb	r3, r3
 8004370:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004374:	b2da      	uxtb	r2, r3
 8004376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004378:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800437e:	1c5a      	adds	r2, r3, #1
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004388:	b29b      	uxth	r3, r3
 800438a:	3b01      	subs	r3, #1
 800438c:	b29b      	uxth	r3, r3
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	4619      	mov	r1, r3
 8004392:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004394:	2b00      	cmp	r3, #0
 8004396:	d15a      	bne.n	800444e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68da      	ldr	r2, [r3, #12]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 0220 	bic.w	r2, r2, #32
 80043a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68da      	ldr	r2, [r3, #12]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	695a      	ldr	r2, [r3, #20]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 0201 	bic.w	r2, r2, #1
 80043c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2220      	movs	r2, #32
 80043cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d135      	bne.n	8004444 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	330c      	adds	r3, #12
 80043e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	e853 3f00 	ldrex	r3, [r3]
 80043ec:	613b      	str	r3, [r7, #16]
   return(result);
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	f023 0310 	bic.w	r3, r3, #16
 80043f4:	627b      	str	r3, [r7, #36]	; 0x24
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	330c      	adds	r3, #12
 80043fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043fe:	623a      	str	r2, [r7, #32]
 8004400:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004402:	69f9      	ldr	r1, [r7, #28]
 8004404:	6a3a      	ldr	r2, [r7, #32]
 8004406:	e841 2300 	strex	r3, r2, [r1]
 800440a:	61bb      	str	r3, [r7, #24]
   return(result);
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1e5      	bne.n	80043de <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0310 	and.w	r3, r3, #16
 800441c:	2b10      	cmp	r3, #16
 800441e:	d10a      	bne.n	8004436 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004420:	2300      	movs	r3, #0
 8004422:	60fb      	str	r3, [r7, #12]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	60fb      	str	r3, [r7, #12]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	60fb      	str	r3, [r7, #12]
 8004434:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800443a:	4619      	mov	r1, r3
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f7ff fdbb 	bl	8003fb8 <HAL_UARTEx_RxEventCallback>
 8004442:	e002      	b.n	800444a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f7fc fc65 	bl	8000d14 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800444a:	2300      	movs	r3, #0
 800444c:	e002      	b.n	8004454 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800444e:	2300      	movs	r3, #0
 8004450:	e000      	b.n	8004454 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004452:	2302      	movs	r3, #2
  }
}
 8004454:	4618      	mov	r0, r3
 8004456:	3730      	adds	r7, #48	; 0x30
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800445c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004460:	b0c0      	sub	sp, #256	; 0x100
 8004462:	af00      	add	r7, sp, #0
 8004464:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	691b      	ldr	r3, [r3, #16]
 8004470:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004478:	68d9      	ldr	r1, [r3, #12]
 800447a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	ea40 0301 	orr.w	r3, r0, r1
 8004484:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800448a:	689a      	ldr	r2, [r3, #8]
 800448c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	431a      	orrs	r2, r3
 8004494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	431a      	orrs	r2, r3
 800449c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80044a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80044b4:	f021 010c 	bic.w	r1, r1, #12
 80044b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80044c2:	430b      	orrs	r3, r1
 80044c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80044c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	695b      	ldr	r3, [r3, #20]
 80044ce:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80044d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044d6:	6999      	ldr	r1, [r3, #24]
 80044d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	ea40 0301 	orr.w	r3, r0, r1
 80044e2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80044e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	4b8f      	ldr	r3, [pc, #572]	; (8004728 <UART_SetConfig+0x2cc>)
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d005      	beq.n	80044fc <UART_SetConfig+0xa0>
 80044f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	4b8d      	ldr	r3, [pc, #564]	; (800472c <UART_SetConfig+0x2d0>)
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d104      	bne.n	8004506 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80044fc:	f7fe fcc8 	bl	8002e90 <HAL_RCC_GetPCLK2Freq>
 8004500:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004504:	e003      	b.n	800450e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004506:	f7fe fcaf 	bl	8002e68 <HAL_RCC_GetPCLK1Freq>
 800450a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800450e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004512:	69db      	ldr	r3, [r3, #28]
 8004514:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004518:	f040 810c 	bne.w	8004734 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800451c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004520:	2200      	movs	r2, #0
 8004522:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004526:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800452a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800452e:	4622      	mov	r2, r4
 8004530:	462b      	mov	r3, r5
 8004532:	1891      	adds	r1, r2, r2
 8004534:	65b9      	str	r1, [r7, #88]	; 0x58
 8004536:	415b      	adcs	r3, r3
 8004538:	65fb      	str	r3, [r7, #92]	; 0x5c
 800453a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800453e:	4621      	mov	r1, r4
 8004540:	eb12 0801 	adds.w	r8, r2, r1
 8004544:	4629      	mov	r1, r5
 8004546:	eb43 0901 	adc.w	r9, r3, r1
 800454a:	f04f 0200 	mov.w	r2, #0
 800454e:	f04f 0300 	mov.w	r3, #0
 8004552:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004556:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800455a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800455e:	4690      	mov	r8, r2
 8004560:	4699      	mov	r9, r3
 8004562:	4623      	mov	r3, r4
 8004564:	eb18 0303 	adds.w	r3, r8, r3
 8004568:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800456c:	462b      	mov	r3, r5
 800456e:	eb49 0303 	adc.w	r3, r9, r3
 8004572:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004576:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004582:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004586:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800458a:	460b      	mov	r3, r1
 800458c:	18db      	adds	r3, r3, r3
 800458e:	653b      	str	r3, [r7, #80]	; 0x50
 8004590:	4613      	mov	r3, r2
 8004592:	eb42 0303 	adc.w	r3, r2, r3
 8004596:	657b      	str	r3, [r7, #84]	; 0x54
 8004598:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800459c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80045a0:	f7fb fe96 	bl	80002d0 <__aeabi_uldivmod>
 80045a4:	4602      	mov	r2, r0
 80045a6:	460b      	mov	r3, r1
 80045a8:	4b61      	ldr	r3, [pc, #388]	; (8004730 <UART_SetConfig+0x2d4>)
 80045aa:	fba3 2302 	umull	r2, r3, r3, r2
 80045ae:	095b      	lsrs	r3, r3, #5
 80045b0:	011c      	lsls	r4, r3, #4
 80045b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045b6:	2200      	movs	r2, #0
 80045b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80045bc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80045c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80045c4:	4642      	mov	r2, r8
 80045c6:	464b      	mov	r3, r9
 80045c8:	1891      	adds	r1, r2, r2
 80045ca:	64b9      	str	r1, [r7, #72]	; 0x48
 80045cc:	415b      	adcs	r3, r3
 80045ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80045d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80045d4:	4641      	mov	r1, r8
 80045d6:	eb12 0a01 	adds.w	sl, r2, r1
 80045da:	4649      	mov	r1, r9
 80045dc:	eb43 0b01 	adc.w	fp, r3, r1
 80045e0:	f04f 0200 	mov.w	r2, #0
 80045e4:	f04f 0300 	mov.w	r3, #0
 80045e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80045ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80045f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045f4:	4692      	mov	sl, r2
 80045f6:	469b      	mov	fp, r3
 80045f8:	4643      	mov	r3, r8
 80045fa:	eb1a 0303 	adds.w	r3, sl, r3
 80045fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004602:	464b      	mov	r3, r9
 8004604:	eb4b 0303 	adc.w	r3, fp, r3
 8004608:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800460c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004618:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800461c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004620:	460b      	mov	r3, r1
 8004622:	18db      	adds	r3, r3, r3
 8004624:	643b      	str	r3, [r7, #64]	; 0x40
 8004626:	4613      	mov	r3, r2
 8004628:	eb42 0303 	adc.w	r3, r2, r3
 800462c:	647b      	str	r3, [r7, #68]	; 0x44
 800462e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004632:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004636:	f7fb fe4b 	bl	80002d0 <__aeabi_uldivmod>
 800463a:	4602      	mov	r2, r0
 800463c:	460b      	mov	r3, r1
 800463e:	4611      	mov	r1, r2
 8004640:	4b3b      	ldr	r3, [pc, #236]	; (8004730 <UART_SetConfig+0x2d4>)
 8004642:	fba3 2301 	umull	r2, r3, r3, r1
 8004646:	095b      	lsrs	r3, r3, #5
 8004648:	2264      	movs	r2, #100	; 0x64
 800464a:	fb02 f303 	mul.w	r3, r2, r3
 800464e:	1acb      	subs	r3, r1, r3
 8004650:	00db      	lsls	r3, r3, #3
 8004652:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004656:	4b36      	ldr	r3, [pc, #216]	; (8004730 <UART_SetConfig+0x2d4>)
 8004658:	fba3 2302 	umull	r2, r3, r3, r2
 800465c:	095b      	lsrs	r3, r3, #5
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004664:	441c      	add	r4, r3
 8004666:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800466a:	2200      	movs	r2, #0
 800466c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004670:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004674:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004678:	4642      	mov	r2, r8
 800467a:	464b      	mov	r3, r9
 800467c:	1891      	adds	r1, r2, r2
 800467e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004680:	415b      	adcs	r3, r3
 8004682:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004684:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004688:	4641      	mov	r1, r8
 800468a:	1851      	adds	r1, r2, r1
 800468c:	6339      	str	r1, [r7, #48]	; 0x30
 800468e:	4649      	mov	r1, r9
 8004690:	414b      	adcs	r3, r1
 8004692:	637b      	str	r3, [r7, #52]	; 0x34
 8004694:	f04f 0200 	mov.w	r2, #0
 8004698:	f04f 0300 	mov.w	r3, #0
 800469c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80046a0:	4659      	mov	r1, fp
 80046a2:	00cb      	lsls	r3, r1, #3
 80046a4:	4651      	mov	r1, sl
 80046a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046aa:	4651      	mov	r1, sl
 80046ac:	00ca      	lsls	r2, r1, #3
 80046ae:	4610      	mov	r0, r2
 80046b0:	4619      	mov	r1, r3
 80046b2:	4603      	mov	r3, r0
 80046b4:	4642      	mov	r2, r8
 80046b6:	189b      	adds	r3, r3, r2
 80046b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80046bc:	464b      	mov	r3, r9
 80046be:	460a      	mov	r2, r1
 80046c0:	eb42 0303 	adc.w	r3, r2, r3
 80046c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80046c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80046d4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80046d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80046dc:	460b      	mov	r3, r1
 80046de:	18db      	adds	r3, r3, r3
 80046e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80046e2:	4613      	mov	r3, r2
 80046e4:	eb42 0303 	adc.w	r3, r2, r3
 80046e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80046ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80046f2:	f7fb fded 	bl	80002d0 <__aeabi_uldivmod>
 80046f6:	4602      	mov	r2, r0
 80046f8:	460b      	mov	r3, r1
 80046fa:	4b0d      	ldr	r3, [pc, #52]	; (8004730 <UART_SetConfig+0x2d4>)
 80046fc:	fba3 1302 	umull	r1, r3, r3, r2
 8004700:	095b      	lsrs	r3, r3, #5
 8004702:	2164      	movs	r1, #100	; 0x64
 8004704:	fb01 f303 	mul.w	r3, r1, r3
 8004708:	1ad3      	subs	r3, r2, r3
 800470a:	00db      	lsls	r3, r3, #3
 800470c:	3332      	adds	r3, #50	; 0x32
 800470e:	4a08      	ldr	r2, [pc, #32]	; (8004730 <UART_SetConfig+0x2d4>)
 8004710:	fba2 2303 	umull	r2, r3, r2, r3
 8004714:	095b      	lsrs	r3, r3, #5
 8004716:	f003 0207 	and.w	r2, r3, #7
 800471a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4422      	add	r2, r4
 8004722:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004724:	e106      	b.n	8004934 <UART_SetConfig+0x4d8>
 8004726:	bf00      	nop
 8004728:	40011000 	.word	0x40011000
 800472c:	40011400 	.word	0x40011400
 8004730:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004734:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004738:	2200      	movs	r2, #0
 800473a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800473e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004742:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004746:	4642      	mov	r2, r8
 8004748:	464b      	mov	r3, r9
 800474a:	1891      	adds	r1, r2, r2
 800474c:	6239      	str	r1, [r7, #32]
 800474e:	415b      	adcs	r3, r3
 8004750:	627b      	str	r3, [r7, #36]	; 0x24
 8004752:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004756:	4641      	mov	r1, r8
 8004758:	1854      	adds	r4, r2, r1
 800475a:	4649      	mov	r1, r9
 800475c:	eb43 0501 	adc.w	r5, r3, r1
 8004760:	f04f 0200 	mov.w	r2, #0
 8004764:	f04f 0300 	mov.w	r3, #0
 8004768:	00eb      	lsls	r3, r5, #3
 800476a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800476e:	00e2      	lsls	r2, r4, #3
 8004770:	4614      	mov	r4, r2
 8004772:	461d      	mov	r5, r3
 8004774:	4643      	mov	r3, r8
 8004776:	18e3      	adds	r3, r4, r3
 8004778:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800477c:	464b      	mov	r3, r9
 800477e:	eb45 0303 	adc.w	r3, r5, r3
 8004782:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	2200      	movs	r2, #0
 800478e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004792:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004796:	f04f 0200 	mov.w	r2, #0
 800479a:	f04f 0300 	mov.w	r3, #0
 800479e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80047a2:	4629      	mov	r1, r5
 80047a4:	008b      	lsls	r3, r1, #2
 80047a6:	4621      	mov	r1, r4
 80047a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047ac:	4621      	mov	r1, r4
 80047ae:	008a      	lsls	r2, r1, #2
 80047b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80047b4:	f7fb fd8c 	bl	80002d0 <__aeabi_uldivmod>
 80047b8:	4602      	mov	r2, r0
 80047ba:	460b      	mov	r3, r1
 80047bc:	4b60      	ldr	r3, [pc, #384]	; (8004940 <UART_SetConfig+0x4e4>)
 80047be:	fba3 2302 	umull	r2, r3, r3, r2
 80047c2:	095b      	lsrs	r3, r3, #5
 80047c4:	011c      	lsls	r4, r3, #4
 80047c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047ca:	2200      	movs	r2, #0
 80047cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80047d0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80047d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80047d8:	4642      	mov	r2, r8
 80047da:	464b      	mov	r3, r9
 80047dc:	1891      	adds	r1, r2, r2
 80047de:	61b9      	str	r1, [r7, #24]
 80047e0:	415b      	adcs	r3, r3
 80047e2:	61fb      	str	r3, [r7, #28]
 80047e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047e8:	4641      	mov	r1, r8
 80047ea:	1851      	adds	r1, r2, r1
 80047ec:	6139      	str	r1, [r7, #16]
 80047ee:	4649      	mov	r1, r9
 80047f0:	414b      	adcs	r3, r1
 80047f2:	617b      	str	r3, [r7, #20]
 80047f4:	f04f 0200 	mov.w	r2, #0
 80047f8:	f04f 0300 	mov.w	r3, #0
 80047fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004800:	4659      	mov	r1, fp
 8004802:	00cb      	lsls	r3, r1, #3
 8004804:	4651      	mov	r1, sl
 8004806:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800480a:	4651      	mov	r1, sl
 800480c:	00ca      	lsls	r2, r1, #3
 800480e:	4610      	mov	r0, r2
 8004810:	4619      	mov	r1, r3
 8004812:	4603      	mov	r3, r0
 8004814:	4642      	mov	r2, r8
 8004816:	189b      	adds	r3, r3, r2
 8004818:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800481c:	464b      	mov	r3, r9
 800481e:	460a      	mov	r2, r1
 8004820:	eb42 0303 	adc.w	r3, r2, r3
 8004824:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	67bb      	str	r3, [r7, #120]	; 0x78
 8004832:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004834:	f04f 0200 	mov.w	r2, #0
 8004838:	f04f 0300 	mov.w	r3, #0
 800483c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004840:	4649      	mov	r1, r9
 8004842:	008b      	lsls	r3, r1, #2
 8004844:	4641      	mov	r1, r8
 8004846:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800484a:	4641      	mov	r1, r8
 800484c:	008a      	lsls	r2, r1, #2
 800484e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004852:	f7fb fd3d 	bl	80002d0 <__aeabi_uldivmod>
 8004856:	4602      	mov	r2, r0
 8004858:	460b      	mov	r3, r1
 800485a:	4611      	mov	r1, r2
 800485c:	4b38      	ldr	r3, [pc, #224]	; (8004940 <UART_SetConfig+0x4e4>)
 800485e:	fba3 2301 	umull	r2, r3, r3, r1
 8004862:	095b      	lsrs	r3, r3, #5
 8004864:	2264      	movs	r2, #100	; 0x64
 8004866:	fb02 f303 	mul.w	r3, r2, r3
 800486a:	1acb      	subs	r3, r1, r3
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	3332      	adds	r3, #50	; 0x32
 8004870:	4a33      	ldr	r2, [pc, #204]	; (8004940 <UART_SetConfig+0x4e4>)
 8004872:	fba2 2303 	umull	r2, r3, r2, r3
 8004876:	095b      	lsrs	r3, r3, #5
 8004878:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800487c:	441c      	add	r4, r3
 800487e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004882:	2200      	movs	r2, #0
 8004884:	673b      	str	r3, [r7, #112]	; 0x70
 8004886:	677a      	str	r2, [r7, #116]	; 0x74
 8004888:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800488c:	4642      	mov	r2, r8
 800488e:	464b      	mov	r3, r9
 8004890:	1891      	adds	r1, r2, r2
 8004892:	60b9      	str	r1, [r7, #8]
 8004894:	415b      	adcs	r3, r3
 8004896:	60fb      	str	r3, [r7, #12]
 8004898:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800489c:	4641      	mov	r1, r8
 800489e:	1851      	adds	r1, r2, r1
 80048a0:	6039      	str	r1, [r7, #0]
 80048a2:	4649      	mov	r1, r9
 80048a4:	414b      	adcs	r3, r1
 80048a6:	607b      	str	r3, [r7, #4]
 80048a8:	f04f 0200 	mov.w	r2, #0
 80048ac:	f04f 0300 	mov.w	r3, #0
 80048b0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80048b4:	4659      	mov	r1, fp
 80048b6:	00cb      	lsls	r3, r1, #3
 80048b8:	4651      	mov	r1, sl
 80048ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048be:	4651      	mov	r1, sl
 80048c0:	00ca      	lsls	r2, r1, #3
 80048c2:	4610      	mov	r0, r2
 80048c4:	4619      	mov	r1, r3
 80048c6:	4603      	mov	r3, r0
 80048c8:	4642      	mov	r2, r8
 80048ca:	189b      	adds	r3, r3, r2
 80048cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80048ce:	464b      	mov	r3, r9
 80048d0:	460a      	mov	r2, r1
 80048d2:	eb42 0303 	adc.w	r3, r2, r3
 80048d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80048d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	663b      	str	r3, [r7, #96]	; 0x60
 80048e2:	667a      	str	r2, [r7, #100]	; 0x64
 80048e4:	f04f 0200 	mov.w	r2, #0
 80048e8:	f04f 0300 	mov.w	r3, #0
 80048ec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80048f0:	4649      	mov	r1, r9
 80048f2:	008b      	lsls	r3, r1, #2
 80048f4:	4641      	mov	r1, r8
 80048f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048fa:	4641      	mov	r1, r8
 80048fc:	008a      	lsls	r2, r1, #2
 80048fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004902:	f7fb fce5 	bl	80002d0 <__aeabi_uldivmod>
 8004906:	4602      	mov	r2, r0
 8004908:	460b      	mov	r3, r1
 800490a:	4b0d      	ldr	r3, [pc, #52]	; (8004940 <UART_SetConfig+0x4e4>)
 800490c:	fba3 1302 	umull	r1, r3, r3, r2
 8004910:	095b      	lsrs	r3, r3, #5
 8004912:	2164      	movs	r1, #100	; 0x64
 8004914:	fb01 f303 	mul.w	r3, r1, r3
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	011b      	lsls	r3, r3, #4
 800491c:	3332      	adds	r3, #50	; 0x32
 800491e:	4a08      	ldr	r2, [pc, #32]	; (8004940 <UART_SetConfig+0x4e4>)
 8004920:	fba2 2303 	umull	r2, r3, r2, r3
 8004924:	095b      	lsrs	r3, r3, #5
 8004926:	f003 020f 	and.w	r2, r3, #15
 800492a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4422      	add	r2, r4
 8004932:	609a      	str	r2, [r3, #8]
}
 8004934:	bf00      	nop
 8004936:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800493a:	46bd      	mov	sp, r7
 800493c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004940:	51eb851f 	.word	0x51eb851f

08004944 <std>:
 8004944:	2300      	movs	r3, #0
 8004946:	b510      	push	{r4, lr}
 8004948:	4604      	mov	r4, r0
 800494a:	e9c0 3300 	strd	r3, r3, [r0]
 800494e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004952:	6083      	str	r3, [r0, #8]
 8004954:	8181      	strh	r1, [r0, #12]
 8004956:	6643      	str	r3, [r0, #100]	; 0x64
 8004958:	81c2      	strh	r2, [r0, #14]
 800495a:	6183      	str	r3, [r0, #24]
 800495c:	4619      	mov	r1, r3
 800495e:	2208      	movs	r2, #8
 8004960:	305c      	adds	r0, #92	; 0x5c
 8004962:	f000 f9ed 	bl	8004d40 <memset>
 8004966:	4b05      	ldr	r3, [pc, #20]	; (800497c <std+0x38>)
 8004968:	6263      	str	r3, [r4, #36]	; 0x24
 800496a:	4b05      	ldr	r3, [pc, #20]	; (8004980 <std+0x3c>)
 800496c:	62a3      	str	r3, [r4, #40]	; 0x28
 800496e:	4b05      	ldr	r3, [pc, #20]	; (8004984 <std+0x40>)
 8004970:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004972:	4b05      	ldr	r3, [pc, #20]	; (8004988 <std+0x44>)
 8004974:	6224      	str	r4, [r4, #32]
 8004976:	6323      	str	r3, [r4, #48]	; 0x30
 8004978:	bd10      	pop	{r4, pc}
 800497a:	bf00      	nop
 800497c:	08004b91 	.word	0x08004b91
 8004980:	08004bb3 	.word	0x08004bb3
 8004984:	08004beb 	.word	0x08004beb
 8004988:	08004c0f 	.word	0x08004c0f

0800498c <stdio_exit_handler>:
 800498c:	4a02      	ldr	r2, [pc, #8]	; (8004998 <stdio_exit_handler+0xc>)
 800498e:	4903      	ldr	r1, [pc, #12]	; (800499c <stdio_exit_handler+0x10>)
 8004990:	4803      	ldr	r0, [pc, #12]	; (80049a0 <stdio_exit_handler+0x14>)
 8004992:	f000 b869 	b.w	8004a68 <_fwalk_sglue>
 8004996:	bf00      	nop
 8004998:	20000030 	.word	0x20000030
 800499c:	080056d9 	.word	0x080056d9
 80049a0:	2000003c 	.word	0x2000003c

080049a4 <cleanup_stdio>:
 80049a4:	6841      	ldr	r1, [r0, #4]
 80049a6:	4b0c      	ldr	r3, [pc, #48]	; (80049d8 <cleanup_stdio+0x34>)
 80049a8:	4299      	cmp	r1, r3
 80049aa:	b510      	push	{r4, lr}
 80049ac:	4604      	mov	r4, r0
 80049ae:	d001      	beq.n	80049b4 <cleanup_stdio+0x10>
 80049b0:	f000 fe92 	bl	80056d8 <_fflush_r>
 80049b4:	68a1      	ldr	r1, [r4, #8]
 80049b6:	4b09      	ldr	r3, [pc, #36]	; (80049dc <cleanup_stdio+0x38>)
 80049b8:	4299      	cmp	r1, r3
 80049ba:	d002      	beq.n	80049c2 <cleanup_stdio+0x1e>
 80049bc:	4620      	mov	r0, r4
 80049be:	f000 fe8b 	bl	80056d8 <_fflush_r>
 80049c2:	68e1      	ldr	r1, [r4, #12]
 80049c4:	4b06      	ldr	r3, [pc, #24]	; (80049e0 <cleanup_stdio+0x3c>)
 80049c6:	4299      	cmp	r1, r3
 80049c8:	d004      	beq.n	80049d4 <cleanup_stdio+0x30>
 80049ca:	4620      	mov	r0, r4
 80049cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049d0:	f000 be82 	b.w	80056d8 <_fflush_r>
 80049d4:	bd10      	pop	{r4, pc}
 80049d6:	bf00      	nop
 80049d8:	20000214 	.word	0x20000214
 80049dc:	2000027c 	.word	0x2000027c
 80049e0:	200002e4 	.word	0x200002e4

080049e4 <global_stdio_init.part.0>:
 80049e4:	b510      	push	{r4, lr}
 80049e6:	4b0b      	ldr	r3, [pc, #44]	; (8004a14 <global_stdio_init.part.0+0x30>)
 80049e8:	4c0b      	ldr	r4, [pc, #44]	; (8004a18 <global_stdio_init.part.0+0x34>)
 80049ea:	4a0c      	ldr	r2, [pc, #48]	; (8004a1c <global_stdio_init.part.0+0x38>)
 80049ec:	601a      	str	r2, [r3, #0]
 80049ee:	4620      	mov	r0, r4
 80049f0:	2200      	movs	r2, #0
 80049f2:	2104      	movs	r1, #4
 80049f4:	f7ff ffa6 	bl	8004944 <std>
 80049f8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80049fc:	2201      	movs	r2, #1
 80049fe:	2109      	movs	r1, #9
 8004a00:	f7ff ffa0 	bl	8004944 <std>
 8004a04:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004a08:	2202      	movs	r2, #2
 8004a0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a0e:	2112      	movs	r1, #18
 8004a10:	f7ff bf98 	b.w	8004944 <std>
 8004a14:	2000034c 	.word	0x2000034c
 8004a18:	20000214 	.word	0x20000214
 8004a1c:	0800498d 	.word	0x0800498d

08004a20 <__sfp_lock_acquire>:
 8004a20:	4801      	ldr	r0, [pc, #4]	; (8004a28 <__sfp_lock_acquire+0x8>)
 8004a22:	f000 ba05 	b.w	8004e30 <__retarget_lock_acquire_recursive>
 8004a26:	bf00      	nop
 8004a28:	20000355 	.word	0x20000355

08004a2c <__sfp_lock_release>:
 8004a2c:	4801      	ldr	r0, [pc, #4]	; (8004a34 <__sfp_lock_release+0x8>)
 8004a2e:	f000 ba00 	b.w	8004e32 <__retarget_lock_release_recursive>
 8004a32:	bf00      	nop
 8004a34:	20000355 	.word	0x20000355

08004a38 <__sinit>:
 8004a38:	b510      	push	{r4, lr}
 8004a3a:	4604      	mov	r4, r0
 8004a3c:	f7ff fff0 	bl	8004a20 <__sfp_lock_acquire>
 8004a40:	6a23      	ldr	r3, [r4, #32]
 8004a42:	b11b      	cbz	r3, 8004a4c <__sinit+0x14>
 8004a44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a48:	f7ff bff0 	b.w	8004a2c <__sfp_lock_release>
 8004a4c:	4b04      	ldr	r3, [pc, #16]	; (8004a60 <__sinit+0x28>)
 8004a4e:	6223      	str	r3, [r4, #32]
 8004a50:	4b04      	ldr	r3, [pc, #16]	; (8004a64 <__sinit+0x2c>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1f5      	bne.n	8004a44 <__sinit+0xc>
 8004a58:	f7ff ffc4 	bl	80049e4 <global_stdio_init.part.0>
 8004a5c:	e7f2      	b.n	8004a44 <__sinit+0xc>
 8004a5e:	bf00      	nop
 8004a60:	080049a5 	.word	0x080049a5
 8004a64:	2000034c 	.word	0x2000034c

08004a68 <_fwalk_sglue>:
 8004a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a6c:	4607      	mov	r7, r0
 8004a6e:	4688      	mov	r8, r1
 8004a70:	4614      	mov	r4, r2
 8004a72:	2600      	movs	r6, #0
 8004a74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a78:	f1b9 0901 	subs.w	r9, r9, #1
 8004a7c:	d505      	bpl.n	8004a8a <_fwalk_sglue+0x22>
 8004a7e:	6824      	ldr	r4, [r4, #0]
 8004a80:	2c00      	cmp	r4, #0
 8004a82:	d1f7      	bne.n	8004a74 <_fwalk_sglue+0xc>
 8004a84:	4630      	mov	r0, r6
 8004a86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a8a:	89ab      	ldrh	r3, [r5, #12]
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d907      	bls.n	8004aa0 <_fwalk_sglue+0x38>
 8004a90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a94:	3301      	adds	r3, #1
 8004a96:	d003      	beq.n	8004aa0 <_fwalk_sglue+0x38>
 8004a98:	4629      	mov	r1, r5
 8004a9a:	4638      	mov	r0, r7
 8004a9c:	47c0      	blx	r8
 8004a9e:	4306      	orrs	r6, r0
 8004aa0:	3568      	adds	r5, #104	; 0x68
 8004aa2:	e7e9      	b.n	8004a78 <_fwalk_sglue+0x10>

08004aa4 <iprintf>:
 8004aa4:	b40f      	push	{r0, r1, r2, r3}
 8004aa6:	b507      	push	{r0, r1, r2, lr}
 8004aa8:	4906      	ldr	r1, [pc, #24]	; (8004ac4 <iprintf+0x20>)
 8004aaa:	ab04      	add	r3, sp, #16
 8004aac:	6808      	ldr	r0, [r1, #0]
 8004aae:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ab2:	6881      	ldr	r1, [r0, #8]
 8004ab4:	9301      	str	r3, [sp, #4]
 8004ab6:	f000 fadf 	bl	8005078 <_vfiprintf_r>
 8004aba:	b003      	add	sp, #12
 8004abc:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ac0:	b004      	add	sp, #16
 8004ac2:	4770      	bx	lr
 8004ac4:	20000088 	.word	0x20000088

08004ac8 <putchar>:
 8004ac8:	4b02      	ldr	r3, [pc, #8]	; (8004ad4 <putchar+0xc>)
 8004aca:	4601      	mov	r1, r0
 8004acc:	6818      	ldr	r0, [r3, #0]
 8004ace:	6882      	ldr	r2, [r0, #8]
 8004ad0:	f000 be8c 	b.w	80057ec <_putc_r>
 8004ad4:	20000088 	.word	0x20000088

08004ad8 <_puts_r>:
 8004ad8:	6a03      	ldr	r3, [r0, #32]
 8004ada:	b570      	push	{r4, r5, r6, lr}
 8004adc:	6884      	ldr	r4, [r0, #8]
 8004ade:	4605      	mov	r5, r0
 8004ae0:	460e      	mov	r6, r1
 8004ae2:	b90b      	cbnz	r3, 8004ae8 <_puts_r+0x10>
 8004ae4:	f7ff ffa8 	bl	8004a38 <__sinit>
 8004ae8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004aea:	07db      	lsls	r3, r3, #31
 8004aec:	d405      	bmi.n	8004afa <_puts_r+0x22>
 8004aee:	89a3      	ldrh	r3, [r4, #12]
 8004af0:	0598      	lsls	r0, r3, #22
 8004af2:	d402      	bmi.n	8004afa <_puts_r+0x22>
 8004af4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004af6:	f000 f99b 	bl	8004e30 <__retarget_lock_acquire_recursive>
 8004afa:	89a3      	ldrh	r3, [r4, #12]
 8004afc:	0719      	lsls	r1, r3, #28
 8004afe:	d513      	bpl.n	8004b28 <_puts_r+0x50>
 8004b00:	6923      	ldr	r3, [r4, #16]
 8004b02:	b18b      	cbz	r3, 8004b28 <_puts_r+0x50>
 8004b04:	3e01      	subs	r6, #1
 8004b06:	68a3      	ldr	r3, [r4, #8]
 8004b08:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004b0c:	3b01      	subs	r3, #1
 8004b0e:	60a3      	str	r3, [r4, #8]
 8004b10:	b9e9      	cbnz	r1, 8004b4e <_puts_r+0x76>
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	da2e      	bge.n	8004b74 <_puts_r+0x9c>
 8004b16:	4622      	mov	r2, r4
 8004b18:	210a      	movs	r1, #10
 8004b1a:	4628      	mov	r0, r5
 8004b1c:	f000 f87b 	bl	8004c16 <__swbuf_r>
 8004b20:	3001      	adds	r0, #1
 8004b22:	d007      	beq.n	8004b34 <_puts_r+0x5c>
 8004b24:	250a      	movs	r5, #10
 8004b26:	e007      	b.n	8004b38 <_puts_r+0x60>
 8004b28:	4621      	mov	r1, r4
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	f000 f8b0 	bl	8004c90 <__swsetup_r>
 8004b30:	2800      	cmp	r0, #0
 8004b32:	d0e7      	beq.n	8004b04 <_puts_r+0x2c>
 8004b34:	f04f 35ff 	mov.w	r5, #4294967295
 8004b38:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004b3a:	07da      	lsls	r2, r3, #31
 8004b3c:	d405      	bmi.n	8004b4a <_puts_r+0x72>
 8004b3e:	89a3      	ldrh	r3, [r4, #12]
 8004b40:	059b      	lsls	r3, r3, #22
 8004b42:	d402      	bmi.n	8004b4a <_puts_r+0x72>
 8004b44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b46:	f000 f974 	bl	8004e32 <__retarget_lock_release_recursive>
 8004b4a:	4628      	mov	r0, r5
 8004b4c:	bd70      	pop	{r4, r5, r6, pc}
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	da04      	bge.n	8004b5c <_puts_r+0x84>
 8004b52:	69a2      	ldr	r2, [r4, #24]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	dc06      	bgt.n	8004b66 <_puts_r+0x8e>
 8004b58:	290a      	cmp	r1, #10
 8004b5a:	d004      	beq.n	8004b66 <_puts_r+0x8e>
 8004b5c:	6823      	ldr	r3, [r4, #0]
 8004b5e:	1c5a      	adds	r2, r3, #1
 8004b60:	6022      	str	r2, [r4, #0]
 8004b62:	7019      	strb	r1, [r3, #0]
 8004b64:	e7cf      	b.n	8004b06 <_puts_r+0x2e>
 8004b66:	4622      	mov	r2, r4
 8004b68:	4628      	mov	r0, r5
 8004b6a:	f000 f854 	bl	8004c16 <__swbuf_r>
 8004b6e:	3001      	adds	r0, #1
 8004b70:	d1c9      	bne.n	8004b06 <_puts_r+0x2e>
 8004b72:	e7df      	b.n	8004b34 <_puts_r+0x5c>
 8004b74:	6823      	ldr	r3, [r4, #0]
 8004b76:	250a      	movs	r5, #10
 8004b78:	1c5a      	adds	r2, r3, #1
 8004b7a:	6022      	str	r2, [r4, #0]
 8004b7c:	701d      	strb	r5, [r3, #0]
 8004b7e:	e7db      	b.n	8004b38 <_puts_r+0x60>

08004b80 <puts>:
 8004b80:	4b02      	ldr	r3, [pc, #8]	; (8004b8c <puts+0xc>)
 8004b82:	4601      	mov	r1, r0
 8004b84:	6818      	ldr	r0, [r3, #0]
 8004b86:	f7ff bfa7 	b.w	8004ad8 <_puts_r>
 8004b8a:	bf00      	nop
 8004b8c:	20000088 	.word	0x20000088

08004b90 <__sread>:
 8004b90:	b510      	push	{r4, lr}
 8004b92:	460c      	mov	r4, r1
 8004b94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b98:	f000 f8fc 	bl	8004d94 <_read_r>
 8004b9c:	2800      	cmp	r0, #0
 8004b9e:	bfab      	itete	ge
 8004ba0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004ba2:	89a3      	ldrhlt	r3, [r4, #12]
 8004ba4:	181b      	addge	r3, r3, r0
 8004ba6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004baa:	bfac      	ite	ge
 8004bac:	6563      	strge	r3, [r4, #84]	; 0x54
 8004bae:	81a3      	strhlt	r3, [r4, #12]
 8004bb0:	bd10      	pop	{r4, pc}

08004bb2 <__swrite>:
 8004bb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bb6:	461f      	mov	r7, r3
 8004bb8:	898b      	ldrh	r3, [r1, #12]
 8004bba:	05db      	lsls	r3, r3, #23
 8004bbc:	4605      	mov	r5, r0
 8004bbe:	460c      	mov	r4, r1
 8004bc0:	4616      	mov	r6, r2
 8004bc2:	d505      	bpl.n	8004bd0 <__swrite+0x1e>
 8004bc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bc8:	2302      	movs	r3, #2
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f000 f8d0 	bl	8004d70 <_lseek_r>
 8004bd0:	89a3      	ldrh	r3, [r4, #12]
 8004bd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004bd6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bda:	81a3      	strh	r3, [r4, #12]
 8004bdc:	4632      	mov	r2, r6
 8004bde:	463b      	mov	r3, r7
 8004be0:	4628      	mov	r0, r5
 8004be2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004be6:	f000 b8e7 	b.w	8004db8 <_write_r>

08004bea <__sseek>:
 8004bea:	b510      	push	{r4, lr}
 8004bec:	460c      	mov	r4, r1
 8004bee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bf2:	f000 f8bd 	bl	8004d70 <_lseek_r>
 8004bf6:	1c43      	adds	r3, r0, #1
 8004bf8:	89a3      	ldrh	r3, [r4, #12]
 8004bfa:	bf15      	itete	ne
 8004bfc:	6560      	strne	r0, [r4, #84]	; 0x54
 8004bfe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004c02:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004c06:	81a3      	strheq	r3, [r4, #12]
 8004c08:	bf18      	it	ne
 8004c0a:	81a3      	strhne	r3, [r4, #12]
 8004c0c:	bd10      	pop	{r4, pc}

08004c0e <__sclose>:
 8004c0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c12:	f000 b89d 	b.w	8004d50 <_close_r>

08004c16 <__swbuf_r>:
 8004c16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c18:	460e      	mov	r6, r1
 8004c1a:	4614      	mov	r4, r2
 8004c1c:	4605      	mov	r5, r0
 8004c1e:	b118      	cbz	r0, 8004c28 <__swbuf_r+0x12>
 8004c20:	6a03      	ldr	r3, [r0, #32]
 8004c22:	b90b      	cbnz	r3, 8004c28 <__swbuf_r+0x12>
 8004c24:	f7ff ff08 	bl	8004a38 <__sinit>
 8004c28:	69a3      	ldr	r3, [r4, #24]
 8004c2a:	60a3      	str	r3, [r4, #8]
 8004c2c:	89a3      	ldrh	r3, [r4, #12]
 8004c2e:	071a      	lsls	r2, r3, #28
 8004c30:	d525      	bpl.n	8004c7e <__swbuf_r+0x68>
 8004c32:	6923      	ldr	r3, [r4, #16]
 8004c34:	b31b      	cbz	r3, 8004c7e <__swbuf_r+0x68>
 8004c36:	6823      	ldr	r3, [r4, #0]
 8004c38:	6922      	ldr	r2, [r4, #16]
 8004c3a:	1a98      	subs	r0, r3, r2
 8004c3c:	6963      	ldr	r3, [r4, #20]
 8004c3e:	b2f6      	uxtb	r6, r6
 8004c40:	4283      	cmp	r3, r0
 8004c42:	4637      	mov	r7, r6
 8004c44:	dc04      	bgt.n	8004c50 <__swbuf_r+0x3a>
 8004c46:	4621      	mov	r1, r4
 8004c48:	4628      	mov	r0, r5
 8004c4a:	f000 fd45 	bl	80056d8 <_fflush_r>
 8004c4e:	b9e0      	cbnz	r0, 8004c8a <__swbuf_r+0x74>
 8004c50:	68a3      	ldr	r3, [r4, #8]
 8004c52:	3b01      	subs	r3, #1
 8004c54:	60a3      	str	r3, [r4, #8]
 8004c56:	6823      	ldr	r3, [r4, #0]
 8004c58:	1c5a      	adds	r2, r3, #1
 8004c5a:	6022      	str	r2, [r4, #0]
 8004c5c:	701e      	strb	r6, [r3, #0]
 8004c5e:	6962      	ldr	r2, [r4, #20]
 8004c60:	1c43      	adds	r3, r0, #1
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d004      	beq.n	8004c70 <__swbuf_r+0x5a>
 8004c66:	89a3      	ldrh	r3, [r4, #12]
 8004c68:	07db      	lsls	r3, r3, #31
 8004c6a:	d506      	bpl.n	8004c7a <__swbuf_r+0x64>
 8004c6c:	2e0a      	cmp	r6, #10
 8004c6e:	d104      	bne.n	8004c7a <__swbuf_r+0x64>
 8004c70:	4621      	mov	r1, r4
 8004c72:	4628      	mov	r0, r5
 8004c74:	f000 fd30 	bl	80056d8 <_fflush_r>
 8004c78:	b938      	cbnz	r0, 8004c8a <__swbuf_r+0x74>
 8004c7a:	4638      	mov	r0, r7
 8004c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c7e:	4621      	mov	r1, r4
 8004c80:	4628      	mov	r0, r5
 8004c82:	f000 f805 	bl	8004c90 <__swsetup_r>
 8004c86:	2800      	cmp	r0, #0
 8004c88:	d0d5      	beq.n	8004c36 <__swbuf_r+0x20>
 8004c8a:	f04f 37ff 	mov.w	r7, #4294967295
 8004c8e:	e7f4      	b.n	8004c7a <__swbuf_r+0x64>

08004c90 <__swsetup_r>:
 8004c90:	b538      	push	{r3, r4, r5, lr}
 8004c92:	4b2a      	ldr	r3, [pc, #168]	; (8004d3c <__swsetup_r+0xac>)
 8004c94:	4605      	mov	r5, r0
 8004c96:	6818      	ldr	r0, [r3, #0]
 8004c98:	460c      	mov	r4, r1
 8004c9a:	b118      	cbz	r0, 8004ca4 <__swsetup_r+0x14>
 8004c9c:	6a03      	ldr	r3, [r0, #32]
 8004c9e:	b90b      	cbnz	r3, 8004ca4 <__swsetup_r+0x14>
 8004ca0:	f7ff feca 	bl	8004a38 <__sinit>
 8004ca4:	89a3      	ldrh	r3, [r4, #12]
 8004ca6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004caa:	0718      	lsls	r0, r3, #28
 8004cac:	d422      	bmi.n	8004cf4 <__swsetup_r+0x64>
 8004cae:	06d9      	lsls	r1, r3, #27
 8004cb0:	d407      	bmi.n	8004cc2 <__swsetup_r+0x32>
 8004cb2:	2309      	movs	r3, #9
 8004cb4:	602b      	str	r3, [r5, #0]
 8004cb6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004cba:	81a3      	strh	r3, [r4, #12]
 8004cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8004cc0:	e034      	b.n	8004d2c <__swsetup_r+0x9c>
 8004cc2:	0758      	lsls	r0, r3, #29
 8004cc4:	d512      	bpl.n	8004cec <__swsetup_r+0x5c>
 8004cc6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004cc8:	b141      	cbz	r1, 8004cdc <__swsetup_r+0x4c>
 8004cca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004cce:	4299      	cmp	r1, r3
 8004cd0:	d002      	beq.n	8004cd8 <__swsetup_r+0x48>
 8004cd2:	4628      	mov	r0, r5
 8004cd4:	f000 f8ae 	bl	8004e34 <_free_r>
 8004cd8:	2300      	movs	r3, #0
 8004cda:	6363      	str	r3, [r4, #52]	; 0x34
 8004cdc:	89a3      	ldrh	r3, [r4, #12]
 8004cde:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004ce2:	81a3      	strh	r3, [r4, #12]
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	6063      	str	r3, [r4, #4]
 8004ce8:	6923      	ldr	r3, [r4, #16]
 8004cea:	6023      	str	r3, [r4, #0]
 8004cec:	89a3      	ldrh	r3, [r4, #12]
 8004cee:	f043 0308 	orr.w	r3, r3, #8
 8004cf2:	81a3      	strh	r3, [r4, #12]
 8004cf4:	6923      	ldr	r3, [r4, #16]
 8004cf6:	b94b      	cbnz	r3, 8004d0c <__swsetup_r+0x7c>
 8004cf8:	89a3      	ldrh	r3, [r4, #12]
 8004cfa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004cfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d02:	d003      	beq.n	8004d0c <__swsetup_r+0x7c>
 8004d04:	4621      	mov	r1, r4
 8004d06:	4628      	mov	r0, r5
 8004d08:	f000 fd34 	bl	8005774 <__smakebuf_r>
 8004d0c:	89a0      	ldrh	r0, [r4, #12]
 8004d0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004d12:	f010 0301 	ands.w	r3, r0, #1
 8004d16:	d00a      	beq.n	8004d2e <__swsetup_r+0x9e>
 8004d18:	2300      	movs	r3, #0
 8004d1a:	60a3      	str	r3, [r4, #8]
 8004d1c:	6963      	ldr	r3, [r4, #20]
 8004d1e:	425b      	negs	r3, r3
 8004d20:	61a3      	str	r3, [r4, #24]
 8004d22:	6923      	ldr	r3, [r4, #16]
 8004d24:	b943      	cbnz	r3, 8004d38 <__swsetup_r+0xa8>
 8004d26:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004d2a:	d1c4      	bne.n	8004cb6 <__swsetup_r+0x26>
 8004d2c:	bd38      	pop	{r3, r4, r5, pc}
 8004d2e:	0781      	lsls	r1, r0, #30
 8004d30:	bf58      	it	pl
 8004d32:	6963      	ldrpl	r3, [r4, #20]
 8004d34:	60a3      	str	r3, [r4, #8]
 8004d36:	e7f4      	b.n	8004d22 <__swsetup_r+0x92>
 8004d38:	2000      	movs	r0, #0
 8004d3a:	e7f7      	b.n	8004d2c <__swsetup_r+0x9c>
 8004d3c:	20000088 	.word	0x20000088

08004d40 <memset>:
 8004d40:	4402      	add	r2, r0
 8004d42:	4603      	mov	r3, r0
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d100      	bne.n	8004d4a <memset+0xa>
 8004d48:	4770      	bx	lr
 8004d4a:	f803 1b01 	strb.w	r1, [r3], #1
 8004d4e:	e7f9      	b.n	8004d44 <memset+0x4>

08004d50 <_close_r>:
 8004d50:	b538      	push	{r3, r4, r5, lr}
 8004d52:	4d06      	ldr	r5, [pc, #24]	; (8004d6c <_close_r+0x1c>)
 8004d54:	2300      	movs	r3, #0
 8004d56:	4604      	mov	r4, r0
 8004d58:	4608      	mov	r0, r1
 8004d5a:	602b      	str	r3, [r5, #0]
 8004d5c:	f7fc f99b 	bl	8001096 <_close>
 8004d60:	1c43      	adds	r3, r0, #1
 8004d62:	d102      	bne.n	8004d6a <_close_r+0x1a>
 8004d64:	682b      	ldr	r3, [r5, #0]
 8004d66:	b103      	cbz	r3, 8004d6a <_close_r+0x1a>
 8004d68:	6023      	str	r3, [r4, #0]
 8004d6a:	bd38      	pop	{r3, r4, r5, pc}
 8004d6c:	20000350 	.word	0x20000350

08004d70 <_lseek_r>:
 8004d70:	b538      	push	{r3, r4, r5, lr}
 8004d72:	4d07      	ldr	r5, [pc, #28]	; (8004d90 <_lseek_r+0x20>)
 8004d74:	4604      	mov	r4, r0
 8004d76:	4608      	mov	r0, r1
 8004d78:	4611      	mov	r1, r2
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	602a      	str	r2, [r5, #0]
 8004d7e:	461a      	mov	r2, r3
 8004d80:	f7fc f9b0 	bl	80010e4 <_lseek>
 8004d84:	1c43      	adds	r3, r0, #1
 8004d86:	d102      	bne.n	8004d8e <_lseek_r+0x1e>
 8004d88:	682b      	ldr	r3, [r5, #0]
 8004d8a:	b103      	cbz	r3, 8004d8e <_lseek_r+0x1e>
 8004d8c:	6023      	str	r3, [r4, #0]
 8004d8e:	bd38      	pop	{r3, r4, r5, pc}
 8004d90:	20000350 	.word	0x20000350

08004d94 <_read_r>:
 8004d94:	b538      	push	{r3, r4, r5, lr}
 8004d96:	4d07      	ldr	r5, [pc, #28]	; (8004db4 <_read_r+0x20>)
 8004d98:	4604      	mov	r4, r0
 8004d9a:	4608      	mov	r0, r1
 8004d9c:	4611      	mov	r1, r2
 8004d9e:	2200      	movs	r2, #0
 8004da0:	602a      	str	r2, [r5, #0]
 8004da2:	461a      	mov	r2, r3
 8004da4:	f7fc f93e 	bl	8001024 <_read>
 8004da8:	1c43      	adds	r3, r0, #1
 8004daa:	d102      	bne.n	8004db2 <_read_r+0x1e>
 8004dac:	682b      	ldr	r3, [r5, #0]
 8004dae:	b103      	cbz	r3, 8004db2 <_read_r+0x1e>
 8004db0:	6023      	str	r3, [r4, #0]
 8004db2:	bd38      	pop	{r3, r4, r5, pc}
 8004db4:	20000350 	.word	0x20000350

08004db8 <_write_r>:
 8004db8:	b538      	push	{r3, r4, r5, lr}
 8004dba:	4d07      	ldr	r5, [pc, #28]	; (8004dd8 <_write_r+0x20>)
 8004dbc:	4604      	mov	r4, r0
 8004dbe:	4608      	mov	r0, r1
 8004dc0:	4611      	mov	r1, r2
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	602a      	str	r2, [r5, #0]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	f7fc f949 	bl	800105e <_write>
 8004dcc:	1c43      	adds	r3, r0, #1
 8004dce:	d102      	bne.n	8004dd6 <_write_r+0x1e>
 8004dd0:	682b      	ldr	r3, [r5, #0]
 8004dd2:	b103      	cbz	r3, 8004dd6 <_write_r+0x1e>
 8004dd4:	6023      	str	r3, [r4, #0]
 8004dd6:	bd38      	pop	{r3, r4, r5, pc}
 8004dd8:	20000350 	.word	0x20000350

08004ddc <__errno>:
 8004ddc:	4b01      	ldr	r3, [pc, #4]	; (8004de4 <__errno+0x8>)
 8004dde:	6818      	ldr	r0, [r3, #0]
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	20000088 	.word	0x20000088

08004de8 <__libc_init_array>:
 8004de8:	b570      	push	{r4, r5, r6, lr}
 8004dea:	4d0d      	ldr	r5, [pc, #52]	; (8004e20 <__libc_init_array+0x38>)
 8004dec:	4c0d      	ldr	r4, [pc, #52]	; (8004e24 <__libc_init_array+0x3c>)
 8004dee:	1b64      	subs	r4, r4, r5
 8004df0:	10a4      	asrs	r4, r4, #2
 8004df2:	2600      	movs	r6, #0
 8004df4:	42a6      	cmp	r6, r4
 8004df6:	d109      	bne.n	8004e0c <__libc_init_array+0x24>
 8004df8:	4d0b      	ldr	r5, [pc, #44]	; (8004e28 <__libc_init_array+0x40>)
 8004dfa:	4c0c      	ldr	r4, [pc, #48]	; (8004e2c <__libc_init_array+0x44>)
 8004dfc:	f000 fd5c 	bl	80058b8 <_init>
 8004e00:	1b64      	subs	r4, r4, r5
 8004e02:	10a4      	asrs	r4, r4, #2
 8004e04:	2600      	movs	r6, #0
 8004e06:	42a6      	cmp	r6, r4
 8004e08:	d105      	bne.n	8004e16 <__libc_init_array+0x2e>
 8004e0a:	bd70      	pop	{r4, r5, r6, pc}
 8004e0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e10:	4798      	blx	r3
 8004e12:	3601      	adds	r6, #1
 8004e14:	e7ee      	b.n	8004df4 <__libc_init_array+0xc>
 8004e16:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e1a:	4798      	blx	r3
 8004e1c:	3601      	adds	r6, #1
 8004e1e:	e7f2      	b.n	8004e06 <__libc_init_array+0x1e>
 8004e20:	08005a8c 	.word	0x08005a8c
 8004e24:	08005a8c 	.word	0x08005a8c
 8004e28:	08005a8c 	.word	0x08005a8c
 8004e2c:	08005a90 	.word	0x08005a90

08004e30 <__retarget_lock_acquire_recursive>:
 8004e30:	4770      	bx	lr

08004e32 <__retarget_lock_release_recursive>:
 8004e32:	4770      	bx	lr

08004e34 <_free_r>:
 8004e34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e36:	2900      	cmp	r1, #0
 8004e38:	d044      	beq.n	8004ec4 <_free_r+0x90>
 8004e3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e3e:	9001      	str	r0, [sp, #4]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f1a1 0404 	sub.w	r4, r1, #4
 8004e46:	bfb8      	it	lt
 8004e48:	18e4      	addlt	r4, r4, r3
 8004e4a:	f000 f8df 	bl	800500c <__malloc_lock>
 8004e4e:	4a1e      	ldr	r2, [pc, #120]	; (8004ec8 <_free_r+0x94>)
 8004e50:	9801      	ldr	r0, [sp, #4]
 8004e52:	6813      	ldr	r3, [r2, #0]
 8004e54:	b933      	cbnz	r3, 8004e64 <_free_r+0x30>
 8004e56:	6063      	str	r3, [r4, #4]
 8004e58:	6014      	str	r4, [r2, #0]
 8004e5a:	b003      	add	sp, #12
 8004e5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e60:	f000 b8da 	b.w	8005018 <__malloc_unlock>
 8004e64:	42a3      	cmp	r3, r4
 8004e66:	d908      	bls.n	8004e7a <_free_r+0x46>
 8004e68:	6825      	ldr	r5, [r4, #0]
 8004e6a:	1961      	adds	r1, r4, r5
 8004e6c:	428b      	cmp	r3, r1
 8004e6e:	bf01      	itttt	eq
 8004e70:	6819      	ldreq	r1, [r3, #0]
 8004e72:	685b      	ldreq	r3, [r3, #4]
 8004e74:	1949      	addeq	r1, r1, r5
 8004e76:	6021      	streq	r1, [r4, #0]
 8004e78:	e7ed      	b.n	8004e56 <_free_r+0x22>
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	b10b      	cbz	r3, 8004e84 <_free_r+0x50>
 8004e80:	42a3      	cmp	r3, r4
 8004e82:	d9fa      	bls.n	8004e7a <_free_r+0x46>
 8004e84:	6811      	ldr	r1, [r2, #0]
 8004e86:	1855      	adds	r5, r2, r1
 8004e88:	42a5      	cmp	r5, r4
 8004e8a:	d10b      	bne.n	8004ea4 <_free_r+0x70>
 8004e8c:	6824      	ldr	r4, [r4, #0]
 8004e8e:	4421      	add	r1, r4
 8004e90:	1854      	adds	r4, r2, r1
 8004e92:	42a3      	cmp	r3, r4
 8004e94:	6011      	str	r1, [r2, #0]
 8004e96:	d1e0      	bne.n	8004e5a <_free_r+0x26>
 8004e98:	681c      	ldr	r4, [r3, #0]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	6053      	str	r3, [r2, #4]
 8004e9e:	440c      	add	r4, r1
 8004ea0:	6014      	str	r4, [r2, #0]
 8004ea2:	e7da      	b.n	8004e5a <_free_r+0x26>
 8004ea4:	d902      	bls.n	8004eac <_free_r+0x78>
 8004ea6:	230c      	movs	r3, #12
 8004ea8:	6003      	str	r3, [r0, #0]
 8004eaa:	e7d6      	b.n	8004e5a <_free_r+0x26>
 8004eac:	6825      	ldr	r5, [r4, #0]
 8004eae:	1961      	adds	r1, r4, r5
 8004eb0:	428b      	cmp	r3, r1
 8004eb2:	bf04      	itt	eq
 8004eb4:	6819      	ldreq	r1, [r3, #0]
 8004eb6:	685b      	ldreq	r3, [r3, #4]
 8004eb8:	6063      	str	r3, [r4, #4]
 8004eba:	bf04      	itt	eq
 8004ebc:	1949      	addeq	r1, r1, r5
 8004ebe:	6021      	streq	r1, [r4, #0]
 8004ec0:	6054      	str	r4, [r2, #4]
 8004ec2:	e7ca      	b.n	8004e5a <_free_r+0x26>
 8004ec4:	b003      	add	sp, #12
 8004ec6:	bd30      	pop	{r4, r5, pc}
 8004ec8:	20000358 	.word	0x20000358

08004ecc <sbrk_aligned>:
 8004ecc:	b570      	push	{r4, r5, r6, lr}
 8004ece:	4e0e      	ldr	r6, [pc, #56]	; (8004f08 <sbrk_aligned+0x3c>)
 8004ed0:	460c      	mov	r4, r1
 8004ed2:	6831      	ldr	r1, [r6, #0]
 8004ed4:	4605      	mov	r5, r0
 8004ed6:	b911      	cbnz	r1, 8004ede <sbrk_aligned+0x12>
 8004ed8:	f000 fcde 	bl	8005898 <_sbrk_r>
 8004edc:	6030      	str	r0, [r6, #0]
 8004ede:	4621      	mov	r1, r4
 8004ee0:	4628      	mov	r0, r5
 8004ee2:	f000 fcd9 	bl	8005898 <_sbrk_r>
 8004ee6:	1c43      	adds	r3, r0, #1
 8004ee8:	d00a      	beq.n	8004f00 <sbrk_aligned+0x34>
 8004eea:	1cc4      	adds	r4, r0, #3
 8004eec:	f024 0403 	bic.w	r4, r4, #3
 8004ef0:	42a0      	cmp	r0, r4
 8004ef2:	d007      	beq.n	8004f04 <sbrk_aligned+0x38>
 8004ef4:	1a21      	subs	r1, r4, r0
 8004ef6:	4628      	mov	r0, r5
 8004ef8:	f000 fcce 	bl	8005898 <_sbrk_r>
 8004efc:	3001      	adds	r0, #1
 8004efe:	d101      	bne.n	8004f04 <sbrk_aligned+0x38>
 8004f00:	f04f 34ff 	mov.w	r4, #4294967295
 8004f04:	4620      	mov	r0, r4
 8004f06:	bd70      	pop	{r4, r5, r6, pc}
 8004f08:	2000035c 	.word	0x2000035c

08004f0c <_malloc_r>:
 8004f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f10:	1ccd      	adds	r5, r1, #3
 8004f12:	f025 0503 	bic.w	r5, r5, #3
 8004f16:	3508      	adds	r5, #8
 8004f18:	2d0c      	cmp	r5, #12
 8004f1a:	bf38      	it	cc
 8004f1c:	250c      	movcc	r5, #12
 8004f1e:	2d00      	cmp	r5, #0
 8004f20:	4607      	mov	r7, r0
 8004f22:	db01      	blt.n	8004f28 <_malloc_r+0x1c>
 8004f24:	42a9      	cmp	r1, r5
 8004f26:	d905      	bls.n	8004f34 <_malloc_r+0x28>
 8004f28:	230c      	movs	r3, #12
 8004f2a:	603b      	str	r3, [r7, #0]
 8004f2c:	2600      	movs	r6, #0
 8004f2e:	4630      	mov	r0, r6
 8004f30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f34:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005008 <_malloc_r+0xfc>
 8004f38:	f000 f868 	bl	800500c <__malloc_lock>
 8004f3c:	f8d8 3000 	ldr.w	r3, [r8]
 8004f40:	461c      	mov	r4, r3
 8004f42:	bb5c      	cbnz	r4, 8004f9c <_malloc_r+0x90>
 8004f44:	4629      	mov	r1, r5
 8004f46:	4638      	mov	r0, r7
 8004f48:	f7ff ffc0 	bl	8004ecc <sbrk_aligned>
 8004f4c:	1c43      	adds	r3, r0, #1
 8004f4e:	4604      	mov	r4, r0
 8004f50:	d155      	bne.n	8004ffe <_malloc_r+0xf2>
 8004f52:	f8d8 4000 	ldr.w	r4, [r8]
 8004f56:	4626      	mov	r6, r4
 8004f58:	2e00      	cmp	r6, #0
 8004f5a:	d145      	bne.n	8004fe8 <_malloc_r+0xdc>
 8004f5c:	2c00      	cmp	r4, #0
 8004f5e:	d048      	beq.n	8004ff2 <_malloc_r+0xe6>
 8004f60:	6823      	ldr	r3, [r4, #0]
 8004f62:	4631      	mov	r1, r6
 8004f64:	4638      	mov	r0, r7
 8004f66:	eb04 0903 	add.w	r9, r4, r3
 8004f6a:	f000 fc95 	bl	8005898 <_sbrk_r>
 8004f6e:	4581      	cmp	r9, r0
 8004f70:	d13f      	bne.n	8004ff2 <_malloc_r+0xe6>
 8004f72:	6821      	ldr	r1, [r4, #0]
 8004f74:	1a6d      	subs	r5, r5, r1
 8004f76:	4629      	mov	r1, r5
 8004f78:	4638      	mov	r0, r7
 8004f7a:	f7ff ffa7 	bl	8004ecc <sbrk_aligned>
 8004f7e:	3001      	adds	r0, #1
 8004f80:	d037      	beq.n	8004ff2 <_malloc_r+0xe6>
 8004f82:	6823      	ldr	r3, [r4, #0]
 8004f84:	442b      	add	r3, r5
 8004f86:	6023      	str	r3, [r4, #0]
 8004f88:	f8d8 3000 	ldr.w	r3, [r8]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d038      	beq.n	8005002 <_malloc_r+0xf6>
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	42a2      	cmp	r2, r4
 8004f94:	d12b      	bne.n	8004fee <_malloc_r+0xe2>
 8004f96:	2200      	movs	r2, #0
 8004f98:	605a      	str	r2, [r3, #4]
 8004f9a:	e00f      	b.n	8004fbc <_malloc_r+0xb0>
 8004f9c:	6822      	ldr	r2, [r4, #0]
 8004f9e:	1b52      	subs	r2, r2, r5
 8004fa0:	d41f      	bmi.n	8004fe2 <_malloc_r+0xd6>
 8004fa2:	2a0b      	cmp	r2, #11
 8004fa4:	d917      	bls.n	8004fd6 <_malloc_r+0xca>
 8004fa6:	1961      	adds	r1, r4, r5
 8004fa8:	42a3      	cmp	r3, r4
 8004faa:	6025      	str	r5, [r4, #0]
 8004fac:	bf18      	it	ne
 8004fae:	6059      	strne	r1, [r3, #4]
 8004fb0:	6863      	ldr	r3, [r4, #4]
 8004fb2:	bf08      	it	eq
 8004fb4:	f8c8 1000 	streq.w	r1, [r8]
 8004fb8:	5162      	str	r2, [r4, r5]
 8004fba:	604b      	str	r3, [r1, #4]
 8004fbc:	4638      	mov	r0, r7
 8004fbe:	f104 060b 	add.w	r6, r4, #11
 8004fc2:	f000 f829 	bl	8005018 <__malloc_unlock>
 8004fc6:	f026 0607 	bic.w	r6, r6, #7
 8004fca:	1d23      	adds	r3, r4, #4
 8004fcc:	1af2      	subs	r2, r6, r3
 8004fce:	d0ae      	beq.n	8004f2e <_malloc_r+0x22>
 8004fd0:	1b9b      	subs	r3, r3, r6
 8004fd2:	50a3      	str	r3, [r4, r2]
 8004fd4:	e7ab      	b.n	8004f2e <_malloc_r+0x22>
 8004fd6:	42a3      	cmp	r3, r4
 8004fd8:	6862      	ldr	r2, [r4, #4]
 8004fda:	d1dd      	bne.n	8004f98 <_malloc_r+0x8c>
 8004fdc:	f8c8 2000 	str.w	r2, [r8]
 8004fe0:	e7ec      	b.n	8004fbc <_malloc_r+0xb0>
 8004fe2:	4623      	mov	r3, r4
 8004fe4:	6864      	ldr	r4, [r4, #4]
 8004fe6:	e7ac      	b.n	8004f42 <_malloc_r+0x36>
 8004fe8:	4634      	mov	r4, r6
 8004fea:	6876      	ldr	r6, [r6, #4]
 8004fec:	e7b4      	b.n	8004f58 <_malloc_r+0x4c>
 8004fee:	4613      	mov	r3, r2
 8004ff0:	e7cc      	b.n	8004f8c <_malloc_r+0x80>
 8004ff2:	230c      	movs	r3, #12
 8004ff4:	603b      	str	r3, [r7, #0]
 8004ff6:	4638      	mov	r0, r7
 8004ff8:	f000 f80e 	bl	8005018 <__malloc_unlock>
 8004ffc:	e797      	b.n	8004f2e <_malloc_r+0x22>
 8004ffe:	6025      	str	r5, [r4, #0]
 8005000:	e7dc      	b.n	8004fbc <_malloc_r+0xb0>
 8005002:	605b      	str	r3, [r3, #4]
 8005004:	deff      	udf	#255	; 0xff
 8005006:	bf00      	nop
 8005008:	20000358 	.word	0x20000358

0800500c <__malloc_lock>:
 800500c:	4801      	ldr	r0, [pc, #4]	; (8005014 <__malloc_lock+0x8>)
 800500e:	f7ff bf0f 	b.w	8004e30 <__retarget_lock_acquire_recursive>
 8005012:	bf00      	nop
 8005014:	20000354 	.word	0x20000354

08005018 <__malloc_unlock>:
 8005018:	4801      	ldr	r0, [pc, #4]	; (8005020 <__malloc_unlock+0x8>)
 800501a:	f7ff bf0a 	b.w	8004e32 <__retarget_lock_release_recursive>
 800501e:	bf00      	nop
 8005020:	20000354 	.word	0x20000354

08005024 <__sfputc_r>:
 8005024:	6893      	ldr	r3, [r2, #8]
 8005026:	3b01      	subs	r3, #1
 8005028:	2b00      	cmp	r3, #0
 800502a:	b410      	push	{r4}
 800502c:	6093      	str	r3, [r2, #8]
 800502e:	da08      	bge.n	8005042 <__sfputc_r+0x1e>
 8005030:	6994      	ldr	r4, [r2, #24]
 8005032:	42a3      	cmp	r3, r4
 8005034:	db01      	blt.n	800503a <__sfputc_r+0x16>
 8005036:	290a      	cmp	r1, #10
 8005038:	d103      	bne.n	8005042 <__sfputc_r+0x1e>
 800503a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800503e:	f7ff bdea 	b.w	8004c16 <__swbuf_r>
 8005042:	6813      	ldr	r3, [r2, #0]
 8005044:	1c58      	adds	r0, r3, #1
 8005046:	6010      	str	r0, [r2, #0]
 8005048:	7019      	strb	r1, [r3, #0]
 800504a:	4608      	mov	r0, r1
 800504c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005050:	4770      	bx	lr

08005052 <__sfputs_r>:
 8005052:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005054:	4606      	mov	r6, r0
 8005056:	460f      	mov	r7, r1
 8005058:	4614      	mov	r4, r2
 800505a:	18d5      	adds	r5, r2, r3
 800505c:	42ac      	cmp	r4, r5
 800505e:	d101      	bne.n	8005064 <__sfputs_r+0x12>
 8005060:	2000      	movs	r0, #0
 8005062:	e007      	b.n	8005074 <__sfputs_r+0x22>
 8005064:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005068:	463a      	mov	r2, r7
 800506a:	4630      	mov	r0, r6
 800506c:	f7ff ffda 	bl	8005024 <__sfputc_r>
 8005070:	1c43      	adds	r3, r0, #1
 8005072:	d1f3      	bne.n	800505c <__sfputs_r+0xa>
 8005074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005078 <_vfiprintf_r>:
 8005078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800507c:	460d      	mov	r5, r1
 800507e:	b09d      	sub	sp, #116	; 0x74
 8005080:	4614      	mov	r4, r2
 8005082:	4698      	mov	r8, r3
 8005084:	4606      	mov	r6, r0
 8005086:	b118      	cbz	r0, 8005090 <_vfiprintf_r+0x18>
 8005088:	6a03      	ldr	r3, [r0, #32]
 800508a:	b90b      	cbnz	r3, 8005090 <_vfiprintf_r+0x18>
 800508c:	f7ff fcd4 	bl	8004a38 <__sinit>
 8005090:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005092:	07d9      	lsls	r1, r3, #31
 8005094:	d405      	bmi.n	80050a2 <_vfiprintf_r+0x2a>
 8005096:	89ab      	ldrh	r3, [r5, #12]
 8005098:	059a      	lsls	r2, r3, #22
 800509a:	d402      	bmi.n	80050a2 <_vfiprintf_r+0x2a>
 800509c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800509e:	f7ff fec7 	bl	8004e30 <__retarget_lock_acquire_recursive>
 80050a2:	89ab      	ldrh	r3, [r5, #12]
 80050a4:	071b      	lsls	r3, r3, #28
 80050a6:	d501      	bpl.n	80050ac <_vfiprintf_r+0x34>
 80050a8:	692b      	ldr	r3, [r5, #16]
 80050aa:	b99b      	cbnz	r3, 80050d4 <_vfiprintf_r+0x5c>
 80050ac:	4629      	mov	r1, r5
 80050ae:	4630      	mov	r0, r6
 80050b0:	f7ff fdee 	bl	8004c90 <__swsetup_r>
 80050b4:	b170      	cbz	r0, 80050d4 <_vfiprintf_r+0x5c>
 80050b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80050b8:	07dc      	lsls	r4, r3, #31
 80050ba:	d504      	bpl.n	80050c6 <_vfiprintf_r+0x4e>
 80050bc:	f04f 30ff 	mov.w	r0, #4294967295
 80050c0:	b01d      	add	sp, #116	; 0x74
 80050c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050c6:	89ab      	ldrh	r3, [r5, #12]
 80050c8:	0598      	lsls	r0, r3, #22
 80050ca:	d4f7      	bmi.n	80050bc <_vfiprintf_r+0x44>
 80050cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80050ce:	f7ff feb0 	bl	8004e32 <__retarget_lock_release_recursive>
 80050d2:	e7f3      	b.n	80050bc <_vfiprintf_r+0x44>
 80050d4:	2300      	movs	r3, #0
 80050d6:	9309      	str	r3, [sp, #36]	; 0x24
 80050d8:	2320      	movs	r3, #32
 80050da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80050de:	f8cd 800c 	str.w	r8, [sp, #12]
 80050e2:	2330      	movs	r3, #48	; 0x30
 80050e4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005298 <_vfiprintf_r+0x220>
 80050e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80050ec:	f04f 0901 	mov.w	r9, #1
 80050f0:	4623      	mov	r3, r4
 80050f2:	469a      	mov	sl, r3
 80050f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050f8:	b10a      	cbz	r2, 80050fe <_vfiprintf_r+0x86>
 80050fa:	2a25      	cmp	r2, #37	; 0x25
 80050fc:	d1f9      	bne.n	80050f2 <_vfiprintf_r+0x7a>
 80050fe:	ebba 0b04 	subs.w	fp, sl, r4
 8005102:	d00b      	beq.n	800511c <_vfiprintf_r+0xa4>
 8005104:	465b      	mov	r3, fp
 8005106:	4622      	mov	r2, r4
 8005108:	4629      	mov	r1, r5
 800510a:	4630      	mov	r0, r6
 800510c:	f7ff ffa1 	bl	8005052 <__sfputs_r>
 8005110:	3001      	adds	r0, #1
 8005112:	f000 80a9 	beq.w	8005268 <_vfiprintf_r+0x1f0>
 8005116:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005118:	445a      	add	r2, fp
 800511a:	9209      	str	r2, [sp, #36]	; 0x24
 800511c:	f89a 3000 	ldrb.w	r3, [sl]
 8005120:	2b00      	cmp	r3, #0
 8005122:	f000 80a1 	beq.w	8005268 <_vfiprintf_r+0x1f0>
 8005126:	2300      	movs	r3, #0
 8005128:	f04f 32ff 	mov.w	r2, #4294967295
 800512c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005130:	f10a 0a01 	add.w	sl, sl, #1
 8005134:	9304      	str	r3, [sp, #16]
 8005136:	9307      	str	r3, [sp, #28]
 8005138:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800513c:	931a      	str	r3, [sp, #104]	; 0x68
 800513e:	4654      	mov	r4, sl
 8005140:	2205      	movs	r2, #5
 8005142:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005146:	4854      	ldr	r0, [pc, #336]	; (8005298 <_vfiprintf_r+0x220>)
 8005148:	f7fb f872 	bl	8000230 <memchr>
 800514c:	9a04      	ldr	r2, [sp, #16]
 800514e:	b9d8      	cbnz	r0, 8005188 <_vfiprintf_r+0x110>
 8005150:	06d1      	lsls	r1, r2, #27
 8005152:	bf44      	itt	mi
 8005154:	2320      	movmi	r3, #32
 8005156:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800515a:	0713      	lsls	r3, r2, #28
 800515c:	bf44      	itt	mi
 800515e:	232b      	movmi	r3, #43	; 0x2b
 8005160:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005164:	f89a 3000 	ldrb.w	r3, [sl]
 8005168:	2b2a      	cmp	r3, #42	; 0x2a
 800516a:	d015      	beq.n	8005198 <_vfiprintf_r+0x120>
 800516c:	9a07      	ldr	r2, [sp, #28]
 800516e:	4654      	mov	r4, sl
 8005170:	2000      	movs	r0, #0
 8005172:	f04f 0c0a 	mov.w	ip, #10
 8005176:	4621      	mov	r1, r4
 8005178:	f811 3b01 	ldrb.w	r3, [r1], #1
 800517c:	3b30      	subs	r3, #48	; 0x30
 800517e:	2b09      	cmp	r3, #9
 8005180:	d94d      	bls.n	800521e <_vfiprintf_r+0x1a6>
 8005182:	b1b0      	cbz	r0, 80051b2 <_vfiprintf_r+0x13a>
 8005184:	9207      	str	r2, [sp, #28]
 8005186:	e014      	b.n	80051b2 <_vfiprintf_r+0x13a>
 8005188:	eba0 0308 	sub.w	r3, r0, r8
 800518c:	fa09 f303 	lsl.w	r3, r9, r3
 8005190:	4313      	orrs	r3, r2
 8005192:	9304      	str	r3, [sp, #16]
 8005194:	46a2      	mov	sl, r4
 8005196:	e7d2      	b.n	800513e <_vfiprintf_r+0xc6>
 8005198:	9b03      	ldr	r3, [sp, #12]
 800519a:	1d19      	adds	r1, r3, #4
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	9103      	str	r1, [sp, #12]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	bfbb      	ittet	lt
 80051a4:	425b      	neglt	r3, r3
 80051a6:	f042 0202 	orrlt.w	r2, r2, #2
 80051aa:	9307      	strge	r3, [sp, #28]
 80051ac:	9307      	strlt	r3, [sp, #28]
 80051ae:	bfb8      	it	lt
 80051b0:	9204      	strlt	r2, [sp, #16]
 80051b2:	7823      	ldrb	r3, [r4, #0]
 80051b4:	2b2e      	cmp	r3, #46	; 0x2e
 80051b6:	d10c      	bne.n	80051d2 <_vfiprintf_r+0x15a>
 80051b8:	7863      	ldrb	r3, [r4, #1]
 80051ba:	2b2a      	cmp	r3, #42	; 0x2a
 80051bc:	d134      	bne.n	8005228 <_vfiprintf_r+0x1b0>
 80051be:	9b03      	ldr	r3, [sp, #12]
 80051c0:	1d1a      	adds	r2, r3, #4
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	9203      	str	r2, [sp, #12]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	bfb8      	it	lt
 80051ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80051ce:	3402      	adds	r4, #2
 80051d0:	9305      	str	r3, [sp, #20]
 80051d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80052a8 <_vfiprintf_r+0x230>
 80051d6:	7821      	ldrb	r1, [r4, #0]
 80051d8:	2203      	movs	r2, #3
 80051da:	4650      	mov	r0, sl
 80051dc:	f7fb f828 	bl	8000230 <memchr>
 80051e0:	b138      	cbz	r0, 80051f2 <_vfiprintf_r+0x17a>
 80051e2:	9b04      	ldr	r3, [sp, #16]
 80051e4:	eba0 000a 	sub.w	r0, r0, sl
 80051e8:	2240      	movs	r2, #64	; 0x40
 80051ea:	4082      	lsls	r2, r0
 80051ec:	4313      	orrs	r3, r2
 80051ee:	3401      	adds	r4, #1
 80051f0:	9304      	str	r3, [sp, #16]
 80051f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051f6:	4829      	ldr	r0, [pc, #164]	; (800529c <_vfiprintf_r+0x224>)
 80051f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051fc:	2206      	movs	r2, #6
 80051fe:	f7fb f817 	bl	8000230 <memchr>
 8005202:	2800      	cmp	r0, #0
 8005204:	d03f      	beq.n	8005286 <_vfiprintf_r+0x20e>
 8005206:	4b26      	ldr	r3, [pc, #152]	; (80052a0 <_vfiprintf_r+0x228>)
 8005208:	bb1b      	cbnz	r3, 8005252 <_vfiprintf_r+0x1da>
 800520a:	9b03      	ldr	r3, [sp, #12]
 800520c:	3307      	adds	r3, #7
 800520e:	f023 0307 	bic.w	r3, r3, #7
 8005212:	3308      	adds	r3, #8
 8005214:	9303      	str	r3, [sp, #12]
 8005216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005218:	443b      	add	r3, r7
 800521a:	9309      	str	r3, [sp, #36]	; 0x24
 800521c:	e768      	b.n	80050f0 <_vfiprintf_r+0x78>
 800521e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005222:	460c      	mov	r4, r1
 8005224:	2001      	movs	r0, #1
 8005226:	e7a6      	b.n	8005176 <_vfiprintf_r+0xfe>
 8005228:	2300      	movs	r3, #0
 800522a:	3401      	adds	r4, #1
 800522c:	9305      	str	r3, [sp, #20]
 800522e:	4619      	mov	r1, r3
 8005230:	f04f 0c0a 	mov.w	ip, #10
 8005234:	4620      	mov	r0, r4
 8005236:	f810 2b01 	ldrb.w	r2, [r0], #1
 800523a:	3a30      	subs	r2, #48	; 0x30
 800523c:	2a09      	cmp	r2, #9
 800523e:	d903      	bls.n	8005248 <_vfiprintf_r+0x1d0>
 8005240:	2b00      	cmp	r3, #0
 8005242:	d0c6      	beq.n	80051d2 <_vfiprintf_r+0x15a>
 8005244:	9105      	str	r1, [sp, #20]
 8005246:	e7c4      	b.n	80051d2 <_vfiprintf_r+0x15a>
 8005248:	fb0c 2101 	mla	r1, ip, r1, r2
 800524c:	4604      	mov	r4, r0
 800524e:	2301      	movs	r3, #1
 8005250:	e7f0      	b.n	8005234 <_vfiprintf_r+0x1bc>
 8005252:	ab03      	add	r3, sp, #12
 8005254:	9300      	str	r3, [sp, #0]
 8005256:	462a      	mov	r2, r5
 8005258:	4b12      	ldr	r3, [pc, #72]	; (80052a4 <_vfiprintf_r+0x22c>)
 800525a:	a904      	add	r1, sp, #16
 800525c:	4630      	mov	r0, r6
 800525e:	f3af 8000 	nop.w
 8005262:	4607      	mov	r7, r0
 8005264:	1c78      	adds	r0, r7, #1
 8005266:	d1d6      	bne.n	8005216 <_vfiprintf_r+0x19e>
 8005268:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800526a:	07d9      	lsls	r1, r3, #31
 800526c:	d405      	bmi.n	800527a <_vfiprintf_r+0x202>
 800526e:	89ab      	ldrh	r3, [r5, #12]
 8005270:	059a      	lsls	r2, r3, #22
 8005272:	d402      	bmi.n	800527a <_vfiprintf_r+0x202>
 8005274:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005276:	f7ff fddc 	bl	8004e32 <__retarget_lock_release_recursive>
 800527a:	89ab      	ldrh	r3, [r5, #12]
 800527c:	065b      	lsls	r3, r3, #25
 800527e:	f53f af1d 	bmi.w	80050bc <_vfiprintf_r+0x44>
 8005282:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005284:	e71c      	b.n	80050c0 <_vfiprintf_r+0x48>
 8005286:	ab03      	add	r3, sp, #12
 8005288:	9300      	str	r3, [sp, #0]
 800528a:	462a      	mov	r2, r5
 800528c:	4b05      	ldr	r3, [pc, #20]	; (80052a4 <_vfiprintf_r+0x22c>)
 800528e:	a904      	add	r1, sp, #16
 8005290:	4630      	mov	r0, r6
 8005292:	f000 f879 	bl	8005388 <_printf_i>
 8005296:	e7e4      	b.n	8005262 <_vfiprintf_r+0x1ea>
 8005298:	08005a50 	.word	0x08005a50
 800529c:	08005a5a 	.word	0x08005a5a
 80052a0:	00000000 	.word	0x00000000
 80052a4:	08005053 	.word	0x08005053
 80052a8:	08005a56 	.word	0x08005a56

080052ac <_printf_common>:
 80052ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052b0:	4616      	mov	r6, r2
 80052b2:	4699      	mov	r9, r3
 80052b4:	688a      	ldr	r2, [r1, #8]
 80052b6:	690b      	ldr	r3, [r1, #16]
 80052b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80052bc:	4293      	cmp	r3, r2
 80052be:	bfb8      	it	lt
 80052c0:	4613      	movlt	r3, r2
 80052c2:	6033      	str	r3, [r6, #0]
 80052c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80052c8:	4607      	mov	r7, r0
 80052ca:	460c      	mov	r4, r1
 80052cc:	b10a      	cbz	r2, 80052d2 <_printf_common+0x26>
 80052ce:	3301      	adds	r3, #1
 80052d0:	6033      	str	r3, [r6, #0]
 80052d2:	6823      	ldr	r3, [r4, #0]
 80052d4:	0699      	lsls	r1, r3, #26
 80052d6:	bf42      	ittt	mi
 80052d8:	6833      	ldrmi	r3, [r6, #0]
 80052da:	3302      	addmi	r3, #2
 80052dc:	6033      	strmi	r3, [r6, #0]
 80052de:	6825      	ldr	r5, [r4, #0]
 80052e0:	f015 0506 	ands.w	r5, r5, #6
 80052e4:	d106      	bne.n	80052f4 <_printf_common+0x48>
 80052e6:	f104 0a19 	add.w	sl, r4, #25
 80052ea:	68e3      	ldr	r3, [r4, #12]
 80052ec:	6832      	ldr	r2, [r6, #0]
 80052ee:	1a9b      	subs	r3, r3, r2
 80052f0:	42ab      	cmp	r3, r5
 80052f2:	dc26      	bgt.n	8005342 <_printf_common+0x96>
 80052f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80052f8:	1e13      	subs	r3, r2, #0
 80052fa:	6822      	ldr	r2, [r4, #0]
 80052fc:	bf18      	it	ne
 80052fe:	2301      	movne	r3, #1
 8005300:	0692      	lsls	r2, r2, #26
 8005302:	d42b      	bmi.n	800535c <_printf_common+0xb0>
 8005304:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005308:	4649      	mov	r1, r9
 800530a:	4638      	mov	r0, r7
 800530c:	47c0      	blx	r8
 800530e:	3001      	adds	r0, #1
 8005310:	d01e      	beq.n	8005350 <_printf_common+0xa4>
 8005312:	6823      	ldr	r3, [r4, #0]
 8005314:	6922      	ldr	r2, [r4, #16]
 8005316:	f003 0306 	and.w	r3, r3, #6
 800531a:	2b04      	cmp	r3, #4
 800531c:	bf02      	ittt	eq
 800531e:	68e5      	ldreq	r5, [r4, #12]
 8005320:	6833      	ldreq	r3, [r6, #0]
 8005322:	1aed      	subeq	r5, r5, r3
 8005324:	68a3      	ldr	r3, [r4, #8]
 8005326:	bf0c      	ite	eq
 8005328:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800532c:	2500      	movne	r5, #0
 800532e:	4293      	cmp	r3, r2
 8005330:	bfc4      	itt	gt
 8005332:	1a9b      	subgt	r3, r3, r2
 8005334:	18ed      	addgt	r5, r5, r3
 8005336:	2600      	movs	r6, #0
 8005338:	341a      	adds	r4, #26
 800533a:	42b5      	cmp	r5, r6
 800533c:	d11a      	bne.n	8005374 <_printf_common+0xc8>
 800533e:	2000      	movs	r0, #0
 8005340:	e008      	b.n	8005354 <_printf_common+0xa8>
 8005342:	2301      	movs	r3, #1
 8005344:	4652      	mov	r2, sl
 8005346:	4649      	mov	r1, r9
 8005348:	4638      	mov	r0, r7
 800534a:	47c0      	blx	r8
 800534c:	3001      	adds	r0, #1
 800534e:	d103      	bne.n	8005358 <_printf_common+0xac>
 8005350:	f04f 30ff 	mov.w	r0, #4294967295
 8005354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005358:	3501      	adds	r5, #1
 800535a:	e7c6      	b.n	80052ea <_printf_common+0x3e>
 800535c:	18e1      	adds	r1, r4, r3
 800535e:	1c5a      	adds	r2, r3, #1
 8005360:	2030      	movs	r0, #48	; 0x30
 8005362:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005366:	4422      	add	r2, r4
 8005368:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800536c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005370:	3302      	adds	r3, #2
 8005372:	e7c7      	b.n	8005304 <_printf_common+0x58>
 8005374:	2301      	movs	r3, #1
 8005376:	4622      	mov	r2, r4
 8005378:	4649      	mov	r1, r9
 800537a:	4638      	mov	r0, r7
 800537c:	47c0      	blx	r8
 800537e:	3001      	adds	r0, #1
 8005380:	d0e6      	beq.n	8005350 <_printf_common+0xa4>
 8005382:	3601      	adds	r6, #1
 8005384:	e7d9      	b.n	800533a <_printf_common+0x8e>
	...

08005388 <_printf_i>:
 8005388:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800538c:	7e0f      	ldrb	r7, [r1, #24]
 800538e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005390:	2f78      	cmp	r7, #120	; 0x78
 8005392:	4691      	mov	r9, r2
 8005394:	4680      	mov	r8, r0
 8005396:	460c      	mov	r4, r1
 8005398:	469a      	mov	sl, r3
 800539a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800539e:	d807      	bhi.n	80053b0 <_printf_i+0x28>
 80053a0:	2f62      	cmp	r7, #98	; 0x62
 80053a2:	d80a      	bhi.n	80053ba <_printf_i+0x32>
 80053a4:	2f00      	cmp	r7, #0
 80053a6:	f000 80d4 	beq.w	8005552 <_printf_i+0x1ca>
 80053aa:	2f58      	cmp	r7, #88	; 0x58
 80053ac:	f000 80c0 	beq.w	8005530 <_printf_i+0x1a8>
 80053b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80053b8:	e03a      	b.n	8005430 <_printf_i+0xa8>
 80053ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80053be:	2b15      	cmp	r3, #21
 80053c0:	d8f6      	bhi.n	80053b0 <_printf_i+0x28>
 80053c2:	a101      	add	r1, pc, #4	; (adr r1, 80053c8 <_printf_i+0x40>)
 80053c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053c8:	08005421 	.word	0x08005421
 80053cc:	08005435 	.word	0x08005435
 80053d0:	080053b1 	.word	0x080053b1
 80053d4:	080053b1 	.word	0x080053b1
 80053d8:	080053b1 	.word	0x080053b1
 80053dc:	080053b1 	.word	0x080053b1
 80053e0:	08005435 	.word	0x08005435
 80053e4:	080053b1 	.word	0x080053b1
 80053e8:	080053b1 	.word	0x080053b1
 80053ec:	080053b1 	.word	0x080053b1
 80053f0:	080053b1 	.word	0x080053b1
 80053f4:	08005539 	.word	0x08005539
 80053f8:	08005461 	.word	0x08005461
 80053fc:	080054f3 	.word	0x080054f3
 8005400:	080053b1 	.word	0x080053b1
 8005404:	080053b1 	.word	0x080053b1
 8005408:	0800555b 	.word	0x0800555b
 800540c:	080053b1 	.word	0x080053b1
 8005410:	08005461 	.word	0x08005461
 8005414:	080053b1 	.word	0x080053b1
 8005418:	080053b1 	.word	0x080053b1
 800541c:	080054fb 	.word	0x080054fb
 8005420:	682b      	ldr	r3, [r5, #0]
 8005422:	1d1a      	adds	r2, r3, #4
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	602a      	str	r2, [r5, #0]
 8005428:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800542c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005430:	2301      	movs	r3, #1
 8005432:	e09f      	b.n	8005574 <_printf_i+0x1ec>
 8005434:	6820      	ldr	r0, [r4, #0]
 8005436:	682b      	ldr	r3, [r5, #0]
 8005438:	0607      	lsls	r7, r0, #24
 800543a:	f103 0104 	add.w	r1, r3, #4
 800543e:	6029      	str	r1, [r5, #0]
 8005440:	d501      	bpl.n	8005446 <_printf_i+0xbe>
 8005442:	681e      	ldr	r6, [r3, #0]
 8005444:	e003      	b.n	800544e <_printf_i+0xc6>
 8005446:	0646      	lsls	r6, r0, #25
 8005448:	d5fb      	bpl.n	8005442 <_printf_i+0xba>
 800544a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800544e:	2e00      	cmp	r6, #0
 8005450:	da03      	bge.n	800545a <_printf_i+0xd2>
 8005452:	232d      	movs	r3, #45	; 0x2d
 8005454:	4276      	negs	r6, r6
 8005456:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800545a:	485a      	ldr	r0, [pc, #360]	; (80055c4 <_printf_i+0x23c>)
 800545c:	230a      	movs	r3, #10
 800545e:	e012      	b.n	8005486 <_printf_i+0xfe>
 8005460:	682b      	ldr	r3, [r5, #0]
 8005462:	6820      	ldr	r0, [r4, #0]
 8005464:	1d19      	adds	r1, r3, #4
 8005466:	6029      	str	r1, [r5, #0]
 8005468:	0605      	lsls	r5, r0, #24
 800546a:	d501      	bpl.n	8005470 <_printf_i+0xe8>
 800546c:	681e      	ldr	r6, [r3, #0]
 800546e:	e002      	b.n	8005476 <_printf_i+0xee>
 8005470:	0641      	lsls	r1, r0, #25
 8005472:	d5fb      	bpl.n	800546c <_printf_i+0xe4>
 8005474:	881e      	ldrh	r6, [r3, #0]
 8005476:	4853      	ldr	r0, [pc, #332]	; (80055c4 <_printf_i+0x23c>)
 8005478:	2f6f      	cmp	r7, #111	; 0x6f
 800547a:	bf0c      	ite	eq
 800547c:	2308      	moveq	r3, #8
 800547e:	230a      	movne	r3, #10
 8005480:	2100      	movs	r1, #0
 8005482:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005486:	6865      	ldr	r5, [r4, #4]
 8005488:	60a5      	str	r5, [r4, #8]
 800548a:	2d00      	cmp	r5, #0
 800548c:	bfa2      	ittt	ge
 800548e:	6821      	ldrge	r1, [r4, #0]
 8005490:	f021 0104 	bicge.w	r1, r1, #4
 8005494:	6021      	strge	r1, [r4, #0]
 8005496:	b90e      	cbnz	r6, 800549c <_printf_i+0x114>
 8005498:	2d00      	cmp	r5, #0
 800549a:	d04b      	beq.n	8005534 <_printf_i+0x1ac>
 800549c:	4615      	mov	r5, r2
 800549e:	fbb6 f1f3 	udiv	r1, r6, r3
 80054a2:	fb03 6711 	mls	r7, r3, r1, r6
 80054a6:	5dc7      	ldrb	r7, [r0, r7]
 80054a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80054ac:	4637      	mov	r7, r6
 80054ae:	42bb      	cmp	r3, r7
 80054b0:	460e      	mov	r6, r1
 80054b2:	d9f4      	bls.n	800549e <_printf_i+0x116>
 80054b4:	2b08      	cmp	r3, #8
 80054b6:	d10b      	bne.n	80054d0 <_printf_i+0x148>
 80054b8:	6823      	ldr	r3, [r4, #0]
 80054ba:	07de      	lsls	r6, r3, #31
 80054bc:	d508      	bpl.n	80054d0 <_printf_i+0x148>
 80054be:	6923      	ldr	r3, [r4, #16]
 80054c0:	6861      	ldr	r1, [r4, #4]
 80054c2:	4299      	cmp	r1, r3
 80054c4:	bfde      	ittt	le
 80054c6:	2330      	movle	r3, #48	; 0x30
 80054c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80054cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80054d0:	1b52      	subs	r2, r2, r5
 80054d2:	6122      	str	r2, [r4, #16]
 80054d4:	f8cd a000 	str.w	sl, [sp]
 80054d8:	464b      	mov	r3, r9
 80054da:	aa03      	add	r2, sp, #12
 80054dc:	4621      	mov	r1, r4
 80054de:	4640      	mov	r0, r8
 80054e0:	f7ff fee4 	bl	80052ac <_printf_common>
 80054e4:	3001      	adds	r0, #1
 80054e6:	d14a      	bne.n	800557e <_printf_i+0x1f6>
 80054e8:	f04f 30ff 	mov.w	r0, #4294967295
 80054ec:	b004      	add	sp, #16
 80054ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054f2:	6823      	ldr	r3, [r4, #0]
 80054f4:	f043 0320 	orr.w	r3, r3, #32
 80054f8:	6023      	str	r3, [r4, #0]
 80054fa:	4833      	ldr	r0, [pc, #204]	; (80055c8 <_printf_i+0x240>)
 80054fc:	2778      	movs	r7, #120	; 0x78
 80054fe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005502:	6823      	ldr	r3, [r4, #0]
 8005504:	6829      	ldr	r1, [r5, #0]
 8005506:	061f      	lsls	r7, r3, #24
 8005508:	f851 6b04 	ldr.w	r6, [r1], #4
 800550c:	d402      	bmi.n	8005514 <_printf_i+0x18c>
 800550e:	065f      	lsls	r7, r3, #25
 8005510:	bf48      	it	mi
 8005512:	b2b6      	uxthmi	r6, r6
 8005514:	07df      	lsls	r7, r3, #31
 8005516:	bf48      	it	mi
 8005518:	f043 0320 	orrmi.w	r3, r3, #32
 800551c:	6029      	str	r1, [r5, #0]
 800551e:	bf48      	it	mi
 8005520:	6023      	strmi	r3, [r4, #0]
 8005522:	b91e      	cbnz	r6, 800552c <_printf_i+0x1a4>
 8005524:	6823      	ldr	r3, [r4, #0]
 8005526:	f023 0320 	bic.w	r3, r3, #32
 800552a:	6023      	str	r3, [r4, #0]
 800552c:	2310      	movs	r3, #16
 800552e:	e7a7      	b.n	8005480 <_printf_i+0xf8>
 8005530:	4824      	ldr	r0, [pc, #144]	; (80055c4 <_printf_i+0x23c>)
 8005532:	e7e4      	b.n	80054fe <_printf_i+0x176>
 8005534:	4615      	mov	r5, r2
 8005536:	e7bd      	b.n	80054b4 <_printf_i+0x12c>
 8005538:	682b      	ldr	r3, [r5, #0]
 800553a:	6826      	ldr	r6, [r4, #0]
 800553c:	6961      	ldr	r1, [r4, #20]
 800553e:	1d18      	adds	r0, r3, #4
 8005540:	6028      	str	r0, [r5, #0]
 8005542:	0635      	lsls	r5, r6, #24
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	d501      	bpl.n	800554c <_printf_i+0x1c4>
 8005548:	6019      	str	r1, [r3, #0]
 800554a:	e002      	b.n	8005552 <_printf_i+0x1ca>
 800554c:	0670      	lsls	r0, r6, #25
 800554e:	d5fb      	bpl.n	8005548 <_printf_i+0x1c0>
 8005550:	8019      	strh	r1, [r3, #0]
 8005552:	2300      	movs	r3, #0
 8005554:	6123      	str	r3, [r4, #16]
 8005556:	4615      	mov	r5, r2
 8005558:	e7bc      	b.n	80054d4 <_printf_i+0x14c>
 800555a:	682b      	ldr	r3, [r5, #0]
 800555c:	1d1a      	adds	r2, r3, #4
 800555e:	602a      	str	r2, [r5, #0]
 8005560:	681d      	ldr	r5, [r3, #0]
 8005562:	6862      	ldr	r2, [r4, #4]
 8005564:	2100      	movs	r1, #0
 8005566:	4628      	mov	r0, r5
 8005568:	f7fa fe62 	bl	8000230 <memchr>
 800556c:	b108      	cbz	r0, 8005572 <_printf_i+0x1ea>
 800556e:	1b40      	subs	r0, r0, r5
 8005570:	6060      	str	r0, [r4, #4]
 8005572:	6863      	ldr	r3, [r4, #4]
 8005574:	6123      	str	r3, [r4, #16]
 8005576:	2300      	movs	r3, #0
 8005578:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800557c:	e7aa      	b.n	80054d4 <_printf_i+0x14c>
 800557e:	6923      	ldr	r3, [r4, #16]
 8005580:	462a      	mov	r2, r5
 8005582:	4649      	mov	r1, r9
 8005584:	4640      	mov	r0, r8
 8005586:	47d0      	blx	sl
 8005588:	3001      	adds	r0, #1
 800558a:	d0ad      	beq.n	80054e8 <_printf_i+0x160>
 800558c:	6823      	ldr	r3, [r4, #0]
 800558e:	079b      	lsls	r3, r3, #30
 8005590:	d413      	bmi.n	80055ba <_printf_i+0x232>
 8005592:	68e0      	ldr	r0, [r4, #12]
 8005594:	9b03      	ldr	r3, [sp, #12]
 8005596:	4298      	cmp	r0, r3
 8005598:	bfb8      	it	lt
 800559a:	4618      	movlt	r0, r3
 800559c:	e7a6      	b.n	80054ec <_printf_i+0x164>
 800559e:	2301      	movs	r3, #1
 80055a0:	4632      	mov	r2, r6
 80055a2:	4649      	mov	r1, r9
 80055a4:	4640      	mov	r0, r8
 80055a6:	47d0      	blx	sl
 80055a8:	3001      	adds	r0, #1
 80055aa:	d09d      	beq.n	80054e8 <_printf_i+0x160>
 80055ac:	3501      	adds	r5, #1
 80055ae:	68e3      	ldr	r3, [r4, #12]
 80055b0:	9903      	ldr	r1, [sp, #12]
 80055b2:	1a5b      	subs	r3, r3, r1
 80055b4:	42ab      	cmp	r3, r5
 80055b6:	dcf2      	bgt.n	800559e <_printf_i+0x216>
 80055b8:	e7eb      	b.n	8005592 <_printf_i+0x20a>
 80055ba:	2500      	movs	r5, #0
 80055bc:	f104 0619 	add.w	r6, r4, #25
 80055c0:	e7f5      	b.n	80055ae <_printf_i+0x226>
 80055c2:	bf00      	nop
 80055c4:	08005a61 	.word	0x08005a61
 80055c8:	08005a72 	.word	0x08005a72

080055cc <__sflush_r>:
 80055cc:	898a      	ldrh	r2, [r1, #12]
 80055ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055d2:	4605      	mov	r5, r0
 80055d4:	0710      	lsls	r0, r2, #28
 80055d6:	460c      	mov	r4, r1
 80055d8:	d458      	bmi.n	800568c <__sflush_r+0xc0>
 80055da:	684b      	ldr	r3, [r1, #4]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	dc05      	bgt.n	80055ec <__sflush_r+0x20>
 80055e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	dc02      	bgt.n	80055ec <__sflush_r+0x20>
 80055e6:	2000      	movs	r0, #0
 80055e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80055ee:	2e00      	cmp	r6, #0
 80055f0:	d0f9      	beq.n	80055e6 <__sflush_r+0x1a>
 80055f2:	2300      	movs	r3, #0
 80055f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80055f8:	682f      	ldr	r7, [r5, #0]
 80055fa:	6a21      	ldr	r1, [r4, #32]
 80055fc:	602b      	str	r3, [r5, #0]
 80055fe:	d032      	beq.n	8005666 <__sflush_r+0x9a>
 8005600:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005602:	89a3      	ldrh	r3, [r4, #12]
 8005604:	075a      	lsls	r2, r3, #29
 8005606:	d505      	bpl.n	8005614 <__sflush_r+0x48>
 8005608:	6863      	ldr	r3, [r4, #4]
 800560a:	1ac0      	subs	r0, r0, r3
 800560c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800560e:	b10b      	cbz	r3, 8005614 <__sflush_r+0x48>
 8005610:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005612:	1ac0      	subs	r0, r0, r3
 8005614:	2300      	movs	r3, #0
 8005616:	4602      	mov	r2, r0
 8005618:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800561a:	6a21      	ldr	r1, [r4, #32]
 800561c:	4628      	mov	r0, r5
 800561e:	47b0      	blx	r6
 8005620:	1c43      	adds	r3, r0, #1
 8005622:	89a3      	ldrh	r3, [r4, #12]
 8005624:	d106      	bne.n	8005634 <__sflush_r+0x68>
 8005626:	6829      	ldr	r1, [r5, #0]
 8005628:	291d      	cmp	r1, #29
 800562a:	d82b      	bhi.n	8005684 <__sflush_r+0xb8>
 800562c:	4a29      	ldr	r2, [pc, #164]	; (80056d4 <__sflush_r+0x108>)
 800562e:	410a      	asrs	r2, r1
 8005630:	07d6      	lsls	r6, r2, #31
 8005632:	d427      	bmi.n	8005684 <__sflush_r+0xb8>
 8005634:	2200      	movs	r2, #0
 8005636:	6062      	str	r2, [r4, #4]
 8005638:	04d9      	lsls	r1, r3, #19
 800563a:	6922      	ldr	r2, [r4, #16]
 800563c:	6022      	str	r2, [r4, #0]
 800563e:	d504      	bpl.n	800564a <__sflush_r+0x7e>
 8005640:	1c42      	adds	r2, r0, #1
 8005642:	d101      	bne.n	8005648 <__sflush_r+0x7c>
 8005644:	682b      	ldr	r3, [r5, #0]
 8005646:	b903      	cbnz	r3, 800564a <__sflush_r+0x7e>
 8005648:	6560      	str	r0, [r4, #84]	; 0x54
 800564a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800564c:	602f      	str	r7, [r5, #0]
 800564e:	2900      	cmp	r1, #0
 8005650:	d0c9      	beq.n	80055e6 <__sflush_r+0x1a>
 8005652:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005656:	4299      	cmp	r1, r3
 8005658:	d002      	beq.n	8005660 <__sflush_r+0x94>
 800565a:	4628      	mov	r0, r5
 800565c:	f7ff fbea 	bl	8004e34 <_free_r>
 8005660:	2000      	movs	r0, #0
 8005662:	6360      	str	r0, [r4, #52]	; 0x34
 8005664:	e7c0      	b.n	80055e8 <__sflush_r+0x1c>
 8005666:	2301      	movs	r3, #1
 8005668:	4628      	mov	r0, r5
 800566a:	47b0      	blx	r6
 800566c:	1c41      	adds	r1, r0, #1
 800566e:	d1c8      	bne.n	8005602 <__sflush_r+0x36>
 8005670:	682b      	ldr	r3, [r5, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d0c5      	beq.n	8005602 <__sflush_r+0x36>
 8005676:	2b1d      	cmp	r3, #29
 8005678:	d001      	beq.n	800567e <__sflush_r+0xb2>
 800567a:	2b16      	cmp	r3, #22
 800567c:	d101      	bne.n	8005682 <__sflush_r+0xb6>
 800567e:	602f      	str	r7, [r5, #0]
 8005680:	e7b1      	b.n	80055e6 <__sflush_r+0x1a>
 8005682:	89a3      	ldrh	r3, [r4, #12]
 8005684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005688:	81a3      	strh	r3, [r4, #12]
 800568a:	e7ad      	b.n	80055e8 <__sflush_r+0x1c>
 800568c:	690f      	ldr	r7, [r1, #16]
 800568e:	2f00      	cmp	r7, #0
 8005690:	d0a9      	beq.n	80055e6 <__sflush_r+0x1a>
 8005692:	0793      	lsls	r3, r2, #30
 8005694:	680e      	ldr	r6, [r1, #0]
 8005696:	bf08      	it	eq
 8005698:	694b      	ldreq	r3, [r1, #20]
 800569a:	600f      	str	r7, [r1, #0]
 800569c:	bf18      	it	ne
 800569e:	2300      	movne	r3, #0
 80056a0:	eba6 0807 	sub.w	r8, r6, r7
 80056a4:	608b      	str	r3, [r1, #8]
 80056a6:	f1b8 0f00 	cmp.w	r8, #0
 80056aa:	dd9c      	ble.n	80055e6 <__sflush_r+0x1a>
 80056ac:	6a21      	ldr	r1, [r4, #32]
 80056ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80056b0:	4643      	mov	r3, r8
 80056b2:	463a      	mov	r2, r7
 80056b4:	4628      	mov	r0, r5
 80056b6:	47b0      	blx	r6
 80056b8:	2800      	cmp	r0, #0
 80056ba:	dc06      	bgt.n	80056ca <__sflush_r+0xfe>
 80056bc:	89a3      	ldrh	r3, [r4, #12]
 80056be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056c2:	81a3      	strh	r3, [r4, #12]
 80056c4:	f04f 30ff 	mov.w	r0, #4294967295
 80056c8:	e78e      	b.n	80055e8 <__sflush_r+0x1c>
 80056ca:	4407      	add	r7, r0
 80056cc:	eba8 0800 	sub.w	r8, r8, r0
 80056d0:	e7e9      	b.n	80056a6 <__sflush_r+0xda>
 80056d2:	bf00      	nop
 80056d4:	dfbffffe 	.word	0xdfbffffe

080056d8 <_fflush_r>:
 80056d8:	b538      	push	{r3, r4, r5, lr}
 80056da:	690b      	ldr	r3, [r1, #16]
 80056dc:	4605      	mov	r5, r0
 80056de:	460c      	mov	r4, r1
 80056e0:	b913      	cbnz	r3, 80056e8 <_fflush_r+0x10>
 80056e2:	2500      	movs	r5, #0
 80056e4:	4628      	mov	r0, r5
 80056e6:	bd38      	pop	{r3, r4, r5, pc}
 80056e8:	b118      	cbz	r0, 80056f2 <_fflush_r+0x1a>
 80056ea:	6a03      	ldr	r3, [r0, #32]
 80056ec:	b90b      	cbnz	r3, 80056f2 <_fflush_r+0x1a>
 80056ee:	f7ff f9a3 	bl	8004a38 <__sinit>
 80056f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d0f3      	beq.n	80056e2 <_fflush_r+0xa>
 80056fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80056fc:	07d0      	lsls	r0, r2, #31
 80056fe:	d404      	bmi.n	800570a <_fflush_r+0x32>
 8005700:	0599      	lsls	r1, r3, #22
 8005702:	d402      	bmi.n	800570a <_fflush_r+0x32>
 8005704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005706:	f7ff fb93 	bl	8004e30 <__retarget_lock_acquire_recursive>
 800570a:	4628      	mov	r0, r5
 800570c:	4621      	mov	r1, r4
 800570e:	f7ff ff5d 	bl	80055cc <__sflush_r>
 8005712:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005714:	07da      	lsls	r2, r3, #31
 8005716:	4605      	mov	r5, r0
 8005718:	d4e4      	bmi.n	80056e4 <_fflush_r+0xc>
 800571a:	89a3      	ldrh	r3, [r4, #12]
 800571c:	059b      	lsls	r3, r3, #22
 800571e:	d4e1      	bmi.n	80056e4 <_fflush_r+0xc>
 8005720:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005722:	f7ff fb86 	bl	8004e32 <__retarget_lock_release_recursive>
 8005726:	e7dd      	b.n	80056e4 <_fflush_r+0xc>

08005728 <__swhatbuf_r>:
 8005728:	b570      	push	{r4, r5, r6, lr}
 800572a:	460c      	mov	r4, r1
 800572c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005730:	2900      	cmp	r1, #0
 8005732:	b096      	sub	sp, #88	; 0x58
 8005734:	4615      	mov	r5, r2
 8005736:	461e      	mov	r6, r3
 8005738:	da0d      	bge.n	8005756 <__swhatbuf_r+0x2e>
 800573a:	89a3      	ldrh	r3, [r4, #12]
 800573c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005740:	f04f 0100 	mov.w	r1, #0
 8005744:	bf0c      	ite	eq
 8005746:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800574a:	2340      	movne	r3, #64	; 0x40
 800574c:	2000      	movs	r0, #0
 800574e:	6031      	str	r1, [r6, #0]
 8005750:	602b      	str	r3, [r5, #0]
 8005752:	b016      	add	sp, #88	; 0x58
 8005754:	bd70      	pop	{r4, r5, r6, pc}
 8005756:	466a      	mov	r2, sp
 8005758:	f000 f87c 	bl	8005854 <_fstat_r>
 800575c:	2800      	cmp	r0, #0
 800575e:	dbec      	blt.n	800573a <__swhatbuf_r+0x12>
 8005760:	9901      	ldr	r1, [sp, #4]
 8005762:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005766:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800576a:	4259      	negs	r1, r3
 800576c:	4159      	adcs	r1, r3
 800576e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005772:	e7eb      	b.n	800574c <__swhatbuf_r+0x24>

08005774 <__smakebuf_r>:
 8005774:	898b      	ldrh	r3, [r1, #12]
 8005776:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005778:	079d      	lsls	r5, r3, #30
 800577a:	4606      	mov	r6, r0
 800577c:	460c      	mov	r4, r1
 800577e:	d507      	bpl.n	8005790 <__smakebuf_r+0x1c>
 8005780:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005784:	6023      	str	r3, [r4, #0]
 8005786:	6123      	str	r3, [r4, #16]
 8005788:	2301      	movs	r3, #1
 800578a:	6163      	str	r3, [r4, #20]
 800578c:	b002      	add	sp, #8
 800578e:	bd70      	pop	{r4, r5, r6, pc}
 8005790:	ab01      	add	r3, sp, #4
 8005792:	466a      	mov	r2, sp
 8005794:	f7ff ffc8 	bl	8005728 <__swhatbuf_r>
 8005798:	9900      	ldr	r1, [sp, #0]
 800579a:	4605      	mov	r5, r0
 800579c:	4630      	mov	r0, r6
 800579e:	f7ff fbb5 	bl	8004f0c <_malloc_r>
 80057a2:	b948      	cbnz	r0, 80057b8 <__smakebuf_r+0x44>
 80057a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057a8:	059a      	lsls	r2, r3, #22
 80057aa:	d4ef      	bmi.n	800578c <__smakebuf_r+0x18>
 80057ac:	f023 0303 	bic.w	r3, r3, #3
 80057b0:	f043 0302 	orr.w	r3, r3, #2
 80057b4:	81a3      	strh	r3, [r4, #12]
 80057b6:	e7e3      	b.n	8005780 <__smakebuf_r+0xc>
 80057b8:	89a3      	ldrh	r3, [r4, #12]
 80057ba:	6020      	str	r0, [r4, #0]
 80057bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057c0:	81a3      	strh	r3, [r4, #12]
 80057c2:	9b00      	ldr	r3, [sp, #0]
 80057c4:	6163      	str	r3, [r4, #20]
 80057c6:	9b01      	ldr	r3, [sp, #4]
 80057c8:	6120      	str	r0, [r4, #16]
 80057ca:	b15b      	cbz	r3, 80057e4 <__smakebuf_r+0x70>
 80057cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057d0:	4630      	mov	r0, r6
 80057d2:	f000 f851 	bl	8005878 <_isatty_r>
 80057d6:	b128      	cbz	r0, 80057e4 <__smakebuf_r+0x70>
 80057d8:	89a3      	ldrh	r3, [r4, #12]
 80057da:	f023 0303 	bic.w	r3, r3, #3
 80057de:	f043 0301 	orr.w	r3, r3, #1
 80057e2:	81a3      	strh	r3, [r4, #12]
 80057e4:	89a3      	ldrh	r3, [r4, #12]
 80057e6:	431d      	orrs	r5, r3
 80057e8:	81a5      	strh	r5, [r4, #12]
 80057ea:	e7cf      	b.n	800578c <__smakebuf_r+0x18>

080057ec <_putc_r>:
 80057ec:	b570      	push	{r4, r5, r6, lr}
 80057ee:	460d      	mov	r5, r1
 80057f0:	4614      	mov	r4, r2
 80057f2:	4606      	mov	r6, r0
 80057f4:	b118      	cbz	r0, 80057fe <_putc_r+0x12>
 80057f6:	6a03      	ldr	r3, [r0, #32]
 80057f8:	b90b      	cbnz	r3, 80057fe <_putc_r+0x12>
 80057fa:	f7ff f91d 	bl	8004a38 <__sinit>
 80057fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005800:	07d8      	lsls	r0, r3, #31
 8005802:	d405      	bmi.n	8005810 <_putc_r+0x24>
 8005804:	89a3      	ldrh	r3, [r4, #12]
 8005806:	0599      	lsls	r1, r3, #22
 8005808:	d402      	bmi.n	8005810 <_putc_r+0x24>
 800580a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800580c:	f7ff fb10 	bl	8004e30 <__retarget_lock_acquire_recursive>
 8005810:	68a3      	ldr	r3, [r4, #8]
 8005812:	3b01      	subs	r3, #1
 8005814:	2b00      	cmp	r3, #0
 8005816:	60a3      	str	r3, [r4, #8]
 8005818:	da05      	bge.n	8005826 <_putc_r+0x3a>
 800581a:	69a2      	ldr	r2, [r4, #24]
 800581c:	4293      	cmp	r3, r2
 800581e:	db12      	blt.n	8005846 <_putc_r+0x5a>
 8005820:	b2eb      	uxtb	r3, r5
 8005822:	2b0a      	cmp	r3, #10
 8005824:	d00f      	beq.n	8005846 <_putc_r+0x5a>
 8005826:	6823      	ldr	r3, [r4, #0]
 8005828:	1c5a      	adds	r2, r3, #1
 800582a:	6022      	str	r2, [r4, #0]
 800582c:	701d      	strb	r5, [r3, #0]
 800582e:	b2ed      	uxtb	r5, r5
 8005830:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005832:	07da      	lsls	r2, r3, #31
 8005834:	d405      	bmi.n	8005842 <_putc_r+0x56>
 8005836:	89a3      	ldrh	r3, [r4, #12]
 8005838:	059b      	lsls	r3, r3, #22
 800583a:	d402      	bmi.n	8005842 <_putc_r+0x56>
 800583c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800583e:	f7ff faf8 	bl	8004e32 <__retarget_lock_release_recursive>
 8005842:	4628      	mov	r0, r5
 8005844:	bd70      	pop	{r4, r5, r6, pc}
 8005846:	4629      	mov	r1, r5
 8005848:	4622      	mov	r2, r4
 800584a:	4630      	mov	r0, r6
 800584c:	f7ff f9e3 	bl	8004c16 <__swbuf_r>
 8005850:	4605      	mov	r5, r0
 8005852:	e7ed      	b.n	8005830 <_putc_r+0x44>

08005854 <_fstat_r>:
 8005854:	b538      	push	{r3, r4, r5, lr}
 8005856:	4d07      	ldr	r5, [pc, #28]	; (8005874 <_fstat_r+0x20>)
 8005858:	2300      	movs	r3, #0
 800585a:	4604      	mov	r4, r0
 800585c:	4608      	mov	r0, r1
 800585e:	4611      	mov	r1, r2
 8005860:	602b      	str	r3, [r5, #0]
 8005862:	f7fb fc24 	bl	80010ae <_fstat>
 8005866:	1c43      	adds	r3, r0, #1
 8005868:	d102      	bne.n	8005870 <_fstat_r+0x1c>
 800586a:	682b      	ldr	r3, [r5, #0]
 800586c:	b103      	cbz	r3, 8005870 <_fstat_r+0x1c>
 800586e:	6023      	str	r3, [r4, #0]
 8005870:	bd38      	pop	{r3, r4, r5, pc}
 8005872:	bf00      	nop
 8005874:	20000350 	.word	0x20000350

08005878 <_isatty_r>:
 8005878:	b538      	push	{r3, r4, r5, lr}
 800587a:	4d06      	ldr	r5, [pc, #24]	; (8005894 <_isatty_r+0x1c>)
 800587c:	2300      	movs	r3, #0
 800587e:	4604      	mov	r4, r0
 8005880:	4608      	mov	r0, r1
 8005882:	602b      	str	r3, [r5, #0]
 8005884:	f7fb fc23 	bl	80010ce <_isatty>
 8005888:	1c43      	adds	r3, r0, #1
 800588a:	d102      	bne.n	8005892 <_isatty_r+0x1a>
 800588c:	682b      	ldr	r3, [r5, #0]
 800588e:	b103      	cbz	r3, 8005892 <_isatty_r+0x1a>
 8005890:	6023      	str	r3, [r4, #0]
 8005892:	bd38      	pop	{r3, r4, r5, pc}
 8005894:	20000350 	.word	0x20000350

08005898 <_sbrk_r>:
 8005898:	b538      	push	{r3, r4, r5, lr}
 800589a:	4d06      	ldr	r5, [pc, #24]	; (80058b4 <_sbrk_r+0x1c>)
 800589c:	2300      	movs	r3, #0
 800589e:	4604      	mov	r4, r0
 80058a0:	4608      	mov	r0, r1
 80058a2:	602b      	str	r3, [r5, #0]
 80058a4:	f7fb fc2c 	bl	8001100 <_sbrk>
 80058a8:	1c43      	adds	r3, r0, #1
 80058aa:	d102      	bne.n	80058b2 <_sbrk_r+0x1a>
 80058ac:	682b      	ldr	r3, [r5, #0]
 80058ae:	b103      	cbz	r3, 80058b2 <_sbrk_r+0x1a>
 80058b0:	6023      	str	r3, [r4, #0]
 80058b2:	bd38      	pop	{r3, r4, r5, pc}
 80058b4:	20000350 	.word	0x20000350

080058b8 <_init>:
 80058b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058ba:	bf00      	nop
 80058bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058be:	bc08      	pop	{r3}
 80058c0:	469e      	mov	lr, r3
 80058c2:	4770      	bx	lr

080058c4 <_fini>:
 80058c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058c6:	bf00      	nop
 80058c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058ca:	bc08      	pop	{r3}
 80058cc:	469e      	mov	lr, r3
 80058ce:	4770      	bx	lr
