from karplu cse.ucsc.edu kevin karplu subject re decoupl cap onboard i'v us chip capacitor reduc ground bounc nois small systol arrai chip had pf load clock line design micron n well cmo us mosi scalabl design rule here some thought bypass capacitor don't help much simultan output switch still larg induct between bypass capacitor load capacitor both signal line ground return so you still get ground power line bounc do help lot chip load i had high load clock line transient you try suppress realli high frequenc so forget about larg area poli thin oxid diff capacitor sinc rc time constant too larg what i did make metal metal poli diff sandwich put lot hole poli layer allow frequent diff metal contact i forget exactli how wide poli line were i were do design again i'd probabl omit diff altogeth us solid poli sheet instead us just m m poli substrat ha high resist can ignor speed you probabl better off try tune your circuit run slightli slower edg lower voltag swing especi output signal than spend chip area capacitor i had spare space die sinc circuit too big mosi tini chip next size up twice big i need kevin karplu kevin karplu karplu ce.ucsc.edu due budgetari constraint light end tunnel be turn off 