Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "G:/CS_Project/P4/P4_cpu/mips_tb_isim_beh.exe" -prj "G:/CS_Project/P4/P4_cpu/mips_tb_beh.prj" "work.mips_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "G:/CS_Project/P4/P4_cpu/GRF.v" into library work
Analyzing Verilog file "G:/CS_Project/P4/P4_cpu/Ext.v" into library work
Analyzing Verilog file "G:/CS_Project/P4/P4_cpu/DM.v" into library work
Analyzing Verilog file "G:/CS_Project/P4/P4_cpu/Controller.v" into library work
Analyzing Verilog file "G:/CS_Project/P4/P4_cpu/mips.v" into library work
WARNING:HDLCompiler:687 - "IFU.v" Line 25: Illegal redeclaration of module <IFU>.
Analyzing Verilog file "G:/CS_Project/P4/P4_cpu/mips_tb.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Ext
Compiling module IFU
Compiling module Controller
Compiling module GRF
Compiling module ALU
Compiling module DM
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 9 Verilog Units
Built simulation executable G:/CS_Project/P4/P4_cpu/mips_tb_isim_beh.exe
Fuse Memory Usage: 29864 KB
Fuse CPU Usage: 374 ms
