{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 03 13:47:42 2014 " "Info: Processing started: Wed Sep 03 13:47:42 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Medipix_prj -c Medipix_prj " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Medipix_prj -c Medipix_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Info: Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_top_medipix/top_medipix.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_top_medipix/top_medipix.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Medipix " "Info: Found entity 1: Top_Medipix" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_cpu_pll/cpu_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules/m_cpu_pll/cpu_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pll " "Info: Found entity 1: cpu_pll" {  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Cpu_PLL/cpu_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/m_reset_syncronize/rst_syncronizer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modules/m_reset_syncronize/rst_syncronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rst_Syncronizer-Rst_Syncronizer_arc " "Info: Found design unit 1: Rst_Syncronizer-Rst_Syncronizer_arc" {  } { { "Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Rst_Syncronizer " "Info: Found entity 1: Rst_Syncronizer" {  } { { "Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Medipix " "Info: Elaborating entity \"Top_Medipix\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "spi_sclk Top_Medipix.v(121) " "Warning (10858): Verilog HDL warning at Top_Medipix.v(121): object spi_sclk used but never assigned" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 121 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "spi_csn1 Top_Medipix.v(122) " "Warning (10858): Verilog HDL warning at Top_Medipix.v(122): object spi_csn1 used but never assigned" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 122 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "spi_csn2 Top_Medipix.v(123) " "Warning (10858): Verilog HDL warning at Top_Medipix.v(123): object spi_csn2 used but never assigned" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 123 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "spi_mosi Top_Medipix.v(124) " "Warning (10858): Verilog HDL warning at Top_Medipix.v(124): object spi_mosi used but never assigned" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 124 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_out_clock_Medipix Top_Medipix.v(152) " "Warning (10858): Verilog HDL warning at Top_Medipix.v(152): object w_out_clock_Medipix used but never assigned" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 152 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gpio Top_Medipix.v(162) " "Warning (10858): Verilog HDL warning at Top_Medipix.v(162): object gpio used but never assigned" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 162 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gpio 0 Top_Medipix.v(162) " "Warning (10030): Net \"gpio\" at Top_Medipix.v(162) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 162 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_sclk 0 Top_Medipix.v(121) " "Warning (10030): Net \"spi_sclk\" at Top_Medipix.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_csn1 0 Top_Medipix.v(122) " "Warning (10030): Net \"spi_csn1\" at Top_Medipix.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_csn2 0 Top_Medipix.v(123) " "Warning (10030): Net \"spi_csn2\" at Top_Medipix.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_mosi 0 Top_Medipix.v(124) " "Warning (10030): Net \"spi_mosi\" at Top_Medipix.v(124) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 124 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_out_clock_Medipix 0 Top_Medipix.v(152) " "Warning (10030): Net \"w_out_clock_Medipix\" at Top_Medipix.v(152) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 152 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Ddr2_A Top_Medipix.v(31) " "Warning (10034): Output port \"Ddr2_A\" at Top_Medipix.v(31) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Ddr2_Ba Top_Medipix.v(32) " "Warning (10034): Output port \"Ddr2_Ba\" at Top_Medipix.v(32) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Eth_Txd Top_Medipix.v(49) " "Warning (10034): Output port \"Eth_Txd\" at Top_Medipix.v(49) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Ddr2_Cas_N Top_Medipix.v(33) " "Warning (10034): Output port \"Ddr2_Cas_N\" at Top_Medipix.v(33) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Ddr2_Cke Top_Medipix.v(34) " "Warning (10034): Output port \"Ddr2_Cke\" at Top_Medipix.v(34) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Ddr2_Cs_N Top_Medipix.v(37) " "Warning (10034): Output port \"Ddr2_Cs_N\" at Top_Medipix.v(37) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Ddr2_Odt Top_Medipix.v(41) " "Warning (10034): Output port \"Ddr2_Odt\" at Top_Medipix.v(41) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Ddr2_Ras_N Top_Medipix.v(42) " "Warning (10034): Output port \"Ddr2_Ras_N\" at Top_Medipix.v(42) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Ddr2_We_N Top_Medipix.v(43) " "Warning (10034): Output port \"Ddr2_We_N\" at Top_Medipix.v(43) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Eth_Txc Top_Medipix.v(47) " "Warning (10034): Output port \"Eth_Txc\" at Top_Medipix.v(47) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Eth_TxCtl Top_Medipix.v(48) " "Warning (10034): Output port \"Eth_TxCtl\" at Top_Medipix.v(48) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Eth_Mdc Top_Medipix.v(53) " "Warning (10034): Output port \"Eth_Mdc\" at Top_Medipix.v(53) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Eth_Rst_N Top_Medipix.v(55) " "Warning (10034): Output port \"Eth_Rst_N\" at Top_Medipix.v(55) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Flash_Cclk Top_Medipix.v(66) " "Warning (10034): Output port \"Flash_Cclk\" at Top_Medipix.v(66) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Flash_Cs_N Top_Medipix.v(67) " "Warning (10034): Output port \"Flash_Cs_N\" at Top_Medipix.v(67) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Flash_Di Top_Medipix.v(68) " "Warning (10034): Output port \"Flash_Di\" at Top_Medipix.v(68) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Data_out_Mdpx Top_Medipix.v(89) " "Warning (10034): Output port \"Data_out_Mdpx\" at Top_Medipix.v(89) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "En_out_Mdpx Top_Medipix.v(90) " "Warning (10034): Output port \"En_out_Mdpx\" at Top_Medipix.v(90) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Shutter_out_Mdpx Top_Medipix.v(91) " "Warning (10034): Output port \"Shutter_out_Mdpx\" at Top_Medipix.v(91) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cont_sel_out_Mdpx Top_Medipix.v(92) " "Warning (10034): Output port \"Cont_sel_out_Mdpx\" at Top_Medipix.v(92) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MtxClr_out_Mdpx Top_Medipix.v(93) " "Warning (10034): Output port \"MtxClr_out_Mdpx\" at Top_Medipix.v(93) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TPSWT_out_Mdpx Top_Medipix.v(94) " "Warning (10034): Output port \"TPSWT_out_Mdpx\" at Top_Medipix.v(94) has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rst_Syncronizer Rst_Syncronizer:u_Rst_Syncronizer " "Info: Elaborating entity \"Rst_Syncronizer\" for hierarchy \"Rst_Syncronizer:u_Rst_Syncronizer\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_Rst_Syncronizer" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pll cpu_pll:u_cpu_pll " "Info: Elaborating entity \"cpu_pll\" for hierarchy \"cpu_pll:u_cpu_pll\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "u_cpu_pll" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cpu_pll:u_cpu_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"cpu_pll:u_cpu_pll\|altpll:altpll_component\"" {  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "altpll_component" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Cpu_PLL/cpu_pll.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_pll:u_cpu_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"cpu_pll:u_cpu_pll\|altpll:altpll_component\"" {  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Cpu_PLL/cpu_pll.v" 115 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_pll:u_cpu_pll\|altpll:altpll_component " "Info: Instantiated megafunction \"cpu_pll:u_cpu_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Info: Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info: Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Info: Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Info: Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Info: Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Info: Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Info: Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=cpu_pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=cpu_pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Cpu_PLL/cpu_pll.v" 115 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cpu_pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cpu_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pll_altpll " "Info: Found entity 1: cpu_pll_altpll" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cpu_pll_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pll_altpll cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated " "Info: Elaborating entity \"cpu_pll_altpll\" for hierarchy \"cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3a04.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3a04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3a04 " "Info: Found entity 1: altsyncram_3a04" {  } { { "db/altsyncram_3a04.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/altsyncram_3a04.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Info: Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/mux_tsc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info: Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/decode_dvf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Info: Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cntr_igi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Info: Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Info: Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cntr_m9j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Info: Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cntr_ggi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info: Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cntr_23j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info: Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_3 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_3\"" { { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|In_nRst acq_trigger_in\[0\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|In_nRst\" connects to port \"acq_trigger_in\[0\]\"" {  } { { "Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" "In_nRst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" 46 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|In_nRst acq_data_in\[0\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|In_nRst\" connects to port \"acq_data_in\[0\]\"" {  } { { "Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" "In_nRst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" 46 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|Out_nrst acq_trigger_in\[1\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|Out_nrst\" connects to port \"acq_trigger_in\[1\]\"" {  } { { "Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" "Out_nrst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" 51 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|Out_nrst acq_data_in\[1\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|Out_nrst\" connects to port \"acq_data_in\[1\]\"" {  } { { "Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" "Out_nrst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" 51 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|Out_rst acq_trigger_in\[2\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|Out_rst\" connects to port \"acq_trigger_in\[2\]\"" {  } { { "Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" "Out_rst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" 50 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|Out_rst acq_data_in\[2\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|Out_rst\" connects to port \"acq_data_in\[2\]\"" {  } { { "Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" "Out_rst" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd" 50 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[0\] acq_trigger_in\[3\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[0\]\" connects to port \"acq_trigger_in\[3\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[0\] acq_data_in\[3\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[0\]\" connects to port \"acq_data_in\[3\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[10\] acq_trigger_in\[4\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[10\]\" connects to port \"acq_trigger_in\[4\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[10\] acq_data_in\[4\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[10\]\" connects to port \"acq_data_in\[4\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[11\] acq_trigger_in\[5\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[11\]\" connects to port \"acq_trigger_in\[5\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[11\] acq_data_in\[5\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[11\]\" connects to port \"acq_data_in\[5\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[12\] acq_trigger_in\[6\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[12\]\" connects to port \"acq_trigger_in\[6\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[12\] acq_data_in\[6\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[12\]\" connects to port \"acq_data_in\[6\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[13\] acq_trigger_in\[7\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[13\]\" connects to port \"acq_trigger_in\[7\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[13\] acq_data_in\[7\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[13\]\" connects to port \"acq_data_in\[7\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[14\] acq_trigger_in\[8\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[14\]\" connects to port \"acq_trigger_in\[8\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[14\] acq_data_in\[8\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[14\]\" connects to port \"acq_data_in\[8\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[15\] acq_trigger_in\[9\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[15\]\" connects to port \"acq_trigger_in\[9\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[15\] acq_data_in\[9\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[15\]\" connects to port \"acq_data_in\[9\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[16\] acq_trigger_in\[10\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[16\]\" connects to port \"acq_trigger_in\[10\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[16\] acq_data_in\[10\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[16\]\" connects to port \"acq_data_in\[10\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[17\] acq_trigger_in\[11\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[17\]\" connects to port \"acq_trigger_in\[11\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[17\] acq_data_in\[11\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[17\]\" connects to port \"acq_data_in\[11\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[18\] acq_trigger_in\[12\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[18\]\" connects to port \"acq_trigger_in\[12\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[18\] acq_data_in\[12\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[18\]\" connects to port \"acq_data_in\[12\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[19\] acq_trigger_in\[13\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[19\]\" connects to port \"acq_trigger_in\[13\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[19\] acq_data_in\[13\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[19\]\" connects to port \"acq_data_in\[13\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[1\] acq_trigger_in\[14\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[1\]\" connects to port \"acq_trigger_in\[14\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[1\] acq_data_in\[14\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[1\]\" connects to port \"acq_data_in\[14\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[20\] acq_trigger_in\[15\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[20\]\" connects to port \"acq_trigger_in\[15\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[20\] acq_data_in\[15\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[20\]\" connects to port \"acq_data_in\[15\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[21\] acq_trigger_in\[16\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[21\]\" connects to port \"acq_trigger_in\[16\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[21\] acq_data_in\[16\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[21\]\" connects to port \"acq_data_in\[16\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[22\] acq_trigger_in\[17\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[22\]\" connects to port \"acq_trigger_in\[17\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[22\] acq_data_in\[17\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[22\]\" connects to port \"acq_data_in\[17\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[23\] acq_trigger_in\[18\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[23\]\" connects to port \"acq_trigger_in\[18\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[23\] acq_data_in\[18\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[23\]\" connects to port \"acq_data_in\[18\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[2\] acq_trigger_in\[19\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[2\]\" connects to port \"acq_trigger_in\[19\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[2\] acq_data_in\[19\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[2\]\" connects to port \"acq_data_in\[19\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[3\] acq_trigger_in\[20\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[3\]\" connects to port \"acq_trigger_in\[20\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[3\] acq_data_in\[20\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[3\]\" connects to port \"acq_data_in\[20\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[4\] acq_trigger_in\[21\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[4\]\" connects to port \"acq_trigger_in\[21\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[4\] acq_data_in\[21\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[4\]\" connects to port \"acq_data_in\[21\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[5\] acq_trigger_in\[22\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[5\]\" connects to port \"acq_trigger_in\[22\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[5\] acq_data_in\[22\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[5\]\" connects to port \"acq_data_in\[22\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[6\] acq_trigger_in\[23\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[6\]\" connects to port \"acq_trigger_in\[23\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[6\] acq_data_in\[23\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[6\]\" connects to port \"acq_data_in\[23\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[7\] acq_trigger_in\[24\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[7\]\" connects to port \"acq_trigger_in\[24\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[7\] acq_data_in\[24\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[7\]\" connects to port \"acq_data_in\[24\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[8\] acq_trigger_in\[25\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[8\]\" connects to port \"acq_trigger_in\[25\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[8\] acq_data_in\[25\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[8\]\" connects to port \"acq_data_in\[25\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[9\] acq_trigger_in\[26\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[9\]\" connects to port \"acq_trigger_in\[26\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[9\] acq_data_in\[26\] " "Info: Source node \"Rst_Syncronizer:u_Rst_Syncronizer\|\\Process_Rst_Syncronizer:v_ContaClkIn\[9\]\" connects to port \"acq_data_in\[26\]\"" {  } {  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_AE_CONNECT_TO_PORT" "cpu_pll:u_cpu_pll\|c2 acq_clk " "Info: Source node \"cpu_pll:u_cpu_pll\|c2\" connects to port \"acq_clk\"" {  } { { "Modules/m_Cpu_PLL/cpu_pll.v" "c2" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Cpu_PLL/cpu_pll.v" 52 -1 0 } }  } 0 0 "Source node \"%1!s!\" connects to port \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Medipix_Bridge:u_Medipix_Bridge " "Warning: Hierarchy name \"Medipix_Bridge:u_Medipix_Bridge\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs " "Warning: Hierarchy name \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Dacs:u_Decoder_Dacs\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros " "Warning: Hierarchy name \"Medipix_Bridge:u_Medipix_Bridge\|Decoder_Parametros:u_Decoder_Parametros\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_CTPR:u_Gera_Rajada_Load_CTPR " "Warning: Hierarchy name \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_CTPR:u_Gera_Rajada_Load_CTPR\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_CounterH:u_Gera_Rajada_Load_CounterH " "Warning: Hierarchy name \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_CounterH:u_Gera_Rajada_Load_CounterH\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_CounterL:u_Gera_Rajada_Load_CounterL " "Warning: Hierarchy name \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_CounterL:u_Gera_Rajada_Load_CounterL\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_DAC:u_Gera_Rajada_Load_DAC " "Warning: Hierarchy name \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Load_DAC:u_Gera_Rajada_Load_DAC\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_OMR:u_Gera_Rajada_OMR " "Warning: Hierarchy name \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_OMR:u_Gera_Rajada_OMR\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Read_CounterH:u_Gera_Rajada_Read_CounterH " "Warning: Hierarchy name \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Read_CounterH:u_Gera_Rajada_Read_CounterH\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Read_DAC:u_Gera_Rajada_Read_DAC " "Warning: Hierarchy name \"Medipix_Bridge:u_Medipix_Bridge\|Gera_Rajada_Read_DAC:u_Gera_Rajada_Read_DAC\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "TOP_MEDoIP:u_TOP_MEDoIP " "Warning: Hierarchy name \"TOP_MEDoIP:u_TOP_MEDoIP\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX " "Warning: Hierarchy name \"TOP_MEDoIP:u_TOP_MEDoIP\|Decoder_IP_TX:u_Decoder_IP_TX\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Top_Equalizator:u_Top_Equalizator " "Warning: Hierarchy name \"Top_Equalizator:u_Top_Equalizator\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization " "Warning: Hierarchy name \"Top_Equalizator:u_Top_Equalizator\|Rx_Equalization:u_Rx_Equalization\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISSING_HIER_NAME" "Rx_Data_Medipix:u_Rx_Data_Medipix " "Warning: Hierarchy name \"Rx_Data_Medipix:u_Rx_Data_Medipix\" does not exist.  It is associated with user assignments." {  } {  } 0 0 "Hierarchy name \"%1!s!\" does not exist.  It is associated with user assignments." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Clk_P " "Warning: Bidir \"Ddr2_Clk_P\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 35 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Clk_N " "Warning: Bidir \"Ddr2_Clk_N\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 36 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dm\[0\] " "Warning: Bidir \"Ddr2_Dm\[0\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 38 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dm\[1\] " "Warning: Bidir \"Ddr2_Dm\[1\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 38 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[0\] " "Warning: Bidir \"Ddr2_Dq\[0\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[1\] " "Warning: Bidir \"Ddr2_Dq\[1\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[2\] " "Warning: Bidir \"Ddr2_Dq\[2\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[3\] " "Warning: Bidir \"Ddr2_Dq\[3\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[4\] " "Warning: Bidir \"Ddr2_Dq\[4\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[5\] " "Warning: Bidir \"Ddr2_Dq\[5\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[6\] " "Warning: Bidir \"Ddr2_Dq\[6\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[7\] " "Warning: Bidir \"Ddr2_Dq\[7\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[8\] " "Warning: Bidir \"Ddr2_Dq\[8\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[9\] " "Warning: Bidir \"Ddr2_Dq\[9\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[10\] " "Warning: Bidir \"Ddr2_Dq\[10\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[11\] " "Warning: Bidir \"Ddr2_Dq\[11\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[12\] " "Warning: Bidir \"Ddr2_Dq\[12\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[13\] " "Warning: Bidir \"Ddr2_Dq\[13\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[14\] " "Warning: Bidir \"Ddr2_Dq\[14\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dq\[15\] " "Warning: Bidir \"Ddr2_Dq\[15\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 39 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dqs\[0\] " "Warning: Bidir \"Ddr2_Dqs\[0\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 40 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Ddr2_Dqs\[1\] " "Warning: Bidir \"Ddr2_Dqs\[1\]\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 40 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Eth_Mdio " "Warning: Bidir \"Eth_Mdio\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 54 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SCL " "Warning: Bidir \"I2C_SCL\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 60 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDA " "Warning: Bidir \"I2C_SDA\" has no driver" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 61 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Warning: Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "Led_N\[0\] Led_N\[0\] " "Warning: Reduced fanout from the always-enabled open-drain buffer \"Led_N\[0\]\" to the output pin \"Led_N\[0\]\" to GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 72 -1 0 } }  } 0 0 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "Led_N\[1\] Led_N\[1\] " "Warning: Reduced fanout from the always-enabled open-drain buffer \"Led_N\[1\]\" to the output pin \"Led_N\[1\]\" to GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 72 -1 0 } }  } 0 0 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "Led_N\[2\] Led_N\[2\] " "Warning: Reduced fanout from the always-enabled open-drain buffer \"Led_N\[2\]\" to the output pin \"Led_N\[2\]\" to GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 72 -1 0 } }  } 0 0 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "" 0 -1}  } {  } 0 0 "Reduced the following open-drain buffers that are fed by GND" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sld_hub.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } } { "sld_buffer_manager.vhd" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[0\] GND " "Warning (13410): Pin \"Ddr2_A\[0\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[1\] GND " "Warning (13410): Pin \"Ddr2_A\[1\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[2\] GND " "Warning (13410): Pin \"Ddr2_A\[2\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[3\] GND " "Warning (13410): Pin \"Ddr2_A\[3\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[4\] GND " "Warning (13410): Pin \"Ddr2_A\[4\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[5\] GND " "Warning (13410): Pin \"Ddr2_A\[5\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[6\] GND " "Warning (13410): Pin \"Ddr2_A\[6\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[7\] GND " "Warning (13410): Pin \"Ddr2_A\[7\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[8\] GND " "Warning (13410): Pin \"Ddr2_A\[8\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[9\] GND " "Warning (13410): Pin \"Ddr2_A\[9\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[10\] GND " "Warning (13410): Pin \"Ddr2_A\[10\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[11\] GND " "Warning (13410): Pin \"Ddr2_A\[11\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[12\] GND " "Warning (13410): Pin \"Ddr2_A\[12\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_A\[13\] GND " "Warning (13410): Pin \"Ddr2_A\[13\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_Ba\[0\] GND " "Warning (13410): Pin \"Ddr2_Ba\[0\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_Ba\[1\] GND " "Warning (13410): Pin \"Ddr2_Ba\[1\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_Ba\[2\] GND " "Warning (13410): Pin \"Ddr2_Ba\[2\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_Cas_N GND " "Warning (13410): Pin \"Ddr2_Cas_N\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_Cke GND " "Warning (13410): Pin \"Ddr2_Cke\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_Cs_N GND " "Warning (13410): Pin \"Ddr2_Cs_N\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_Odt GND " "Warning (13410): Pin \"Ddr2_Odt\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_Ras_N GND " "Warning (13410): Pin \"Ddr2_Ras_N\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ddr2_We_N GND " "Warning (13410): Pin \"Ddr2_We_N\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Txc GND " "Warning (13410): Pin \"Eth_Txc\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_TxCtl GND " "Warning (13410): Pin \"Eth_TxCtl\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Txd\[0\] GND " "Warning (13410): Pin \"Eth_Txd\[0\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Txd\[1\] GND " "Warning (13410): Pin \"Eth_Txd\[1\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Txd\[2\] GND " "Warning (13410): Pin \"Eth_Txd\[2\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Txd\[3\] GND " "Warning (13410): Pin \"Eth_Txd\[3\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Mdc GND " "Warning (13410): Pin \"Eth_Mdc\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Eth_Rst_N GND " "Warning (13410): Pin \"Eth_Rst_N\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Flash_Cclk GND " "Warning (13410): Pin \"Flash_Cclk\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Flash_Cs_N GND " "Warning (13410): Pin \"Flash_Cs_N\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Flash_Di GND " "Warning (13410): Pin \"Flash_Di\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Led_N\[0\] GND " "Warning (13410): Pin \"Led_N\[0\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Led_N\[1\] GND " "Warning (13410): Pin \"Led_N\[1\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Led_N\[2\] GND " "Warning (13410): Pin \"Led_N\[2\]\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADC_Sclk GND " "Warning (13410): Pin \"ADC_Sclk\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADC_Csn GND " "Warning (13410): Pin \"ADC_Csn\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADC_Din GND " "Warning (13410): Pin \"ADC_Din\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DAC_Sclk GND " "Warning (13410): Pin \"DAC_Sclk\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DAC_Csn GND " "Warning (13410): Pin \"DAC_Csn\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DAC_Sdi GND " "Warning (13410): Pin \"DAC_Sdi\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Data_out_Mdpx GND " "Warning (13410): Pin \"Data_out_Mdpx\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "En_out_Mdpx GND " "Warning (13410): Pin \"En_out_Mdpx\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Shutter_out_Mdpx GND " "Warning (13410): Pin \"Shutter_out_Mdpx\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Cont_sel_out_Mdpx GND " "Warning (13410): Pin \"Cont_sel_out_Mdpx\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "MtxClr_out_Mdpx GND " "Warning (13410): Pin \"MtxClr_out_Mdpx\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TPSWT_out_Mdpx GND " "Warning (13410): Pin \"TPSWT_out_Mdpx\" is stuck at GND" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Warning: Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk125 " "Warning (15610): No output dependent on input pin \"Clk125\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Eth_Rxc " "Warning (15610): No output dependent on input pin \"Eth_Rxc\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Eth_RxCtl " "Warning (15610): No output dependent on input pin \"Eth_RxCtl\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Eth_Rxd\[0\] " "Warning (15610): No output dependent on input pin \"Eth_Rxd\[0\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Eth_Rxd\[1\] " "Warning (15610): No output dependent on input pin \"Eth_Rxd\[1\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Eth_Rxd\[2\] " "Warning (15610): No output dependent on input pin \"Eth_Rxd\[2\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Eth_Rxd\[3\] " "Warning (15610): No output dependent on input pin \"Eth_Rxd\[3\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Flash_Do " "Warning (15610): No output dependent on input pin \"Flash_Do\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 65 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_Dout " "Warning (15610): No output dependent on input pin \"ADC_Dout\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 78 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk_in_Mdpx " "Warning (15610): No output dependent on input pin \"Clk_in_Mdpx\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 98 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "En_in_Mdpx " "Warning (15610): No output dependent on input pin \"En_in_Mdpx\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 99 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[0\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[0\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[1\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[1\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[2\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[2\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[3\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[3\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[4\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[4\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[5\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[5\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[6\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[6\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_in_Mdpx\[7\] " "Warning (15610): No output dependent on input pin \"Data_in_Mdpx\[7\]\"" {  } { { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 101 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1025 " "Info: Implemented 1025 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Info: Implemented 52 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Info: Implemented 25 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "896 " "Info: Implemented 896 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "27 " "Info: Implemented 27 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "Warning: PLL \"cpu_pll:u_cpu_pll\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/cpu_pll_altpll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cpu_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 3 0 } } { "Modules/m_Cpu_PLL/cpu_pll.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Cpu_PLL/cpu_pll.v" 115 0 0 } } { "Modules/m_Top_Medipix/Top_Medipix.v" "" { Text "D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v" 198 0 0 } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Info: Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 03 13:47:46 2014 " "Info: Processing ended: Wed Sep 03 13:47:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
