set ::env(PROJECT_NAME) signed_integer_divider
set ::env(DESIGN_TOP) divider_dshift
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/signed_integer_divider/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/signed_integer_divider/rtl/divider_dshift.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
