# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE0_CV_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/code/verilog/DE0_CV/design {D:/code/verilog/DE0_CV/design/adder_4bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:32:20 on Sep 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/code/verilog/DE0_CV/design" D:/code/verilog/DE0_CV/design/adder_4bit.sv 
# -- Compiling module adder_4bit
# 
# Top level modules:
# 	adder_4bit
# End time: 07:32:20 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/code/verilog/DE0_CV/design {D:/code/verilog/DE0_CV/design/DE0_CV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:32:20 on Sep 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/code/verilog/DE0_CV/design" D:/code/verilog/DE0_CV/design/DE0_CV.sv 
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# End time: 07:32:21 on Sep 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:33:22 on Sep 25,2023
# vlog -reportprogress 300 ../tb/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 07:33:22 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:33:22 on Sep 25,2023
# vlog -reportprogress 300 ../../design/adder_4bit.sv 
# -- Compiling module adder_4bit
# 
# Top level modules:
# 	adder_4bit
# End time: 07:33:22 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:33:22 on Sep 25,2023
# vlog -reportprogress 300 ../../design/mux8to1.sv 
# -- Compiling module mux8to1
# 
# Top level modules:
# 	mux8to1
# End time: 07:33:22 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:33:22 on Sep 25,2023
# vlog -reportprogress 300 ../../design/DE0_CV.sv 
# -- Compiling module DE0_CV
# 
# Top level modules:
# 	DE0_CV
# End time: 07:33:22 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:33:22 on Sep 25,2023
# vlog -reportprogress 300 ../../design/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 07:33:22 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 07:33:23 on Sep 25,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.alu
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Cloud s  Hostname: CLOUD  ProcessID: 20360
#           Attempting to use alternate WLF file "./wlftjjhfkz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjjhfkz
# ** Note: $stop    : ../tb/testbench.sv(21)
#    Time: 30 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at ../tb/testbench.sv line 21
add wave -position end  sim:/testbench/a
add wave -position end  sim:/testbench/b
add wave -position end  sim:/testbench/s
add wave -position end  sim:/testbench/op
# End time: 07:36:44 on Sep 25,2023, Elapsed time: 0:03:21
# Errors: 0, Warnings: 2
