
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012bd8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001240  08012db8  08012db8  00022db8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013ff8  08013ff8  0003044c  2**0
                  CONTENTS
  4 .ARM          00000008  08013ff8  08013ff8  00023ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014000  08014000  0003044c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014000  08014000  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014004  08014004  00024004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000044c  20000000  08014008  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012ab4  2000044c  08014454  0003044c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012f00  08014454  00032f00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003044c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00055cb9  00000000  00000000  0003047c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00009e81  00000000  00000000  00086135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000031b8  00000000  00000000  0008ffb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00003c60  00000000  00000000  00093170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00038c4f  00000000  00000000  00096dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00059d7a  00000000  00000000  000cfa1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00141ad3  00000000  00000000  00129799  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0026b26c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009f94  00000000  00000000  0026b2bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0003a563  00000000  00000000  00275250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  002af7b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000004e  00000000  00000000  002af7d8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000044c 	.word	0x2000044c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012da0 	.word	0x08012da0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000450 	.word	0x20000450
 800021c:	08012da0 	.word	0x08012da0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cec:	f000 b9aa 	b.w	8001044 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468e      	mov	lr, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d14d      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d82:	428a      	cmp	r2, r1
 8000d84:	4694      	mov	ip, r2
 8000d86:	d969      	bls.n	8000e5c <__udivmoddi4+0xe8>
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	b152      	cbz	r2, 8000da4 <__udivmoddi4+0x30>
 8000d8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d92:	f1c2 0120 	rsb	r1, r2, #32
 8000d96:	fa20 f101 	lsr.w	r1, r0, r1
 8000d9a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9e:	ea41 0e03 	orr.w	lr, r1, r3
 8000da2:	4094      	lsls	r4, r2
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	0c21      	lsrs	r1, r4, #16
 8000daa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dae:	fa1f f78c 	uxth.w	r7, ip
 8000db2:	fb08 e316 	mls	r3, r8, r6, lr
 8000db6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dba:	fb06 f107 	mul.w	r1, r6, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000dca:	f080 811f 	bcs.w	800100c <__udivmoddi4+0x298>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 811c 	bls.w	800100c <__udivmoddi4+0x298>
 8000dd4:	3e02      	subs	r6, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de8:	fb00 f707 	mul.w	r7, r0, r7
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	d90a      	bls.n	8000e06 <__udivmoddi4+0x92>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000df8:	f080 810a 	bcs.w	8001010 <__udivmoddi4+0x29c>
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	f240 8107 	bls.w	8001010 <__udivmoddi4+0x29c>
 8000e02:	4464      	add	r4, ip
 8000e04:	3802      	subs	r0, #2
 8000e06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e0a:	1be4      	subs	r4, r4, r7
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	b11d      	cbz	r5, 8000e18 <__udivmoddi4+0xa4>
 8000e10:	40d4      	lsrs	r4, r2
 8000e12:	2300      	movs	r3, #0
 8000e14:	e9c5 4300 	strd	r4, r3, [r5]
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0xc2>
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	f000 80ef 	beq.w	8001006 <__udivmoddi4+0x292>
 8000e28:	2600      	movs	r6, #0
 8000e2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2e:	4630      	mov	r0, r6
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	fab3 f683 	clz	r6, r3
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d14a      	bne.n	8000ed4 <__udivmoddi4+0x160>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d302      	bcc.n	8000e48 <__udivmoddi4+0xd4>
 8000e42:	4282      	cmp	r2, r0
 8000e44:	f200 80f9 	bhi.w	800103a <__udivmoddi4+0x2c6>
 8000e48:	1a84      	subs	r4, r0, r2
 8000e4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e4e:	2001      	movs	r0, #1
 8000e50:	469e      	mov	lr, r3
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	d0e0      	beq.n	8000e18 <__udivmoddi4+0xa4>
 8000e56:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e5a:	e7dd      	b.n	8000e18 <__udivmoddi4+0xa4>
 8000e5c:	b902      	cbnz	r2, 8000e60 <__udivmoddi4+0xec>
 8000e5e:	deff      	udf	#255	; 0xff
 8000e60:	fab2 f282 	clz	r2, r2
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f040 8092 	bne.w	8000f8e <__udivmoddi4+0x21a>
 8000e6a:	eba1 010c 	sub.w	r1, r1, ip
 8000e6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	2601      	movs	r6, #1
 8000e78:	0c20      	lsrs	r0, r4, #16
 8000e7a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e7e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e82:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e86:	fb0e f003 	mul.w	r0, lr, r3
 8000e8a:	4288      	cmp	r0, r1
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x12c>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x12a>
 8000e98:	4288      	cmp	r0, r1
 8000e9a:	f200 80cb 	bhi.w	8001034 <__udivmoddi4+0x2c0>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1110 	mls	r1, r7, r0, r1
 8000eac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000eb0:	fb0e fe00 	mul.w	lr, lr, r0
 8000eb4:	45a6      	cmp	lr, r4
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x156>
 8000eb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ebc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ec0:	d202      	bcs.n	8000ec8 <__udivmoddi4+0x154>
 8000ec2:	45a6      	cmp	lr, r4
 8000ec4:	f200 80bb 	bhi.w	800103e <__udivmoddi4+0x2ca>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	eba4 040e 	sub.w	r4, r4, lr
 8000ece:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x9a>
 8000ed4:	f1c6 0720 	rsb	r7, r6, #32
 8000ed8:	40b3      	lsls	r3, r6
 8000eda:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ede:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ee2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ee6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eea:	431c      	orrs	r4, r3
 8000eec:	40f9      	lsrs	r1, r7
 8000eee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ef6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000efa:	0c20      	lsrs	r0, r4, #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fb09 1118 	mls	r1, r9, r8, r1
 8000f04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f08:	fb08 f00e 	mul.w	r0, r8, lr
 8000f0c:	4288      	cmp	r0, r1
 8000f0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f12:	d90b      	bls.n	8000f2c <__udivmoddi4+0x1b8>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f1c:	f080 8088 	bcs.w	8001030 <__udivmoddi4+0x2bc>
 8000f20:	4288      	cmp	r0, r1
 8000f22:	f240 8085 	bls.w	8001030 <__udivmoddi4+0x2bc>
 8000f26:	f1a8 0802 	sub.w	r8, r8, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	1a09      	subs	r1, r1, r0
 8000f2e:	b2a4      	uxth	r4, r4
 8000f30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f34:	fb09 1110 	mls	r1, r9, r0, r1
 8000f38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f40:	458e      	cmp	lr, r1
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1e2>
 8000f44:	eb1c 0101 	adds.w	r1, ip, r1
 8000f48:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f4c:	d26c      	bcs.n	8001028 <__udivmoddi4+0x2b4>
 8000f4e:	458e      	cmp	lr, r1
 8000f50:	d96a      	bls.n	8001028 <__udivmoddi4+0x2b4>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4461      	add	r1, ip
 8000f56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f5e:	eba1 010e 	sub.w	r1, r1, lr
 8000f62:	42a1      	cmp	r1, r4
 8000f64:	46c8      	mov	r8, r9
 8000f66:	46a6      	mov	lr, r4
 8000f68:	d356      	bcc.n	8001018 <__udivmoddi4+0x2a4>
 8000f6a:	d053      	beq.n	8001014 <__udivmoddi4+0x2a0>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x212>
 8000f6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f72:	eb61 010e 	sbc.w	r1, r1, lr
 8000f76:	fa01 f707 	lsl.w	r7, r1, r7
 8000f7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f7e:	40f1      	lsrs	r1, r6
 8000f80:	431f      	orrs	r7, r3
 8000f82:	e9c5 7100 	strd	r7, r1, [r5]
 8000f86:	2600      	movs	r6, #0
 8000f88:	4631      	mov	r1, r6
 8000f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8e:	f1c2 0320 	rsb	r3, r2, #32
 8000f92:	40d8      	lsrs	r0, r3
 8000f94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f98:	fa21 f303 	lsr.w	r3, r1, r3
 8000f9c:	4091      	lsls	r1, r2
 8000f9e:	4301      	orrs	r1, r0
 8000fa0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fa4:	fa1f fe8c 	uxth.w	lr, ip
 8000fa8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fac:	fb07 3610 	mls	r6, r7, r0, r3
 8000fb0:	0c0b      	lsrs	r3, r1, #16
 8000fb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fb6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fba:	429e      	cmp	r6, r3
 8000fbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fc0:	d908      	bls.n	8000fd4 <__udivmoddi4+0x260>
 8000fc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fc6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000fca:	d22f      	bcs.n	800102c <__udivmoddi4+0x2b8>
 8000fcc:	429e      	cmp	r6, r3
 8000fce:	d92d      	bls.n	800102c <__udivmoddi4+0x2b8>
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	4463      	add	r3, ip
 8000fd4:	1b9b      	subs	r3, r3, r6
 8000fd6:	b289      	uxth	r1, r1
 8000fd8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fdc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fe0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fe8:	428b      	cmp	r3, r1
 8000fea:	d908      	bls.n	8000ffe <__udivmoddi4+0x28a>
 8000fec:	eb1c 0101 	adds.w	r1, ip, r1
 8000ff0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000ff4:	d216      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000ff6:	428b      	cmp	r3, r1
 8000ff8:	d914      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000ffa:	3e02      	subs	r6, #2
 8000ffc:	4461      	add	r1, ip
 8000ffe:	1ac9      	subs	r1, r1, r3
 8001000:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001004:	e738      	b.n	8000e78 <__udivmoddi4+0x104>
 8001006:	462e      	mov	r6, r5
 8001008:	4628      	mov	r0, r5
 800100a:	e705      	b.n	8000e18 <__udivmoddi4+0xa4>
 800100c:	4606      	mov	r6, r0
 800100e:	e6e3      	b.n	8000dd8 <__udivmoddi4+0x64>
 8001010:	4618      	mov	r0, r3
 8001012:	e6f8      	b.n	8000e06 <__udivmoddi4+0x92>
 8001014:	454b      	cmp	r3, r9
 8001016:	d2a9      	bcs.n	8000f6c <__udivmoddi4+0x1f8>
 8001018:	ebb9 0802 	subs.w	r8, r9, r2
 800101c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001020:	3801      	subs	r0, #1
 8001022:	e7a3      	b.n	8000f6c <__udivmoddi4+0x1f8>
 8001024:	4646      	mov	r6, r8
 8001026:	e7ea      	b.n	8000ffe <__udivmoddi4+0x28a>
 8001028:	4620      	mov	r0, r4
 800102a:	e794      	b.n	8000f56 <__udivmoddi4+0x1e2>
 800102c:	4640      	mov	r0, r8
 800102e:	e7d1      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001030:	46d0      	mov	r8, sl
 8001032:	e77b      	b.n	8000f2c <__udivmoddi4+0x1b8>
 8001034:	3b02      	subs	r3, #2
 8001036:	4461      	add	r1, ip
 8001038:	e732      	b.n	8000ea0 <__udivmoddi4+0x12c>
 800103a:	4630      	mov	r0, r6
 800103c:	e709      	b.n	8000e52 <__udivmoddi4+0xde>
 800103e:	4464      	add	r4, ip
 8001040:	3802      	subs	r0, #2
 8001042:	e742      	b.n	8000eca <__udivmoddi4+0x156>

08001044 <__aeabi_idiv0>:
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <action_reset>:
 * Each guysko's button action is immediatley reset to zero after being taken into consideration, so that is can be known in the
 * next frame if the action was made once again.
 */

void action_reset(uint8_t action_index) {
	if (action_index == 0) {
 8001048:	b918      	cbnz	r0, 8001052 <action_reset+0xa>
		act_up			=	false;
 800104a:	4b1d      	ldr	r3, [pc, #116]	; (80010c0 <action_reset+0x78>)
 800104c:	2200      	movs	r2, #0
 800104e:	701a      	strb	r2, [r3, #0]
 8001050:	4770      	bx	lr
	} else if (action_index == 1) {
 8001052:	2801      	cmp	r0, #1
 8001054:	d010      	beq.n	8001078 <action_reset+0x30>
		act_right		=	false;
	} else if (action_index == 2) {
 8001056:	2802      	cmp	r0, #2
 8001058:	d012      	beq.n	8001080 <action_reset+0x38>
		act_down		=	false;
	} else if (action_index == 3) {
 800105a:	2803      	cmp	r0, #3
 800105c:	d014      	beq.n	8001088 <action_reset+0x40>
		act_left		=	false;
	} else if (action_index == 4) {
 800105e:	2804      	cmp	r0, #4
 8001060:	d016      	beq.n	8001090 <action_reset+0x48>
		ok					=	false;
	} else if (action_index == 5) {
 8001062:	2805      	cmp	r0, #5
 8001064:	d018      	beq.n	8001098 <action_reset+0x50>
		esc					=	false;
	} else if (action_index == 6) {
 8001066:	2806      	cmp	r0, #6
 8001068:	d01a      	beq.n	80010a0 <action_reset+0x58>
		move_up			= false;
	} else if (action_index == 7) {
 800106a:	2807      	cmp	r0, #7
 800106c:	d01c      	beq.n	80010a8 <action_reset+0x60>
		move_right 	= false;
	} else if (action_index == 8) {
 800106e:	2808      	cmp	r0, #8
 8001070:	d01e      	beq.n	80010b0 <action_reset+0x68>
		move_down		= false;
	} else if (action_index == 9) {
 8001072:	2809      	cmp	r0, #9
 8001074:	d020      	beq.n	80010b8 <action_reset+0x70>
		move_left		= false;
	}
}
 8001076:	4770      	bx	lr
		act_right		=	false;
 8001078:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <action_reset+0x7c>)
 800107a:	2200      	movs	r2, #0
 800107c:	701a      	strb	r2, [r3, #0]
 800107e:	4770      	bx	lr
		act_down		=	false;
 8001080:	4b11      	ldr	r3, [pc, #68]	; (80010c8 <action_reset+0x80>)
 8001082:	2200      	movs	r2, #0
 8001084:	701a      	strb	r2, [r3, #0]
 8001086:	4770      	bx	lr
		act_left		=	false;
 8001088:	4b10      	ldr	r3, [pc, #64]	; (80010cc <action_reset+0x84>)
 800108a:	2200      	movs	r2, #0
 800108c:	701a      	strb	r2, [r3, #0]
 800108e:	4770      	bx	lr
		ok					=	false;
 8001090:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <action_reset+0x88>)
 8001092:	2200      	movs	r2, #0
 8001094:	701a      	strb	r2, [r3, #0]
 8001096:	4770      	bx	lr
		esc					=	false;
 8001098:	4b0e      	ldr	r3, [pc, #56]	; (80010d4 <action_reset+0x8c>)
 800109a:	2200      	movs	r2, #0
 800109c:	701a      	strb	r2, [r3, #0]
 800109e:	4770      	bx	lr
		move_up			= false;
 80010a0:	4b0d      	ldr	r3, [pc, #52]	; (80010d8 <action_reset+0x90>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	701a      	strb	r2, [r3, #0]
 80010a6:	4770      	bx	lr
		move_right 	= false;
 80010a8:	4b0c      	ldr	r3, [pc, #48]	; (80010dc <action_reset+0x94>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	701a      	strb	r2, [r3, #0]
 80010ae:	4770      	bx	lr
		move_down		= false;
 80010b0:	4b0b      	ldr	r3, [pc, #44]	; (80010e0 <action_reset+0x98>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	701a      	strb	r2, [r3, #0]
 80010b6:	4770      	bx	lr
		move_left		= false;
 80010b8:	4b0a      	ldr	r3, [pc, #40]	; (80010e4 <action_reset+0x9c>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	701a      	strb	r2, [r3, #0]
}
 80010be:	e7da      	b.n	8001076 <action_reset+0x2e>
 80010c0:	2000046b 	.word	0x2000046b
 80010c4:	2000046a 	.word	0x2000046a
 80010c8:	20000468 	.word	0x20000468
 80010cc:	20000469 	.word	0x20000469
 80010d0:	20000471 	.word	0x20000471
 80010d4:	2000046c 	.word	0x2000046c
 80010d8:	20000470 	.word	0x20000470
 80010dc:	2000046f 	.word	0x2000046f
 80010e0:	2000046d 	.word	0x2000046d
 80010e4:	2000046e 	.word	0x2000046e

080010e8 <action_set>:
/*
 * This funcion updates joystick input logicaly
 * the other buttons are set to be handled as interrupts
 */
void action_set(coord_t* joystick_raw) {
	if (joystick_raw->x > 2500) {
 80010e8:	6803      	ldr	r3, [r0, #0]
 80010ea:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80010ee:	4293      	cmp	r3, r2
 80010f0:	dd11      	ble.n	8001116 <action_set+0x2e>
		move_right 	= true;
 80010f2:	4b13      	ldr	r3, [pc, #76]	; (8001140 <action_set+0x58>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	701a      	strb	r2, [r3, #0]
		move_left		= false;
 80010f8:	4b12      	ldr	r3, [pc, #72]	; (8001144 <action_set+0x5c>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	701a      	strb	r2, [r3, #0]
	} else if (joystick_raw->x < 1000) {
		move_right 	= false;
		move_left		= true;
	}

	if (joystick_raw->y > 2500) {
 80010fe:	6843      	ldr	r3, [r0, #4]
 8001100:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001104:	4293      	cmp	r3, r2
 8001106:	dd10      	ble.n	800112a <action_set+0x42>
		move_up			= true;
 8001108:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <action_set+0x60>)
 800110a:	2201      	movs	r2, #1
 800110c:	701a      	strb	r2, [r3, #0]
		move_down		= false;
 800110e:	4b0f      	ldr	r3, [pc, #60]	; (800114c <action_set+0x64>)
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]
 8001114:	4770      	bx	lr
	} else if (joystick_raw->x < 1000) {
 8001116:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800111a:	daf0      	bge.n	80010fe <action_set+0x16>
		move_right 	= false;
 800111c:	4b08      	ldr	r3, [pc, #32]	; (8001140 <action_set+0x58>)
 800111e:	2200      	movs	r2, #0
 8001120:	701a      	strb	r2, [r3, #0]
		move_left		= true;
 8001122:	4b08      	ldr	r3, [pc, #32]	; (8001144 <action_set+0x5c>)
 8001124:	2201      	movs	r2, #1
 8001126:	701a      	strb	r2, [r3, #0]
 8001128:	e7e9      	b.n	80010fe <action_set+0x16>
	} else if (joystick_raw->y < 1000) {
 800112a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800112e:	da05      	bge.n	800113c <action_set+0x54>
		move_up			= false;
 8001130:	4b05      	ldr	r3, [pc, #20]	; (8001148 <action_set+0x60>)
 8001132:	2200      	movs	r2, #0
 8001134:	701a      	strb	r2, [r3, #0]
		move_down		= true;
 8001136:	4b05      	ldr	r3, [pc, #20]	; (800114c <action_set+0x64>)
 8001138:	2201      	movs	r2, #1
 800113a:	701a      	strb	r2, [r3, #0]
	}
}
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	2000046f 	.word	0x2000046f
 8001144:	2000046e 	.word	0x2000046e
 8001148:	20000470 	.word	0x20000470
 800114c:	2000046d 	.word	0x2000046d

08001150 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc4;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001150:	b510      	push	{r4, lr}
 8001152:	b08c      	sub	sp, #48	; 0x30

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001154:	2400      	movs	r4, #0
 8001156:	9409      	str	r4, [sp, #36]	; 0x24
 8001158:	940a      	str	r4, [sp, #40]	; 0x28
 800115a:	940b      	str	r4, [sp, #44]	; 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 800115c:	2220      	movs	r2, #32
 800115e:	4621      	mov	r1, r4
 8001160:	a801      	add	r0, sp, #4
 8001162:	f00d f90d 	bl	800e380 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001166:	4820      	ldr	r0, [pc, #128]	; (80011e8 <MX_ADC1_Init+0x98>)
 8001168:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800116c:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800116e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001172:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001174:	6084      	str	r4, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001176:	60c4      	str	r4, [r0, #12]
  hadc1.Init.GainCompensation = 0;
 8001178:	6104      	str	r4, [r0, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800117a:	6144      	str	r4, [r0, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800117c:	2304      	movs	r3, #4
 800117e:	6183      	str	r3, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001180:	7704      	strb	r4, [r0, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001182:	7744      	strb	r4, [r0, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001184:	2301      	movs	r3, #1
 8001186:	6203      	str	r3, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001188:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800118c:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800118e:	6304      	str	r4, [r0, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001190:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001194:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001196:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800119a:	f004 f913 	bl	80053c4 <HAL_ADC_Init>
 800119e:	b9c8      	cbnz	r0, 80011d4 <MX_ADC1_Init+0x84>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011a0:	2300      	movs	r3, #0
 80011a2:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80011a4:	a909      	add	r1, sp, #36	; 0x24
 80011a6:	4810      	ldr	r0, [pc, #64]	; (80011e8 <MX_ADC1_Init+0x98>)
 80011a8:	f004 fe3e 	bl	8005e28 <HAL_ADCEx_MultiModeConfigChannel>
 80011ac:	b9a8      	cbnz	r0, 80011da <MX_ADC1_Init+0x8a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80011ae:	4b0f      	ldr	r3, [pc, #60]	; (80011ec <MX_ADC1_Init+0x9c>)
 80011b0:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011b2:	2306      	movs	r3, #6
 80011b4:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011b6:	2300      	movs	r3, #0
 80011b8:	9303      	str	r3, [sp, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011ba:	227f      	movs	r2, #127	; 0x7f
 80011bc:	9204      	str	r2, [sp, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011be:	2204      	movs	r2, #4
 80011c0:	9205      	str	r2, [sp, #20]
  sConfig.Offset = 0;
 80011c2:	9306      	str	r3, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011c4:	eb0d 0102 	add.w	r1, sp, r2
 80011c8:	4807      	ldr	r0, [pc, #28]	; (80011e8 <MX_ADC1_Init+0x98>)
 80011ca:	f004 faa9 	bl	8005720 <HAL_ADC_ConfigChannel>
 80011ce:	b938      	cbnz	r0, 80011e0 <MX_ADC1_Init+0x90>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011d0:	b00c      	add	sp, #48	; 0x30
 80011d2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80011d4:	f000 fed0 	bl	8001f78 <Error_Handler>
 80011d8:	e7e2      	b.n	80011a0 <MX_ADC1_Init+0x50>
    Error_Handler();
 80011da:	f000 fecd 	bl	8001f78 <Error_Handler>
 80011de:	e7e6      	b.n	80011ae <MX_ADC1_Init+0x5e>
    Error_Handler();
 80011e0:	f000 feca 	bl	8001f78 <Error_Handler>
}
 80011e4:	e7f4      	b.n	80011d0 <MX_ADC1_Init+0x80>
 80011e6:	bf00      	nop
 80011e8:	2000047c 	.word	0x2000047c
 80011ec:	08600004 	.word	0x08600004

080011f0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80011f0:	b500      	push	{lr}
 80011f2:	b089      	sub	sp, #36	; 0x24

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011f4:	2220      	movs	r2, #32
 80011f6:	2100      	movs	r1, #0
 80011f8:	4668      	mov	r0, sp
 80011fa:	f00d f8c1 	bl	800e380 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80011fe:	481b      	ldr	r0, [pc, #108]	; (800126c <MX_ADC2_Init+0x7c>)
 8001200:	4b1b      	ldr	r3, [pc, #108]	; (8001270 <MX_ADC2_Init+0x80>)
 8001202:	6003      	str	r3, [r0, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001204:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001208:	6043      	str	r3, [r0, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800120a:	2300      	movs	r3, #0
 800120c:	6083      	str	r3, [r0, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800120e:	60c3      	str	r3, [r0, #12]
  hadc2.Init.GainCompensation = 0;
 8001210:	6103      	str	r3, [r0, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001212:	6143      	str	r3, [r0, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001214:	2204      	movs	r2, #4
 8001216:	6182      	str	r2, [r0, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001218:	7703      	strb	r3, [r0, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800121a:	7743      	strb	r3, [r0, #29]
  hadc2.Init.NbrOfConversion = 1;
 800121c:	2201      	movs	r2, #1
 800121e:	6202      	str	r2, [r0, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001220:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001224:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001226:	6303      	str	r3, [r0, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001228:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800122c:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800122e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001232:	f004 f8c7 	bl	80053c4 <HAL_ADC_Init>
 8001236:	b990      	cbnz	r0, 800125e <MX_ADC2_Init+0x6e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001238:	4b0e      	ldr	r3, [pc, #56]	; (8001274 <MX_ADC2_Init+0x84>)
 800123a:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800123c:	2306      	movs	r3, #6
 800123e:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001240:	2300      	movs	r3, #0
 8001242:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001244:	227f      	movs	r2, #127	; 0x7f
 8001246:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001248:	2204      	movs	r2, #4
 800124a:	9204      	str	r2, [sp, #16]
  sConfig.Offset = 0;
 800124c:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800124e:	4669      	mov	r1, sp
 8001250:	4806      	ldr	r0, [pc, #24]	; (800126c <MX_ADC2_Init+0x7c>)
 8001252:	f004 fa65 	bl	8005720 <HAL_ADC_ConfigChannel>
 8001256:	b928      	cbnz	r0, 8001264 <MX_ADC2_Init+0x74>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001258:	b009      	add	sp, #36	; 0x24
 800125a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800125e:	f000 fe8b 	bl	8001f78 <Error_Handler>
 8001262:	e7e9      	b.n	8001238 <MX_ADC2_Init+0x48>
    Error_Handler();
 8001264:	f000 fe88 	bl	8001f78 <Error_Handler>
}
 8001268:	e7f6      	b.n	8001258 <MX_ADC2_Init+0x68>
 800126a:	bf00      	nop
 800126c:	200004e8 	.word	0x200004e8
 8001270:	50000100 	.word	0x50000100
 8001274:	14f00020 	.word	0x14f00020

08001278 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001278:	b510      	push	{r4, lr}
 800127a:	b08c      	sub	sp, #48	; 0x30

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800127c:	2400      	movs	r4, #0
 800127e:	9409      	str	r4, [sp, #36]	; 0x24
 8001280:	940a      	str	r4, [sp, #40]	; 0x28
 8001282:	940b      	str	r4, [sp, #44]	; 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 8001284:	2220      	movs	r2, #32
 8001286:	4621      	mov	r1, r4
 8001288:	a801      	add	r0, sp, #4
 800128a:	f00d f879 	bl	800e380 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800128e:	481f      	ldr	r0, [pc, #124]	; (800130c <MX_ADC3_Init+0x94>)
 8001290:	4b1f      	ldr	r3, [pc, #124]	; (8001310 <MX_ADC3_Init+0x98>)
 8001292:	6003      	str	r3, [r0, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001294:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001298:	6043      	str	r3, [r0, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800129a:	6084      	str	r4, [r0, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800129c:	60c4      	str	r4, [r0, #12]
  hadc3.Init.GainCompensation = 0;
 800129e:	6104      	str	r4, [r0, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012a0:	6144      	str	r4, [r0, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012a2:	2304      	movs	r3, #4
 80012a4:	6183      	str	r3, [r0, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80012a6:	7704      	strb	r4, [r0, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80012a8:	7744      	strb	r4, [r0, #29]
  hadc3.Init.NbrOfConversion = 1;
 80012aa:	2301      	movs	r3, #1
 80012ac:	6203      	str	r3, [r0, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80012ae:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012b2:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012b4:	6304      	str	r4, [r0, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80012b6:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012ba:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 80012bc:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80012c0:	f004 f880 	bl	80053c4 <HAL_ADC_Init>
 80012c4:	b9c8      	cbnz	r0, 80012fa <MX_ADC3_Init+0x82>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80012c6:	2300      	movs	r3, #0
 80012c8:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80012ca:	a909      	add	r1, sp, #36	; 0x24
 80012cc:	480f      	ldr	r0, [pc, #60]	; (800130c <MX_ADC3_Init+0x94>)
 80012ce:	f004 fdab 	bl	8005e28 <HAL_ADCEx_MultiModeConfigChannel>
 80012d2:	b9a8      	cbnz	r0, 8001300 <MX_ADC3_Init+0x88>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80012d4:	4b0f      	ldr	r3, [pc, #60]	; (8001314 <MX_ADC3_Init+0x9c>)
 80012d6:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012d8:	2306      	movs	r3, #6
 80012da:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80012dc:	2300      	movs	r3, #0
 80012de:	9303      	str	r3, [sp, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012e0:	227f      	movs	r2, #127	; 0x7f
 80012e2:	9204      	str	r2, [sp, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012e4:	2204      	movs	r2, #4
 80012e6:	9205      	str	r2, [sp, #20]
  sConfig.Offset = 0;
 80012e8:	9306      	str	r3, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012ea:	eb0d 0102 	add.w	r1, sp, r2
 80012ee:	4807      	ldr	r0, [pc, #28]	; (800130c <MX_ADC3_Init+0x94>)
 80012f0:	f004 fa16 	bl	8005720 <HAL_ADC_ConfigChannel>
 80012f4:	b938      	cbnz	r0, 8001306 <MX_ADC3_Init+0x8e>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80012f6:	b00c      	add	sp, #48	; 0x30
 80012f8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80012fa:	f000 fe3d 	bl	8001f78 <Error_Handler>
 80012fe:	e7e2      	b.n	80012c6 <MX_ADC3_Init+0x4e>
    Error_Handler();
 8001300:	f000 fe3a 	bl	8001f78 <Error_Handler>
 8001304:	e7e6      	b.n	80012d4 <MX_ADC3_Init+0x5c>
    Error_Handler();
 8001306:	f000 fe37 	bl	8001f78 <Error_Handler>
}
 800130a:	e7f4      	b.n	80012f6 <MX_ADC3_Init+0x7e>
 800130c:	20000554 	.word	0x20000554
 8001310:	50000400 	.word	0x50000400
 8001314:	21800100 	.word	0x21800100

08001318 <MX_ADC4_Init>:
/* ADC4 init function */
// JOYSTICK
void MX_ADC4_Init(void)
{
 8001318:	b500      	push	{lr}
 800131a:	b089      	sub	sp, #36	; 0x24

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800131c:	2220      	movs	r2, #32
 800131e:	2100      	movs	r1, #0
 8001320:	4668      	mov	r0, sp
 8001322:	f00d f82d 	bl	800e380 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8001326:	4822      	ldr	r0, [pc, #136]	; (80013b0 <MX_ADC4_Init+0x98>)
 8001328:	4b22      	ldr	r3, [pc, #136]	; (80013b4 <MX_ADC4_Init+0x9c>)
 800132a:	6003      	str	r3, [r0, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800132c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001330:	6043      	str	r3, [r0, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8001332:	2300      	movs	r3, #0
 8001334:	6083      	str	r3, [r0, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001336:	60c3      	str	r3, [r0, #12]
  hadc4.Init.GainCompensation = 0;
 8001338:	6103      	str	r3, [r0, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800133a:	2201      	movs	r2, #1
 800133c:	6142      	str	r2, [r0, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800133e:	2104      	movs	r1, #4
 8001340:	6181      	str	r1, [r0, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8001342:	7703      	strb	r3, [r0, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8001344:	7742      	strb	r2, [r0, #29]
  hadc4.Init.NbrOfConversion = 2;
 8001346:	2102      	movs	r1, #2
 8001348:	6201      	str	r1, [r0, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800134a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800134e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001350:	6303      	str	r3, [r0, #48]	; 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8001352:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001356:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8001358:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 800135c:	f004 f832 	bl	80053c4 <HAL_ADC_Init>
 8001360:	b9e0      	cbnz	r0, 800139c <MX_ADC4_Init+0x84>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001362:	4b15      	ldr	r3, [pc, #84]	; (80013b8 <MX_ADC4_Init+0xa0>)
 8001364:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001366:	2306      	movs	r3, #6
 8001368:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800136a:	2307      	movs	r3, #7
 800136c:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800136e:	237f      	movs	r3, #127	; 0x7f
 8001370:	9303      	str	r3, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001372:	2304      	movs	r3, #4
 8001374:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800137a:	4669      	mov	r1, sp
 800137c:	480c      	ldr	r0, [pc, #48]	; (80013b0 <MX_ADC4_Init+0x98>)
 800137e:	f004 f9cf 	bl	8005720 <HAL_ADC_ConfigChannel>
 8001382:	b970      	cbnz	r0, 80013a2 <MX_ADC4_Init+0x8a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001384:	4b0d      	ldr	r3, [pc, #52]	; (80013bc <MX_ADC4_Init+0xa4>)
 8001386:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001388:	230c      	movs	r3, #12
 800138a:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800138c:	4669      	mov	r1, sp
 800138e:	4808      	ldr	r0, [pc, #32]	; (80013b0 <MX_ADC4_Init+0x98>)
 8001390:	f004 f9c6 	bl	8005720 <HAL_ADC_ConfigChannel>
 8001394:	b940      	cbnz	r0, 80013a8 <MX_ADC4_Init+0x90>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8001396:	b009      	add	sp, #36	; 0x24
 8001398:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800139c:	f000 fdec 	bl	8001f78 <Error_Handler>
 80013a0:	e7df      	b.n	8001362 <MX_ADC4_Init+0x4a>
    Error_Handler();
 80013a2:	f000 fde9 	bl	8001f78 <Error_Handler>
 80013a6:	e7ed      	b.n	8001384 <MX_ADC4_Init+0x6c>
    Error_Handler();
 80013a8:	f000 fde6 	bl	8001f78 <Error_Handler>
}
 80013ac:	e7f3      	b.n	8001396 <MX_ADC4_Init+0x7e>
 80013ae:	bf00      	nop
 80013b0:	200005c0 	.word	0x200005c0
 80013b4:	50000500 	.word	0x50000500
 80013b8:	10c00010 	.word	0x10c00010
 80013bc:	14f00020 	.word	0x14f00020

080013c0 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
static uint32_t HAL_RCC_ADC345_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80013c0:	b530      	push	{r4, r5, lr}
 80013c2:	b0a7      	sub	sp, #156	; 0x9c
 80013c4:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c6:	2100      	movs	r1, #0
 80013c8:	9121      	str	r1, [sp, #132]	; 0x84
 80013ca:	9122      	str	r1, [sp, #136]	; 0x88
 80013cc:	9123      	str	r1, [sp, #140]	; 0x8c
 80013ce:	9124      	str	r1, [sp, #144]	; 0x90
 80013d0:	9125      	str	r1, [sp, #148]	; 0x94
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013d2:	2254      	movs	r2, #84	; 0x54
 80013d4:	a80c      	add	r0, sp, #48	; 0x30
 80013d6:	f00c ffd3 	bl	800e380 <memset>
  if(adcHandle->Instance==ADC1)
 80013da:	6823      	ldr	r3, [r4, #0]
 80013dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013e0:	d00c      	beq.n	80013fc <HAL_ADC_MspInit+0x3c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 80013e2:	4a96      	ldr	r2, [pc, #600]	; (800163c <HAL_ADC_MspInit+0x27c>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d03d      	beq.n	8001464 <HAL_ADC_MspInit+0xa4>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 80013e8:	4a95      	ldr	r2, [pc, #596]	; (8001640 <HAL_ADC_MspInit+0x280>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	f000 80a2 	beq.w	8001534 <HAL_ADC_MspInit+0x174>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC4)
 80013f0:	4a94      	ldr	r2, [pc, #592]	; (8001644 <HAL_ADC_MspInit+0x284>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	f000 80d2 	beq.w	800159c <HAL_ADC_MspInit+0x1dc>

  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 80013f8:	b027      	add	sp, #156	; 0x9c
 80013fa:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80013fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001400:	930c      	str	r3, [sp, #48]	; 0x30
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001402:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001406:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001408:	a80c      	add	r0, sp, #48	; 0x30
 800140a:	f007 fd3d 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 800140e:	b9d8      	cbnz	r0, 8001448 <HAL_ADC_MspInit+0x88>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001410:	4a8d      	ldr	r2, [pc, #564]	; (8001648 <HAL_ADC_MspInit+0x288>)
 8001412:	6813      	ldr	r3, [r2, #0]
 8001414:	3301      	adds	r3, #1
 8001416:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001418:	2b01      	cmp	r3, #1
 800141a:	d018      	beq.n	800144e <HAL_ADC_MspInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141c:	4b8b      	ldr	r3, [pc, #556]	; (800164c <HAL_ADC_MspInit+0x28c>)
 800141e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001420:	f042 0201 	orr.w	r2, r2, #1
 8001424:	64da      	str	r2, [r3, #76]	; 0x4c
 8001426:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001428:	f003 0301 	and.w	r3, r3, #1
 800142c:	9302      	str	r3, [sp, #8]
 800142e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = AD0_Pin|AD1_Pin|AD2_Pin|AD3_Pin;
 8001430:	230f      	movs	r3, #15
 8001432:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001434:	2303      	movs	r3, #3
 8001436:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800143c:	a921      	add	r1, sp, #132	; 0x84
 800143e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001442:	f005 fb0f 	bl	8006a64 <HAL_GPIO_Init>
 8001446:	e7d7      	b.n	80013f8 <HAL_ADC_MspInit+0x38>
      Error_Handler();
 8001448:	f000 fd96 	bl	8001f78 <Error_Handler>
 800144c:	e7e0      	b.n	8001410 <HAL_ADC_MspInit+0x50>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800144e:	4b7f      	ldr	r3, [pc, #508]	; (800164c <HAL_ADC_MspInit+0x28c>)
 8001450:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001452:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001456:	64da      	str	r2, [r3, #76]	; 0x4c
 8001458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800145e:	9301      	str	r3, [sp, #4]
 8001460:	9b01      	ldr	r3, [sp, #4]
 8001462:	e7db      	b.n	800141c <HAL_ADC_MspInit+0x5c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001464:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001468:	930c      	str	r3, [sp, #48]	; 0x30
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800146a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800146e:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001470:	a80c      	add	r0, sp, #48	; 0x30
 8001472:	f007 fd09 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 8001476:	2800      	cmp	r0, #0
 8001478:	d14e      	bne.n	8001518 <HAL_ADC_MspInit+0x158>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800147a:	4a73      	ldr	r2, [pc, #460]	; (8001648 <HAL_ADC_MspInit+0x288>)
 800147c:	6813      	ldr	r3, [r2, #0]
 800147e:	3301      	adds	r3, #1
 8001480:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001482:	2b01      	cmp	r3, #1
 8001484:	d04b      	beq.n	800151e <HAL_ADC_MspInit+0x15e>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001486:	4b71      	ldr	r3, [pc, #452]	; (800164c <HAL_ADC_MspInit+0x28c>)
 8001488:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800148a:	f042 0220 	orr.w	r2, r2, #32
 800148e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001490:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001492:	f002 0220 	and.w	r2, r2, #32
 8001496:	9204      	str	r2, [sp, #16]
 8001498:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800149a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800149c:	f042 0201 	orr.w	r2, r2, #1
 80014a0:	64da      	str	r2, [r3, #76]	; 0x4c
 80014a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014a4:	f002 0201 	and.w	r2, r2, #1
 80014a8:	9205      	str	r2, [sp, #20]
 80014aa:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014ae:	f042 0204 	orr.w	r2, r2, #4
 80014b2:	64da      	str	r2, [r3, #76]	; 0x4c
 80014b4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014b6:	f002 0204 	and.w	r2, r2, #4
 80014ba:	9206      	str	r2, [sp, #24]
 80014bc:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014c0:	f042 0202 	orr.w	r2, r2, #2
 80014c4:	64da      	str	r2, [r3, #76]	; 0x4c
 80014c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c8:	f003 0302 	and.w	r3, r3, #2
 80014cc:	9307      	str	r3, [sp, #28]
 80014ce:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = AD5_Pin;
 80014d0:	2302      	movs	r3, #2
 80014d2:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014d4:	2503      	movs	r5, #3
 80014d6:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	2400      	movs	r4, #0
 80014da:	9423      	str	r4, [sp, #140]	; 0x8c
    HAL_GPIO_Init(AD5_GPIO_Port, &GPIO_InitStruct);
 80014dc:	a921      	add	r1, sp, #132	; 0x84
 80014de:	485c      	ldr	r0, [pc, #368]	; (8001650 <HAL_ADC_MspInit+0x290>)
 80014e0:	f005 fac0 	bl	8006a64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = AD8_Pin;
 80014e4:	2320      	movs	r3, #32
 80014e6:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014e8:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	9423      	str	r4, [sp, #140]	; 0x8c
    HAL_GPIO_Init(AD8_GPIO_Port, &GPIO_InitStruct);
 80014ec:	a921      	add	r1, sp, #132	; 0x84
 80014ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014f2:	f005 fab7 	bl	8006a64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = AD4_Pin|AD6_Pin;
 80014f6:	2330      	movs	r3, #48	; 0x30
 80014f8:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014fa:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	9423      	str	r4, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014fe:	a921      	add	r1, sp, #132	; 0x84
 8001500:	4854      	ldr	r0, [pc, #336]	; (8001654 <HAL_ADC_MspInit+0x294>)
 8001502:	f005 faaf 	bl	8006a64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = AD7_Pin;
 8001506:	2304      	movs	r3, #4
 8001508:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800150a:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	9423      	str	r4, [sp, #140]	; 0x8c
    HAL_GPIO_Init(AD7_GPIO_Port, &GPIO_InitStruct);
 800150e:	a921      	add	r1, sp, #132	; 0x84
 8001510:	4851      	ldr	r0, [pc, #324]	; (8001658 <HAL_ADC_MspInit+0x298>)
 8001512:	f005 faa7 	bl	8006a64 <HAL_GPIO_Init>
 8001516:	e76f      	b.n	80013f8 <HAL_ADC_MspInit+0x38>
      Error_Handler();
 8001518:	f000 fd2e 	bl	8001f78 <Error_Handler>
 800151c:	e7ad      	b.n	800147a <HAL_ADC_MspInit+0xba>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800151e:	4b4b      	ldr	r3, [pc, #300]	; (800164c <HAL_ADC_MspInit+0x28c>)
 8001520:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001522:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001526:	64da      	str	r2, [r3, #76]	; 0x4c
 8001528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800152a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800152e:	9303      	str	r3, [sp, #12]
 8001530:	9b03      	ldr	r3, [sp, #12]
 8001532:	e7a8      	b.n	8001486 <HAL_ADC_MspInit+0xc6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001534:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001538:	930c      	str	r3, [sp, #48]	; 0x30
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800153a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800153e:	931e      	str	r3, [sp, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001540:	a80c      	add	r0, sp, #48	; 0x30
 8001542:	f007 fca1 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 8001546:	b9d8      	cbnz	r0, 8001580 <HAL_ADC_MspInit+0x1c0>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8001548:	4a44      	ldr	r2, [pc, #272]	; (800165c <HAL_ADC_MspInit+0x29c>)
 800154a:	6813      	ldr	r3, [r2, #0]
 800154c:	3301      	adds	r3, #1
 800154e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8001550:	2b01      	cmp	r3, #1
 8001552:	d018      	beq.n	8001586 <HAL_ADC_MspInit+0x1c6>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001554:	4b3d      	ldr	r3, [pc, #244]	; (800164c <HAL_ADC_MspInit+0x28c>)
 8001556:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001558:	f042 0208 	orr.w	r2, r2, #8
 800155c:	64da      	str	r2, [r3, #76]	; 0x4c
 800155e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001560:	f003 0308 	and.w	r3, r3, #8
 8001564:	9309      	str	r3, [sp, #36]	; 0x24
 8001566:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = AD9_Pin|AD10_Pin|AD11_Pin;
 8001568:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800156c:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800156e:	2303      	movs	r3, #3
 8001570:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001572:	2300      	movs	r3, #0
 8001574:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001576:	a921      	add	r1, sp, #132	; 0x84
 8001578:	4839      	ldr	r0, [pc, #228]	; (8001660 <HAL_ADC_MspInit+0x2a0>)
 800157a:	f005 fa73 	bl	8006a64 <HAL_GPIO_Init>
 800157e:	e73b      	b.n	80013f8 <HAL_ADC_MspInit+0x38>
      Error_Handler();
 8001580:	f000 fcfa 	bl	8001f78 <Error_Handler>
 8001584:	e7e0      	b.n	8001548 <HAL_ADC_MspInit+0x188>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8001586:	4b31      	ldr	r3, [pc, #196]	; (800164c <HAL_ADC_MspInit+0x28c>)
 8001588:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800158a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800158e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001592:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001596:	9308      	str	r3, [sp, #32]
 8001598:	9b08      	ldr	r3, [sp, #32]
 800159a:	e7db      	b.n	8001554 <HAL_ADC_MspInit+0x194>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800159c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015a0:	930c      	str	r3, [sp, #48]	; 0x30
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80015a2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80015a6:	931e      	str	r3, [sp, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015a8:	a80c      	add	r0, sp, #48	; 0x30
 80015aa:	f007 fc6d 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 80015ae:	2800      	cmp	r0, #0
 80015b0:	d133      	bne.n	800161a <HAL_ADC_MspInit+0x25a>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80015b2:	4a2a      	ldr	r2, [pc, #168]	; (800165c <HAL_ADC_MspInit+0x29c>)
 80015b4:	6813      	ldr	r3, [r2, #0]
 80015b6:	3301      	adds	r3, #1
 80015b8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d030      	beq.n	8001620 <HAL_ADC_MspInit+0x260>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015be:	4b23      	ldr	r3, [pc, #140]	; (800164c <HAL_ADC_MspInit+0x28c>)
 80015c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80015c2:	f042 0202 	orr.w	r2, r2, #2
 80015c6:	64da      	str	r2, [r3, #76]	; 0x4c
 80015c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80015d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80015d2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80015d6:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015d8:	2303      	movs	r3, #3
 80015da:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2500      	movs	r5, #0
 80015de:	9523      	str	r5, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e0:	a921      	add	r1, sp, #132	; 0x84
 80015e2:	481d      	ldr	r0, [pc, #116]	; (8001658 <HAL_ADC_MspInit+0x298>)
 80015e4:	f005 fa3e 	bl	8006a64 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel5;
 80015e8:	481e      	ldr	r0, [pc, #120]	; (8001664 <HAL_ADC_MspInit+0x2a4>)
 80015ea:	4b1f      	ldr	r3, [pc, #124]	; (8001668 <HAL_ADC_MspInit+0x2a8>)
 80015ec:	6003      	str	r3, [r0, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 80015ee:	2326      	movs	r3, #38	; 0x26
 80015f0:	6043      	str	r3, [r0, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015f2:	6085      	str	r5, [r0, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 80015f4:	60c5      	str	r5, [r0, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 80015f6:	2380      	movs	r3, #128	; 0x80
 80015f8:	6103      	str	r3, [r0, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015fe:	6143      	str	r3, [r0, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001600:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001604:	6183      	str	r3, [r0, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8001606:	2320      	movs	r3, #32
 8001608:	61c3      	str	r3, [r0, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 800160a:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 800160c:	f004 ff44 	bl	8006498 <HAL_DMA_Init>
 8001610:	b988      	cbnz	r0, 8001636 <HAL_ADC_MspInit+0x276>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 8001612:	4b14      	ldr	r3, [pc, #80]	; (8001664 <HAL_ADC_MspInit+0x2a4>)
 8001614:	6563      	str	r3, [r4, #84]	; 0x54
 8001616:	629c      	str	r4, [r3, #40]	; 0x28
}
 8001618:	e6ee      	b.n	80013f8 <HAL_ADC_MspInit+0x38>
      Error_Handler();
 800161a:	f000 fcad 	bl	8001f78 <Error_Handler>
 800161e:	e7c8      	b.n	80015b2 <HAL_ADC_MspInit+0x1f2>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8001620:	4b0a      	ldr	r3, [pc, #40]	; (800164c <HAL_ADC_MspInit+0x28c>)
 8001622:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001624:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001628:	64da      	str	r2, [r3, #76]	; 0x4c
 800162a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800162c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001630:	930a      	str	r3, [sp, #40]	; 0x28
 8001632:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001634:	e7c3      	b.n	80015be <HAL_ADC_MspInit+0x1fe>
      Error_Handler();
 8001636:	f000 fc9f 	bl	8001f78 <Error_Handler>
 800163a:	e7ea      	b.n	8001612 <HAL_ADC_MspInit+0x252>
 800163c:	50000100 	.word	0x50000100
 8001640:	50000400 	.word	0x50000400
 8001644:	50000500 	.word	0x50000500
 8001648:	20000474 	.word	0x20000474
 800164c:	40021000 	.word	0x40021000
 8001650:	48001400 	.word	0x48001400
 8001654:	48000800 	.word	0x48000800
 8001658:	48000400 	.word	0x48000400
 800165c:	20000478 	.word	0x20000478
 8001660:	48000c00 	.word	0x48000c00
 8001664:	2000062c 	.word	0x2000062c
 8001668:	40020058 	.word	0x40020058

0800166c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 800166c:	b508      	push	{r3, lr}
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800166e:	4808      	ldr	r0, [pc, #32]	; (8001690 <MX_CRC_Init+0x24>)
 8001670:	4b08      	ldr	r3, [pc, #32]	; (8001694 <MX_CRC_Init+0x28>)
 8001672:	6003      	str	r3, [r0, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001674:	2300      	movs	r3, #0
 8001676:	7103      	strb	r3, [r0, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001678:	7143      	strb	r3, [r0, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800167a:	6143      	str	r3, [r0, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800167c:	6183      	str	r3, [r0, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800167e:	2301      	movs	r3, #1
 8001680:	6203      	str	r3, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001682:	f004 fd27 	bl	80060d4 <HAL_CRC_Init>
 8001686:	b900      	cbnz	r0, 800168a <MX_CRC_Init+0x1e>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001688:	bd08      	pop	{r3, pc}
    Error_Handler();
 800168a:	f000 fc75 	bl	8001f78 <Error_Handler>
}
 800168e:	e7fb      	b.n	8001688 <MX_CRC_Init+0x1c>
 8001690:	2000068c 	.word	0x2000068c
 8001694:	40023000 	.word	0x40023000

08001698 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 8001698:	6802      	ldr	r2, [r0, #0]
 800169a:	4b09      	ldr	r3, [pc, #36]	; (80016c0 <HAL_CRC_MspInit+0x28>)
 800169c:	429a      	cmp	r2, r3
 800169e:	d000      	beq.n	80016a2 <HAL_CRC_MspInit+0xa>
 80016a0:	4770      	bx	lr
{
 80016a2:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80016a4:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 80016a8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80016aa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80016ae:	649a      	str	r2, [r3, #72]	; 0x48
 80016b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016b6:	9301      	str	r3, [sp, #4]
 80016b8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80016ba:	b002      	add	sp, #8
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	40023000 	.word	0x40023000

080016c4 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DAC_HandleTypeDef hdac2;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80016c4:	b500      	push	{lr}
 80016c6:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80016c8:	2230      	movs	r2, #48	; 0x30
 80016ca:	2100      	movs	r1, #0
 80016cc:	4668      	mov	r0, sp
 80016ce:	f00c fe57 	bl	800e380 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80016d2:	4811      	ldr	r0, [pc, #68]	; (8001718 <MX_DAC1_Init+0x54>)
 80016d4:	4b11      	ldr	r3, [pc, #68]	; (800171c <MX_DAC1_Init+0x58>)
 80016d6:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80016d8:	f004 fd73 	bl	80061c2 <HAL_DAC_Init>
 80016dc:	b9a8      	cbnz	r0, 800170a <MX_DAC1_Init+0x46>
    Error_Handler();
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80016de:	2302      	movs	r3, #2
 80016e0:	9300      	str	r3, [sp, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80016e2:	2200      	movs	r2, #0
 80016e4:	f88d 2004 	strb.w	r2, [sp, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80016e8:	f88d 2005 	strb.w	r2, [sp, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80016ec:	9202      	str	r2, [sp, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80016ee:	9203      	str	r2, [sp, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80016f0:	9204      	str	r2, [sp, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80016f2:	9205      	str	r2, [sp, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80016f4:	2301      	movs	r3, #1
 80016f6:	9306      	str	r3, [sp, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80016f8:	9207      	str	r2, [sp, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80016fa:	4669      	mov	r1, sp
 80016fc:	4806      	ldr	r0, [pc, #24]	; (8001718 <MX_DAC1_Init+0x54>)
 80016fe:	f004 fd73 	bl	80061e8 <HAL_DAC_ConfigChannel>
 8001702:	b928      	cbnz	r0, 8001710 <MX_DAC1_Init+0x4c>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001704:	b00d      	add	sp, #52	; 0x34
 8001706:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800170a:	f000 fc35 	bl	8001f78 <Error_Handler>
 800170e:	e7e6      	b.n	80016de <MX_DAC1_Init+0x1a>
    Error_Handler();
 8001710:	f000 fc32 	bl	8001f78 <Error_Handler>
}
 8001714:	e7f6      	b.n	8001704 <MX_DAC1_Init+0x40>
 8001716:	bf00      	nop
 8001718:	200006b0 	.word	0x200006b0
 800171c:	50000800 	.word	0x50000800

08001720 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8001720:	b500      	push	{lr}
 8001722:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001724:	2230      	movs	r2, #48	; 0x30
 8001726:	2100      	movs	r1, #0
 8001728:	4668      	mov	r0, sp
 800172a:	f00c fe29 	bl	800e380 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 800172e:	4811      	ldr	r0, [pc, #68]	; (8001774 <MX_DAC2_Init+0x54>)
 8001730:	4b11      	ldr	r3, [pc, #68]	; (8001778 <MX_DAC2_Init+0x58>)
 8001732:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 8001734:	f004 fd45 	bl	80061c2 <HAL_DAC_Init>
 8001738:	b9a8      	cbnz	r0, 8001766 <MX_DAC2_Init+0x46>
    Error_Handler();
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800173a:	2302      	movs	r3, #2
 800173c:	9300      	str	r3, [sp, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800173e:	2200      	movs	r2, #0
 8001740:	f88d 2004 	strb.w	r2, [sp, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001744:	f88d 2005 	strb.w	r2, [sp, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001748:	9202      	str	r2, [sp, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800174a:	9203      	str	r2, [sp, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 800174c:	9204      	str	r2, [sp, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800174e:	9205      	str	r2, [sp, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001750:	2301      	movs	r3, #1
 8001752:	9306      	str	r3, [sp, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001754:	9207      	str	r2, [sp, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001756:	4669      	mov	r1, sp
 8001758:	4806      	ldr	r0, [pc, #24]	; (8001774 <MX_DAC2_Init+0x54>)
 800175a:	f004 fd45 	bl	80061e8 <HAL_DAC_ConfigChannel>
 800175e:	b928      	cbnz	r0, 800176c <MX_DAC2_Init+0x4c>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8001760:	b00d      	add	sp, #52	; 0x34
 8001762:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001766:	f000 fc07 	bl	8001f78 <Error_Handler>
 800176a:	e7e6      	b.n	800173a <MX_DAC2_Init+0x1a>
    Error_Handler();
 800176c:	f000 fc04 	bl	8001f78 <Error_Handler>
}
 8001770:	e7f6      	b.n	8001760 <MX_DAC2_Init+0x40>
 8001772:	bf00      	nop
 8001774:	200006c4 	.word	0x200006c4
 8001778:	50000c00 	.word	0x50000c00

0800177c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800177c:	b500      	push	{lr}
 800177e:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001780:	2300      	movs	r3, #0
 8001782:	9305      	str	r3, [sp, #20]
 8001784:	9306      	str	r3, [sp, #24]
 8001786:	9307      	str	r3, [sp, #28]
 8001788:	9308      	str	r3, [sp, #32]
 800178a:	9309      	str	r3, [sp, #36]	; 0x24
  if(dacHandle->Instance==DAC1)
 800178c:	6803      	ldr	r3, [r0, #0]
 800178e:	4a21      	ldr	r2, [pc, #132]	; (8001814 <HAL_DAC_MspInit+0x98>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d005      	beq.n	80017a0 <HAL_DAC_MspInit+0x24>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
  else if(dacHandle->Instance==DAC2)
 8001794:	4a20      	ldr	r2, [pc, #128]	; (8001818 <HAL_DAC_MspInit+0x9c>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d01f      	beq.n	80017da <HAL_DAC_MspInit+0x5e>

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 800179a:	b00b      	add	sp, #44	; 0x2c
 800179c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_DAC1_CLK_ENABLE();
 80017a0:	4b1e      	ldr	r3, [pc, #120]	; (800181c <HAL_DAC_MspInit+0xa0>)
 80017a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017a4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80017a8:	64da      	str	r2, [r3, #76]	; 0x4c
 80017aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017ac:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 80017b0:	9201      	str	r2, [sp, #4]
 80017b2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017b6:	f042 0201 	orr.w	r2, r2, #1
 80017ba:	64da      	str	r2, [r3, #76]	; 0x4c
 80017bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	9302      	str	r3, [sp, #8]
 80017c4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = DAC1_Pin;
 80017c6:	2310      	movs	r3, #16
 80017c8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ca:	2303      	movs	r3, #3
 80017cc:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(DAC1_GPIO_Port, &GPIO_InitStruct);
 80017ce:	a905      	add	r1, sp, #20
 80017d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017d4:	f005 f946 	bl	8006a64 <HAL_GPIO_Init>
 80017d8:	e7df      	b.n	800179a <HAL_DAC_MspInit+0x1e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 80017da:	4b10      	ldr	r3, [pc, #64]	; (800181c <HAL_DAC_MspInit+0xa0>)
 80017dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017de:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80017e2:	64da      	str	r2, [r3, #76]	; 0x4c
 80017e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017e6:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80017ea:	9203      	str	r2, [sp, #12]
 80017ec:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80017f0:	f042 0201 	orr.w	r2, r2, #1
 80017f4:	64da      	str	r2, [r3, #76]	; 0x4c
 80017f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f8:	f003 0301 	and.w	r3, r3, #1
 80017fc:	9304      	str	r3, [sp, #16]
 80017fe:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = DAC2_Pin;
 8001800:	2340      	movs	r3, #64	; 0x40
 8001802:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001804:	2303      	movs	r3, #3
 8001806:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(DAC2_GPIO_Port, &GPIO_InitStruct);
 8001808:	a905      	add	r1, sp, #20
 800180a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800180e:	f005 f929 	bl	8006a64 <HAL_GPIO_Init>
}
 8001812:	e7c2      	b.n	800179a <HAL_DAC_MspInit+0x1e>
 8001814:	50000800 	.word	0x50000800
 8001818:	50000c00 	.word	0x50000c00
 800181c:	40021000 	.word	0x40021000

08001820 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel1
  */
void MX_DMA_Init(void)
{
 8001820:	b500      	push	{lr}
 8001822:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001824:	4b2f      	ldr	r3, [pc, #188]	; (80018e4 <MX_DMA_Init+0xc4>)
 8001826:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001828:	f042 0204 	orr.w	r2, r2, #4
 800182c:	649a      	str	r2, [r3, #72]	; 0x48
 800182e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001830:	f002 0204 	and.w	r2, r2, #4
 8001834:	9200      	str	r2, [sp, #0]
 8001836:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001838:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800183a:	f042 0201 	orr.w	r2, r2, #1
 800183e:	649a      	str	r2, [r3, #72]	; 0x48
 8001840:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	9301      	str	r3, [sp, #4]
 8001848:	9b01      	ldr	r3, [sp, #4]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 800184a:	4827      	ldr	r0, [pc, #156]	; (80018e8 <MX_DMA_Init+0xc8>)
 800184c:	4b27      	ldr	r3, [pc, #156]	; (80018ec <MX_DMA_Init+0xcc>)
 800184e:	6003      	str	r3, [r0, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_MEM2MEM;
 8001850:	2300      	movs	r3, #0
 8001852:	6043      	str	r3, [r0, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8001854:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001858:	6082      	str	r2, [r0, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 800185a:	2240      	movs	r2, #64	; 0x40
 800185c:	60c2      	str	r2, [r0, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_DISABLE;
 800185e:	6103      	str	r3, [r0, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001860:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001864:	6142      	str	r2, [r0, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001866:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800186a:	6182      	str	r2, [r0, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 800186c:	61c3      	str	r3, [r0, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_HIGH;
 800186e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001872:	6203      	str	r3, [r0, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 8001874:	f004 fe10 	bl	8006498 <HAL_DMA_Init>
 8001878:	bb88      	cbnz	r0, 80018de <MX_DMA_Init+0xbe>
    Error_Handler();
  }

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	4611      	mov	r1, r2
 800187e:	200b      	movs	r0, #11
 8001880:	f004 fbce 	bl	8006020 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001884:	200b      	movs	r0, #11
 8001886:	f004 fc03 	bl	8006090 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	4611      	mov	r1, r2
 800188e:	200d      	movs	r0, #13
 8001890:	f004 fbc6 	bl	8006020 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001894:	200d      	movs	r0, #13
 8001896:	f004 fbfb 	bl	8006090 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800189a:	2200      	movs	r2, #0
 800189c:	4611      	mov	r1, r2
 800189e:	200e      	movs	r0, #14
 80018a0:	f004 fbbe 	bl	8006020 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80018a4:	200e      	movs	r0, #14
 80018a6:	f004 fbf3 	bl	8006090 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80018aa:	2200      	movs	r2, #0
 80018ac:	4611      	mov	r1, r2
 80018ae:	200f      	movs	r0, #15
 80018b0:	f004 fbb6 	bl	8006020 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80018b4:	200f      	movs	r0, #15
 80018b6:	f004 fbeb 	bl	8006090 <HAL_NVIC_EnableIRQ>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018ba:	490d      	ldr	r1, [pc, #52]	; (80018f0 <MX_DMA_Init+0xd0>)
 80018bc:	68cb      	ldr	r3, [r1, #12]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018be:	4b0d      	ldr	r3, [pc, #52]	; (80018f4 <MX_DMA_Init+0xd4>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018c6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80018ca:	6018      	str	r0, [r3, #0]
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018cc:	68c9      	ldr	r1, [r1, #12]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ce:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018d2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80018d6:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);

}
 80018d8:	b003      	add	sp, #12
 80018da:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80018de:	f000 fb4b 	bl	8001f78 <Error_Handler>
 80018e2:	e7ca      	b.n	800187a <MX_DMA_Init+0x5a>
 80018e4:	40021000 	.word	0x40021000
 80018e8:	200006d8 	.word	0x200006d8
 80018ec:	40020008 	.word	0x40020008
 80018f0:	e000ed00 	.word	0xe000ed00
 80018f4:	e000e100 	.word	0xe000e100

080018f8 <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 80018f8:	b508      	push	{r3, lr}
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80018fa:	480f      	ldr	r0, [pc, #60]	; (8001938 <MX_FDCAN2_Init+0x40>)
 80018fc:	4b0f      	ldr	r3, [pc, #60]	; (800193c <MX_FDCAN2_Init+0x44>)
 80018fe:	6003      	str	r3, [r0, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001900:	2300      	movs	r3, #0
 8001902:	6043      	str	r3, [r0, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001904:	6083      	str	r3, [r0, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001906:	60c3      	str	r3, [r0, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8001908:	7403      	strb	r3, [r0, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800190a:	7443      	strb	r3, [r0, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 800190c:	7483      	strb	r3, [r0, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 800190e:	2210      	movs	r2, #16
 8001910:	6142      	str	r2, [r0, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001912:	2201      	movs	r2, #1
 8001914:	6182      	str	r2, [r0, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8001916:	2102      	movs	r1, #2
 8001918:	61c1      	str	r1, [r0, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800191a:	6201      	str	r1, [r0, #32]
  hfdcan2.Init.DataPrescaler = 1;
 800191c:	6242      	str	r2, [r0, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800191e:	6282      	str	r2, [r0, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8001920:	62c2      	str	r2, [r0, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8001922:	6302      	str	r2, [r0, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 8001924:	6343      	str	r3, [r0, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8001926:	6383      	str	r3, [r0, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001928:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800192a:	f004 ffb1 	bl	8006890 <HAL_FDCAN_Init>
 800192e:	b900      	cbnz	r0, 8001932 <MX_FDCAN2_Init+0x3a>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001930:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001932:	f000 fb21 	bl	8001f78 <Error_Handler>
}
 8001936:	e7fb      	b.n	8001930 <MX_FDCAN2_Init+0x38>
 8001938:	20000738 	.word	0x20000738
 800193c:	40006800 	.word	0x40006800

08001940 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001940:	b510      	push	{r4, lr}
 8001942:	b09c      	sub	sp, #112	; 0x70
 8001944:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001946:	2100      	movs	r1, #0
 8001948:	9117      	str	r1, [sp, #92]	; 0x5c
 800194a:	9118      	str	r1, [sp, #96]	; 0x60
 800194c:	9119      	str	r1, [sp, #100]	; 0x64
 800194e:	911a      	str	r1, [sp, #104]	; 0x68
 8001950:	911b      	str	r1, [sp, #108]	; 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001952:	2254      	movs	r2, #84	; 0x54
 8001954:	a802      	add	r0, sp, #8
 8001956:	f00c fd13 	bl	800e380 <memset>
  if(fdcanHandle->Instance==FDCAN2)
 800195a:	6822      	ldr	r2, [r4, #0]
 800195c:	4b19      	ldr	r3, [pc, #100]	; (80019c4 <HAL_FDCAN_MspInit+0x84>)
 800195e:	429a      	cmp	r2, r3
 8001960:	d001      	beq.n	8001966 <HAL_FDCAN_MspInit+0x26>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8001962:	b01c      	add	sp, #112	; 0x70
 8001964:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001966:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800196a:	9302      	str	r3, [sp, #8]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800196c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001970:	9310      	str	r3, [sp, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001972:	a802      	add	r0, sp, #8
 8001974:	f007 fa88 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 8001978:	bb08      	cbnz	r0, 80019be <HAL_FDCAN_MspInit+0x7e>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800197a:	4b13      	ldr	r3, [pc, #76]	; (80019c8 <HAL_FDCAN_MspInit+0x88>)
 800197c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800197e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001982:	659a      	str	r2, [r3, #88]	; 0x58
 8001984:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001986:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 800198a:	9200      	str	r2, [sp, #0]
 800198c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800198e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001990:	f042 0202 	orr.w	r2, r2, #2
 8001994:	64da      	str	r2, [r3, #76]	; 0x4c
 8001996:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001998:	f003 0302 	and.w	r3, r3, #2
 800199c:	9301      	str	r3, [sp, #4]
 800199e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = CAN2_RX_Pin|CAN2_TX_Pin;
 80019a0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80019a4:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a6:	2302      	movs	r3, #2
 80019a8:	9318      	str	r3, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ae:	931a      	str	r3, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80019b0:	2309      	movs	r3, #9
 80019b2:	931b      	str	r3, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b4:	a917      	add	r1, sp, #92	; 0x5c
 80019b6:	4805      	ldr	r0, [pc, #20]	; (80019cc <HAL_FDCAN_MspInit+0x8c>)
 80019b8:	f005 f854 	bl	8006a64 <HAL_GPIO_Init>
}
 80019bc:	e7d1      	b.n	8001962 <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 80019be:	f000 fadb 	bl	8001f78 <Error_Handler>
 80019c2:	e7da      	b.n	800197a <HAL_FDCAN_MspInit+0x3a>
 80019c4:	40006800 	.word	0x40006800
 80019c8:	40021000 	.word	0x40021000
 80019cc:	48000400 	.word	0x48000400

080019d0 <HAL_FMC_MspInit>:
  /* USER CODE END FMC_Init 2 */
}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80019d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019d2:	b087      	sub	sp, #28
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d4:	2300      	movs	r3, #0
 80019d6:	9301      	str	r3, [sp, #4]
 80019d8:	9302      	str	r3, [sp, #8]
 80019da:	9303      	str	r3, [sp, #12]
 80019dc:	9304      	str	r3, [sp, #16]
 80019de:	9305      	str	r3, [sp, #20]
  if (FMC_Initialized) {
 80019e0:	4b1a      	ldr	r3, [pc, #104]	; (8001a4c <HAL_FMC_MspInit+0x7c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	b10b      	cbz	r3, 80019ea <HAL_FMC_MspInit+0x1a>
  HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80019e6:	b007      	add	sp, #28
 80019e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  FMC_Initialized = 1;
 80019ea:	4b18      	ldr	r3, [pc, #96]	; (8001a4c <HAL_FMC_MspInit+0x7c>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	601a      	str	r2, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 80019f0:	4b17      	ldr	r3, [pc, #92]	; (8001a50 <HAL_FMC_MspInit+0x80>)
 80019f2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80019f4:	f042 0201 	orr.w	r2, r2, #1
 80019f8:	651a      	str	r2, [r3, #80]	; 0x50
 80019fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019fc:	f003 0301 	and.w	r3, r3, #1
 8001a00:	9300      	str	r3, [sp, #0]
 8001a02:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001a04:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001a08:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0a:	2602      	movs	r6, #2
 8001a0c:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a0e:	2503      	movs	r5, #3
 8001a10:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a12:	240c      	movs	r4, #12
 8001a14:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a16:	a901      	add	r1, sp, #4
 8001a18:	480e      	ldr	r0, [pc, #56]	; (8001a54 <HAL_FMC_MspInit+0x84>)
 8001a1a:	f005 f823 	bl	8006a64 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001a1e:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8001a22:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a24:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2700      	movs	r7, #0
 8001a28:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2a:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a2c:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a2e:	a901      	add	r1, sp, #4
 8001a30:	4809      	ldr	r0, [pc, #36]	; (8001a58 <HAL_FMC_MspInit+0x88>)
 8001a32:	f005 f817 	bl	8006a64 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_RS_Pin;
 8001a36:	2320      	movs	r3, #32
 8001a38:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3a:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3c:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a3e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001a40:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);
 8001a42:	a901      	add	r1, sp, #4
 8001a44:	4805      	ldr	r0, [pc, #20]	; (8001a5c <HAL_FMC_MspInit+0x8c>)
 8001a46:	f005 f80d 	bl	8006a64 <HAL_GPIO_Init>
 8001a4a:	e7cc      	b.n	80019e6 <HAL_FMC_MspInit+0x16>
 8001a4c:	2000079c 	.word	0x2000079c
 8001a50:	40021000 	.word	0x40021000
 8001a54:	48001000 	.word	0x48001000
 8001a58:	48000c00 	.word	0x48000c00
 8001a5c:	48001800 	.word	0x48001800

08001a60 <MX_FMC_Init>:
{
 8001a60:	b510      	push	{r4, lr}
 8001a62:	b088      	sub	sp, #32
  FMC_NORSRAM_TimingTypeDef Timing = {0};
 8001a64:	2220      	movs	r2, #32
 8001a66:	2100      	movs	r1, #0
 8001a68:	4668      	mov	r0, sp
 8001a6a:	f00c fc89 	bl	800e380 <memset>
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8001a6e:	4818      	ldr	r0, [pc, #96]	; (8001ad0 <MX_FMC_Init+0x70>)
 8001a70:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8001a74:	6003      	str	r3, [r0, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8001a76:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8001a7a:	6043      	str	r3, [r0, #4]
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	6082      	str	r2, [r0, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001a80:	60c2      	str	r2, [r0, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8001a82:	6102      	str	r2, [r0, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001a84:	2110      	movs	r1, #16
 8001a86:	6141      	str	r1, [r0, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001a88:	6182      	str	r2, [r0, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8001a8a:	61c2      	str	r2, [r0, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001a8c:	6202      	str	r2, [r0, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001a8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a92:	6243      	str	r3, [r0, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8001a94:	6282      	str	r2, [r0, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 8001a96:	62c2      	str	r2, [r0, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001a98:	6302      	str	r2, [r0, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8001a9a:	6342      	str	r2, [r0, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001a9c:	6382      	str	r2, [r0, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8001a9e:	63c2      	str	r2, [r0, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8001aa0:	6442      	str	r2, [r0, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8001aa2:	6402      	str	r2, [r0, #64]	; 0x40
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 8001aa4:	f880 2048 	strb.w	r2, [r0, #72]	; 0x48
  Timing.AddressSetupTime = 1;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	9300      	str	r3, [sp, #0]
  Timing.AddressHoldTime = 15;
 8001aac:	240f      	movs	r4, #15
 8001aae:	9401      	str	r4, [sp, #4]
  Timing.DataSetupTime = 1;
 8001ab0:	9302      	str	r3, [sp, #8]
  Timing.DataHoldTime = 1;
 8001ab2:	9303      	str	r3, [sp, #12]
  Timing.BusTurnAroundDuration = 1;
 8001ab4:	9304      	str	r3, [sp, #16]
  Timing.CLKDivision = 16;
 8001ab6:	9105      	str	r1, [sp, #20]
  Timing.DataLatency = 17;
 8001ab8:	2311      	movs	r3, #17
 8001aba:	9306      	str	r3, [sp, #24]
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001abc:	4669      	mov	r1, sp
 8001abe:	f007 fc13 	bl	80092e8 <HAL_SRAM_Init>
 8001ac2:	b908      	cbnz	r0, 8001ac8 <MX_FMC_Init+0x68>
}
 8001ac4:	b008      	add	sp, #32
 8001ac6:	bd10      	pop	{r4, pc}
    Error_Handler( );
 8001ac8:	f000 fa56 	bl	8001f78 <Error_Handler>
}
 8001acc:	e7fa      	b.n	8001ac4 <MX_FMC_Init+0x64>
 8001ace:	bf00      	nop
 8001ad0:	200007a0 	.word	0x200007a0

08001ad4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001ad4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001ad6:	f7ff ff7b 	bl	80019d0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001ada:	bd08      	pop	{r3, pc}

08001adc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ae0:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae2:	2400      	movs	r4, #0
 8001ae4:	9407      	str	r4, [sp, #28]
 8001ae6:	9408      	str	r4, [sp, #32]
 8001ae8:	9409      	str	r4, [sp, #36]	; 0x24
 8001aea:	940a      	str	r4, [sp, #40]	; 0x28
 8001aec:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001aee:	4b71      	ldr	r3, [pc, #452]	; (8001cb4 <MX_GPIO_Init+0x1d8>)
 8001af0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001af2:	f042 0210 	orr.w	r2, r2, #16
 8001af6:	64da      	str	r2, [r3, #76]	; 0x4c
 8001af8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001afa:	f002 0210 	and.w	r2, r2, #16
 8001afe:	9200      	str	r2, [sp, #0]
 8001b00:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b04:	f042 0204 	orr.w	r2, r2, #4
 8001b08:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b0a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b0c:	f002 0204 	and.w	r2, r2, #4
 8001b10:	9201      	str	r2, [sp, #4]
 8001b12:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b16:	f042 0220 	orr.w	r2, r2, #32
 8001b1a:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b1c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b1e:	f002 0220 	and.w	r2, r2, #32
 8001b22:	9202      	str	r2, [sp, #8]
 8001b24:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b28:	f042 0201 	orr.w	r2, r2, #1
 8001b2c:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b30:	f002 0201 	and.w	r2, r2, #1
 8001b34:	9203      	str	r2, [sp, #12]
 8001b36:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b38:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b3a:	f042 0202 	orr.w	r2, r2, #2
 8001b3e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b40:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b42:	f002 0202 	and.w	r2, r2, #2
 8001b46:	9204      	str	r2, [sp, #16]
 8001b48:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b4c:	f042 0208 	orr.w	r2, r2, #8
 8001b50:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b54:	f002 0208 	and.w	r2, r2, #8
 8001b58:	9205      	str	r2, [sp, #20]
 8001b5a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b62:	64da      	str	r2, [r3, #76]	; 0x4c
 8001b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b6a:	9306      	str	r3, [sp, #24]
 8001b6c:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED1_Pin|LED2_Pin|LED3_Pin|LED0_Pin
 8001b6e:	f8df a150 	ldr.w	sl, [pc, #336]	; 8001cc0 <MX_GPIO_Init+0x1e4>
 8001b72:	4622      	mov	r2, r4
 8001b74:	f640 013c 	movw	r1, #2108	; 0x83c
 8001b78:	4650      	mov	r0, sl
 8001b7a:	f005 f85d 	bl	8006c38 <HAL_GPIO_WritePin>
                          |ARDUINO_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin, GPIO_PIN_RESET);
 8001b7e:	4f4e      	ldr	r7, [pc, #312]	; (8001cb8 <MX_GPIO_Init+0x1dc>)
 8001b80:	4622      	mov	r2, r4
 8001b82:	210f      	movs	r1, #15
 8001b84:	4638      	mov	r0, r7
 8001b86:	f005 f857 	bl	8006c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_STBY_GPIO_Port, CAN_STBY_Pin, GPIO_PIN_RESET);
 8001b8a:	f8df 9138 	ldr.w	r9, [pc, #312]	; 8001cc4 <MX_GPIO_Init+0x1e8>
 8001b8e:	4622      	mov	r2, r4
 8001b90:	2180      	movs	r1, #128	; 0x80
 8001b92:	4648      	mov	r0, r9
 8001b94:	f005 f850 	bl	8006c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8001b98:	f8df 812c 	ldr.w	r8, [pc, #300]	; 8001cc8 <MX_GPIO_Init+0x1ec>
 8001b9c:	4622      	mov	r2, r4
 8001b9e:	2108      	movs	r1, #8
 8001ba0:	4640      	mov	r0, r8
 8001ba2:	f005 f849 	bl	8006c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LIN_SLP_Pin|LCD_BKLT_Pin, GPIO_PIN_RESET);
 8001ba6:	f8df b124 	ldr.w	fp, [pc, #292]	; 8001ccc <MX_GPIO_Init+0x1f0>
 8001baa:	4622      	mov	r2, r4
 8001bac:	2160      	movs	r1, #96	; 0x60
 8001bae:	4658      	mov	r0, fp
 8001bb0:	f005 f842 	bl	8006c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_RESET);
 8001bb4:	4e41      	ldr	r6, [pc, #260]	; (8001cbc <MX_GPIO_Init+0x1e0>)
 8001bb6:	4622      	mov	r2, r4
 8001bb8:	2101      	movs	r1, #1
 8001bba:	4630      	mov	r0, r6
 8001bbc:	f005 f83c 	bl	8006c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	2102      	movs	r1, #2
 8001bc4:	4630      	mov	r0, r6
 8001bc6:	f005 f837 	bl	8006c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = JOY_BTN_Pin|BTN_OK_Pin;
 8001bca:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001bce:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bd0:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bd2:	2501      	movs	r5, #1
 8001bd4:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bd6:	a907      	add	r1, sp, #28
 8001bd8:	4638      	mov	r0, r7
 8001bda:	f004 ff43 	bl	8006a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_ESC_Pin;
 8001bde:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001be2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001be4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001be8:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bea:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(BTN_ESC_GPIO_Port, &GPIO_InitStruct);
 8001bec:	a907      	add	r1, sp, #28
 8001bee:	4638      	mov	r0, r7
 8001bf0:	f004 ff38 	bl	8006a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|ARDUINO_CS_Pin;
 8001bf4:	f640 0338 	movw	r3, #2104	; 0x838
 8001bf8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bfa:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfe:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c00:	a907      	add	r1, sp, #28
 8001c02:	4650      	mov	r0, sl
 8001c04:	f004 ff2e 	bl	8006a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin;
 8001c08:	230f      	movs	r3, #15
 8001c0a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c0c:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0e:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c10:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c12:	a907      	add	r1, sp, #28
 8001c14:	4638      	mov	r0, r7
 8001c16:	f004 ff25 	bl	8006a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8001c1a:	2304      	movs	r3, #4
 8001c1c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c1e:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c22:	2303      	movs	r3, #3
 8001c24:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8001c26:	a907      	add	r1, sp, #28
 8001c28:	4650      	mov	r0, sl
 8001c2a:	f004 ff1b 	bl	8006a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = BTN_UP_Pin|BTN_DOWN_Pin|BTN_LEFT_Pin|BTN_RIGHT_Pin;
 8001c2e:	f240 1343 	movw	r3, #323	; 0x143
 8001c32:	9307      	str	r3, [sp, #28]
//  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c34:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c38:	9308      	str	r3, [sp, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c3a:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c3c:	a907      	add	r1, sp, #28
 8001c3e:	4648      	mov	r0, r9
 8001c40:	f004 ff10 	bl	8006a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_STBY_Pin;
 8001c44:	2380      	movs	r3, #128	; 0x80
 8001c46:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c48:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4c:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(CAN_STBY_GPIO_Port, &GPIO_InitStruct);
 8001c4e:	a907      	add	r1, sp, #28
 8001c50:	4648      	mov	r0, r9
 8001c52:	f004 ff07 	bl	8006a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8001c56:	2308      	movs	r3, #8
 8001c58:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c5a:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5e:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8001c60:	a907      	add	r1, sp, #28
 8001c62:	4640      	mov	r0, r8
 8001c64:	f004 fefe 	bl	8006a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_PENIRQ_Pin;
 8001c68:	2340      	movs	r3, #64	; 0x40
 8001c6a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c6c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(TOUCH_PENIRQ_GPIO_Port, &GPIO_InitStruct);
 8001c70:	a907      	add	r1, sp, #28
 8001c72:	4640      	mov	r0, r8
 8001c74:	f004 fef6 	bl	8006a64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LIN_SLP_Pin|LCD_BKLT_Pin;
 8001c78:	2360      	movs	r3, #96	; 0x60
 8001c7a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7c:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c80:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c82:	a907      	add	r1, sp, #28
 8001c84:	4658      	mov	r0, fp
 8001c86:	f004 feed 	bl	8006a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 8001c8a:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c8c:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c90:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 8001c92:	a907      	add	r1, sp, #28
 8001c94:	4630      	mov	r0, r6
 8001c96:	f004 fee5 	bl	8006a64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_CS_Pin;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c9e:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ca0:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ca2:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_Init(TOUCH_CS_GPIO_Port, &GPIO_InitStruct);
 8001ca4:	a907      	add	r1, sp, #28
 8001ca6:	4630      	mov	r0, r6
 8001ca8:	f004 fedc 	bl	8006a64 <HAL_GPIO_Init>

}
 8001cac:	b00d      	add	sp, #52	; 0x34
 8001cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001cb2:	bf00      	nop
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	48000800 	.word	0x48000800
 8001cbc:	48001000 	.word	0x48001000
 8001cc0:	48001400 	.word	0x48001400
 8001cc4:	48001800 	.word	0x48001800
 8001cc8:	48000c00 	.word	0x48000c00
 8001ccc:	48000400 	.word	0x48000400

08001cd0 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001cd0:	b508      	push	{r3, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cd2:	4812      	ldr	r0, [pc, #72]	; (8001d1c <MX_I2C1_Init+0x4c>)
 8001cd4:	4b12      	ldr	r3, [pc, #72]	; (8001d20 <MX_I2C1_Init+0x50>)
 8001cd6:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x10902A95;
 8001cd8:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <MX_I2C1_Init+0x54>)
 8001cda:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ce4:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001ce6:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ce8:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cea:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cec:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cee:	f004 fff1 	bl	8006cd4 <HAL_I2C_Init>
 8001cf2:	b950      	cbnz	r0, 8001d0a <MX_I2C1_Init+0x3a>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	4809      	ldr	r0, [pc, #36]	; (8001d1c <MX_I2C1_Init+0x4c>)
 8001cf8:	f005 fb57 	bl	80073aa <HAL_I2CEx_ConfigAnalogFilter>
 8001cfc:	b940      	cbnz	r0, 8001d10 <MX_I2C1_Init+0x40>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 5) != HAL_OK)
 8001cfe:	2105      	movs	r1, #5
 8001d00:	4806      	ldr	r0, [pc, #24]	; (8001d1c <MX_I2C1_Init+0x4c>)
 8001d02:	f005 fb80 	bl	8007406 <HAL_I2CEx_ConfigDigitalFilter>
 8001d06:	b930      	cbnz	r0, 8001d16 <MX_I2C1_Init+0x46>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d08:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001d0a:	f000 f935 	bl	8001f78 <Error_Handler>
 8001d0e:	e7f1      	b.n	8001cf4 <MX_I2C1_Init+0x24>
    Error_Handler();
 8001d10:	f000 f932 	bl	8001f78 <Error_Handler>
 8001d14:	e7f3      	b.n	8001cfe <MX_I2C1_Init+0x2e>
    Error_Handler();
 8001d16:	f000 f92f 	bl	8001f78 <Error_Handler>
}
 8001d1a:	e7f5      	b.n	8001d08 <MX_I2C1_Init+0x38>
 8001d1c:	200008b8 	.word	0x200008b8
 8001d20:	40005400 	.word	0x40005400
 8001d24:	10902a95 	.word	0x10902a95

08001d28 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001d28:	b508      	push	{r3, lr}
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001d2a:	4815      	ldr	r0, [pc, #84]	; (8001d80 <MX_I2C2_Init+0x58>)
 8001d2c:	4b15      	ldr	r3, [pc, #84]	; (8001d84 <MX_I2C2_Init+0x5c>)
 8001d2e:	6003      	str	r3, [r0, #0]
  hi2c2.Init.Timing = 0x60505F8C;
 8001d30:	f103 5301 	add.w	r3, r3, #541065216	; 0x20400000
 8001d34:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8001d38:	f203 738c 	addw	r3, r3, #1932	; 0x78c
 8001d3c:	6043      	str	r3, [r0, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	6083      	str	r3, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d42:	2201      	movs	r2, #1
 8001d44:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d46:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001d48:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d4a:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d4c:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d4e:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001d50:	f004 ffc0 	bl	8006cd4 <HAL_I2C_Init>
 8001d54:	b950      	cbnz	r0, 8001d6c <MX_I2C2_Init+0x44>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d56:	2100      	movs	r1, #0
 8001d58:	4809      	ldr	r0, [pc, #36]	; (8001d80 <MX_I2C2_Init+0x58>)
 8001d5a:	f005 fb26 	bl	80073aa <HAL_I2CEx_ConfigAnalogFilter>
 8001d5e:	b940      	cbnz	r0, 8001d72 <MX_I2C2_Init+0x4a>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001d60:	2100      	movs	r1, #0
 8001d62:	4807      	ldr	r0, [pc, #28]	; (8001d80 <MX_I2C2_Init+0x58>)
 8001d64:	f005 fb4f 	bl	8007406 <HAL_I2CEx_ConfigDigitalFilter>
 8001d68:	b930      	cbnz	r0, 8001d78 <MX_I2C2_Init+0x50>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001d6a:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001d6c:	f000 f904 	bl	8001f78 <Error_Handler>
 8001d70:	e7f1      	b.n	8001d56 <MX_I2C2_Init+0x2e>
    Error_Handler();
 8001d72:	f000 f901 	bl	8001f78 <Error_Handler>
 8001d76:	e7f3      	b.n	8001d60 <MX_I2C2_Init+0x38>
    Error_Handler();
 8001d78:	f000 f8fe 	bl	8001f78 <Error_Handler>
}
 8001d7c:	e7f5      	b.n	8001d6a <MX_I2C2_Init+0x42>
 8001d7e:	bf00      	nop
 8001d80:	20000904 	.word	0x20000904
 8001d84:	40005800 	.word	0x40005800

08001d88 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d8c:	b0a1      	sub	sp, #132	; 0x84
 8001d8e:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	2100      	movs	r1, #0
 8001d92:	911b      	str	r1, [sp, #108]	; 0x6c
 8001d94:	911c      	str	r1, [sp, #112]	; 0x70
 8001d96:	911d      	str	r1, [sp, #116]	; 0x74
 8001d98:	911e      	str	r1, [sp, #120]	; 0x78
 8001d9a:	911f      	str	r1, [sp, #124]	; 0x7c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d9c:	2254      	movs	r2, #84	; 0x54
 8001d9e:	a806      	add	r0, sp, #24
 8001da0:	f00c faee 	bl	800e380 <memset>
  if(i2cHandle->Instance==I2C1)
 8001da4:	6823      	ldr	r3, [r4, #0]
 8001da6:	4a5d      	ldr	r2, [pc, #372]	; (8001f1c <HAL_I2C_MspInit+0x194>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d006      	beq.n	8001dba <HAL_I2C_MspInit+0x32>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(i2cHandle->Instance==I2C2)
 8001dac:	4a5c      	ldr	r2, [pc, #368]	; (8001f20 <HAL_I2C_MspInit+0x198>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	f000 8086 	beq.w	8001ec0 <HAL_I2C_MspInit+0x138>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001db4:	b021      	add	sp, #132	; 0x84
 8001db6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001dba:	2340      	movs	r3, #64	; 0x40
 8001dbc:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001dbe:	a806      	add	r0, sp, #24
 8001dc0:	f007 f862 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 8001dc4:	2800      	cmp	r0, #0
 8001dc6:	d172      	bne.n	8001eae <HAL_I2C_MspInit+0x126>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc8:	4e56      	ldr	r6, [pc, #344]	; (8001f24 <HAL_I2C_MspInit+0x19c>)
 8001dca:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8001dcc:	f043 0301 	orr.w	r3, r3, #1
 8001dd0:	64f3      	str	r3, [r6, #76]	; 0x4c
 8001dd2:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8001dd4:	f003 0301 	and.w	r3, r3, #1
 8001dd8:	9301      	str	r3, [sp, #4]
 8001dda:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ddc:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8001dde:	f043 0302 	orr.w	r3, r3, #2
 8001de2:	64f3      	str	r3, [r6, #76]	; 0x4c
 8001de4:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	9302      	str	r3, [sp, #8]
 8001dec:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001dee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001df2:	931b      	str	r3, [sp, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001df4:	f04f 0912 	mov.w	r9, #18
 8001df8:	f8cd 9070 	str.w	r9, [sp, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfc:	2500      	movs	r5, #0
 8001dfe:	951d      	str	r5, [sp, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e00:	951e      	str	r5, [sp, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e02:	f04f 0804 	mov.w	r8, #4
 8001e06:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0a:	a91b      	add	r1, sp, #108	; 0x6c
 8001e0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e10:	f004 fe28 	bl	8006a64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001e14:	2780      	movs	r7, #128	; 0x80
 8001e16:	971b      	str	r7, [sp, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e18:	f8cd 9070 	str.w	r9, [sp, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	951d      	str	r5, [sp, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1e:	951e      	str	r5, [sp, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e20:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e24:	a91b      	add	r1, sp, #108	; 0x6c
 8001e26:	4840      	ldr	r0, [pc, #256]	; (8001f28 <HAL_I2C_MspInit+0x1a0>)
 8001e28:	f004 fe1c 	bl	8006a64 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e2c:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001e2e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e32:	65b3      	str	r3, [r6, #88]	; 0x58
 8001e34:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001e36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e3a:	9303      	str	r3, [sp, #12]
 8001e3c:	9b03      	ldr	r3, [sp, #12]
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8001e3e:	483b      	ldr	r0, [pc, #236]	; (8001f2c <HAL_I2C_MspInit+0x1a4>)
 8001e40:	4b3b      	ldr	r3, [pc, #236]	; (8001f30 <HAL_I2C_MspInit+0x1a8>)
 8001e42:	6003      	str	r3, [r0, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8001e44:	2310      	movs	r3, #16
 8001e46:	6043      	str	r3, [r0, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e48:	6085      	str	r5, [r0, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e4a:	60c5      	str	r5, [r0, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e4c:	6107      	str	r7, [r0, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e4e:	6145      	str	r5, [r0, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e50:	6185      	str	r5, [r0, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001e52:	61c5      	str	r5, [r0, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e54:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001e56:	f004 fb1f 	bl	8006498 <HAL_DMA_Init>
 8001e5a:	bb58      	cbnz	r0, 8001eb4 <HAL_I2C_MspInit+0x12c>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001e5c:	4b33      	ldr	r3, [pc, #204]	; (8001f2c <HAL_I2C_MspInit+0x1a4>)
 8001e5e:	63e3      	str	r3, [r4, #60]	; 0x3c
 8001e60:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_i2c1_tx.Instance = DMA1_Channel4;
 8001e62:	4834      	ldr	r0, [pc, #208]	; (8001f34 <HAL_I2C_MspInit+0x1ac>)
 8001e64:	4b34      	ldr	r3, [pc, #208]	; (8001f38 <HAL_I2C_MspInit+0x1b0>)
 8001e66:	6003      	str	r3, [r0, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8001e68:	2311      	movs	r3, #17
 8001e6a:	6043      	str	r3, [r0, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e6c:	2310      	movs	r3, #16
 8001e6e:	6083      	str	r3, [r0, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60c3      	str	r3, [r0, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e74:	2280      	movs	r2, #128	; 0x80
 8001e76:	6102      	str	r2, [r0, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e78:	6143      	str	r3, [r0, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e7a:	6183      	str	r3, [r0, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001e7c:	61c3      	str	r3, [r0, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e7e:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001e80:	f004 fb0a 	bl	8006498 <HAL_DMA_Init>
 8001e84:	b9c8      	cbnz	r0, 8001eba <HAL_I2C_MspInit+0x132>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8001e86:	4b2b      	ldr	r3, [pc, #172]	; (8001f34 <HAL_I2C_MspInit+0x1ac>)
 8001e88:	63a3      	str	r3, [r4, #56]	; 0x38
 8001e8a:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	4611      	mov	r1, r2
 8001e90:	201f      	movs	r0, #31
 8001e92:	f004 f8c5 	bl	8006020 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001e96:	201f      	movs	r0, #31
 8001e98:	f004 f8fa 	bl	8006090 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	2020      	movs	r0, #32
 8001ea2:	f004 f8bd 	bl	8006020 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001ea6:	2020      	movs	r0, #32
 8001ea8:	f004 f8f2 	bl	8006090 <HAL_NVIC_EnableIRQ>
 8001eac:	e782      	b.n	8001db4 <HAL_I2C_MspInit+0x2c>
      Error_Handler();
 8001eae:	f000 f863 	bl	8001f78 <Error_Handler>
 8001eb2:	e789      	b.n	8001dc8 <HAL_I2C_MspInit+0x40>
      Error_Handler();
 8001eb4:	f000 f860 	bl	8001f78 <Error_Handler>
 8001eb8:	e7d0      	b.n	8001e5c <HAL_I2C_MspInit+0xd4>
      Error_Handler();
 8001eba:	f000 f85d 	bl	8001f78 <Error_Handler>
 8001ebe:	e7e2      	b.n	8001e86 <HAL_I2C_MspInit+0xfe>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001ec0:	2380      	movs	r3, #128	; 0x80
 8001ec2:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ec4:	a806      	add	r0, sp, #24
 8001ec6:	f006 ffdf 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 8001eca:	bb18      	cbnz	r0, 8001f14 <HAL_I2C_MspInit+0x18c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ecc:	4c15      	ldr	r4, [pc, #84]	; (8001f24 <HAL_I2C_MspInit+0x19c>)
 8001ece:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001ed0:	f043 0301 	orr.w	r3, r3, #1
 8001ed4:	64e3      	str	r3, [r4, #76]	; 0x4c
 8001ed6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	9304      	str	r3, [sp, #16]
 8001ede:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ee0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ee4:	931b      	str	r3, [sp, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ee6:	2312      	movs	r3, #18
 8001ee8:	931c      	str	r3, [sp, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001eea:	2301      	movs	r3, #1
 8001eec:	931d      	str	r3, [sp, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	931e      	str	r3, [sp, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ef2:	2304      	movs	r3, #4
 8001ef4:	931f      	str	r3, [sp, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ef6:	a91b      	add	r1, sp, #108	; 0x6c
 8001ef8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001efc:	f004 fdb2 	bl	8006a64 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001f02:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f06:	65a3      	str	r3, [r4, #88]	; 0x58
 8001f08:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001f0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f0e:	9305      	str	r3, [sp, #20]
 8001f10:	9b05      	ldr	r3, [sp, #20]
}
 8001f12:	e74f      	b.n	8001db4 <HAL_I2C_MspInit+0x2c>
      Error_Handler();
 8001f14:	f000 f830 	bl	8001f78 <Error_Handler>
 8001f18:	e7d8      	b.n	8001ecc <HAL_I2C_MspInit+0x144>
 8001f1a:	bf00      	nop
 8001f1c:	40005400 	.word	0x40005400
 8001f20:	40005800 	.word	0x40005800
 8001f24:	40021000 	.word	0x40021000
 8001f28:	48000400 	.word	0x48000400
 8001f2c:	200007f8 	.word	0x200007f8
 8001f30:	40020030 	.word	0x40020030
 8001f34:	20000858 	.word	0x20000858
 8001f38:	40020044 	.word	0x40020044

08001f3c <joystick_init>:
 */
#include "joystick.h"

void joystick_init(joystick_t *joystick)
{
	joystick->raw_min.x = 640;
 8001f3c:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001f40:	6003      	str	r3, [r0, #0]
	joystick->raw_max.x = 3070;
 8001f42:	f640 33fe 	movw	r3, #3070	; 0xbfe
 8001f46:	6083      	str	r3, [r0, #8]
	joystick->raw_min.y = 733;
 8001f48:	f240 23dd 	movw	r3, #733	; 0x2dd
 8001f4c:	6043      	str	r3, [r0, #4]
	joystick->raw_max.y = 3185;
 8001f4e:	f640 4371 	movw	r3, #3185	; 0xc71
 8001f52:	60c3      	str	r3, [r0, #12]
	joystick->out_max.x = 90;
 8001f54:	235a      	movs	r3, #90	; 0x5a
 8001f56:	6103      	str	r3, [r0, #16]
	joystick->out_max.y = 90;
 8001f58:	6143      	str	r3, [r0, #20]


	joystick->x_k = (float) joystick->out_max.x / (joystick->raw_max.x - joystick->raw_min.x);
 8001f5a:	4b05      	ldr	r3, [pc, #20]	; (8001f70 <joystick_init+0x34>)
 8001f5c:	6183      	str	r3, [r0, #24]
	joystick->y_k = (float) joystick->out_max.y / (joystick->raw_max.y - joystick->raw_min.y);
 8001f5e:	4b05      	ldr	r3, [pc, #20]	; (8001f74 <joystick_init+0x38>)
 8001f60:	61c3      	str	r3, [r0, #28]
	joystick->n.x = (joystick->raw_max.x+joystick->raw_min.x)/2;
 8001f62:	f240 733f 	movw	r3, #1855	; 0x73f
 8001f66:	6203      	str	r3, [r0, #32]
	joystick->n.y = (joystick->raw_max.y+joystick->raw_min.y)/2;
 8001f68:	f240 73a7 	movw	r3, #1959	; 0x7a7
 8001f6c:	6243      	str	r3, [r0, #36]	; 0x24

}
 8001f6e:	4770      	bx	lr
 8001f70:	3d17b426 	.word	0x3d17b426
 8001f74:	3d1657b3 	.word	0x3d1657b3

08001f78 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001f78:	b082      	sub	sp, #8
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f7a:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	volatile int a = 0;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	9301      	str	r3, [sp, #4]
	while (1)
	{
		a++;
 8001f80:	9b01      	ldr	r3, [sp, #4]
 8001f82:	3301      	adds	r3, #1
 8001f84:	9301      	str	r3, [sp, #4]
	while (1)
 8001f86:	e7fb      	b.n	8001f80 <Error_Handler+0x8>

08001f88 <SystemClock_Config>:
{
 8001f88:	b500      	push	{lr}
 8001f8a:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f8c:	2238      	movs	r2, #56	; 0x38
 8001f8e:	2100      	movs	r1, #0
 8001f90:	a806      	add	r0, sp, #24
 8001f92:	f00c f9f5 	bl	800e380 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f96:	2000      	movs	r0, #0
 8001f98:	9001      	str	r0, [sp, #4]
 8001f9a:	9002      	str	r0, [sp, #8]
 8001f9c:	9003      	str	r0, [sp, #12]
 8001f9e:	9004      	str	r0, [sp, #16]
 8001fa0:	9005      	str	r0, [sp, #20]
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001fa2:	f006 fa55 	bl	8008450 <HAL_PWREx_ControlVoltageScaling>
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48 | RCC_OSCILLATORTYPE_HSE;
 8001fa6:	2321      	movs	r3, #33	; 0x21
 8001fa8:	9306      	str	r3, [sp, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001faa:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001fae:	9307      	str	r3, [sp, #28]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	920c      	str	r2, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	930d      	str	r3, [sp, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fb8:	2103      	movs	r1, #3
 8001fba:	910e      	str	r1, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001fbc:	920f      	str	r2, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 42;
 8001fbe:	222a      	movs	r2, #42	; 0x2a
 8001fc0:	9210      	str	r2, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fc2:	9311      	str	r3, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8001fc4:	2206      	movs	r2, #6
 8001fc6:	9212      	str	r2, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001fc8:	9313      	str	r3, [sp, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fca:	a806      	add	r0, sp, #24
 8001fcc:	f006 fb7e 	bl	80086cc <HAL_RCC_OscConfig>
 8001fd0:	b980      	cbnz	r0, 8001ff4 <SystemClock_Config+0x6c>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001fd2:	230f      	movs	r3, #15
 8001fd4:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	9302      	str	r3, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	9303      	str	r3, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001fde:	9304      	str	r3, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fe0:	9305      	str	r3, [sp, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001fe2:	2104      	movs	r1, #4
 8001fe4:	eb0d 0001 	add.w	r0, sp, r1
 8001fe8:	f006 fe28 	bl	8008c3c <HAL_RCC_ClockConfig>
 8001fec:	b920      	cbnz	r0, 8001ff8 <SystemClock_Config+0x70>
}
 8001fee:	b015      	add	sp, #84	; 0x54
 8001ff0:	f85d fb04 	ldr.w	pc, [sp], #4
		Error_Handler();
 8001ff4:	f7ff ffc0 	bl	8001f78 <Error_Handler>
		Error_Handler();
 8001ff8:	f7ff ffbe 	bl	8001f78 <Error_Handler>

08001ffc <main>:
{
 8001ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002000:	b08e      	sub	sp, #56	; 0x38
	coord_t joystick_raw = {0, 0};
 8002002:	2400      	movs	r4, #0
 8002004:	940c      	str	r4, [sp, #48]	; 0x30
 8002006:	940d      	str	r4, [sp, #52]	; 0x34
	coord_t joystick_new = {0, 0};
 8002008:	940a      	str	r4, [sp, #40]	; 0x28
 800200a:	940b      	str	r4, [sp, #44]	; 0x2c
	HAL_Init();
 800200c:	f003 f9a4 	bl	8005358 <HAL_Init>
	SystemClock_Config();
 8002010:	f7ff ffba 	bl	8001f88 <SystemClock_Config>
	MX_GPIO_Init();
 8002014:	f7ff fd62 	bl	8001adc <MX_GPIO_Init>
	MX_ADC1_Init();
 8002018:	f7ff f89a 	bl	8001150 <MX_ADC1_Init>
	MX_ADC2_Init();
 800201c:	f7ff f8e8 	bl	80011f0 <MX_ADC2_Init>
	MX_FMC_Init();
 8002020:	f7ff fd1e 	bl	8001a60 <MX_FMC_Init>
	MX_I2C2_Init();
 8002024:	f7ff fe80 	bl	8001d28 <MX_I2C2_Init>
	MX_UART4_Init();
 8002028:	f002 fc24 	bl	8004874 <MX_UART4_Init>
	MX_UART5_Init();
 800202c:	f002 fc56 	bl	80048dc <MX_UART5_Init>
	MX_USART1_UART_Init();
 8002030:	f002 fc88 	bl	8004944 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8002034:	f002 fd80 	bl	8004b38 <MX_USART2_UART_Init>
	MX_QUADSPI1_Init();
 8002038:	f000 fc60 	bl	80028fc <MX_QUADSPI1_Init>
	MX_SPI1_Init();
 800203c:	f001 ffa0 	bl	8003f80 <MX_SPI1_Init>
	MX_TIM5_Init();
 8002040:	f002 f9da 	bl	80043f8 <MX_TIM5_Init>
	MX_TIM8_Init();
 8002044:	f002 fa4e 	bl	80044e4 <MX_TIM8_Init>
	MX_TIM20_Init();
 8002048:	f002 fb6c 	bl	8004724 <MX_TIM20_Init>
	MX_ADC3_Init();
 800204c:	f7ff f914 	bl	8001278 <MX_ADC3_Init>
	MX_DAC1_Init();
 8002050:	f7ff fb38 	bl	80016c4 <MX_DAC1_Init>
	MX_DAC2_Init();
 8002054:	f7ff fb64 	bl	8001720 <MX_DAC2_Init>
	MX_FDCAN2_Init();
 8002058:	f7ff fc4e 	bl	80018f8 <MX_FDCAN2_Init>
	MX_I2C1_Init();
 800205c:	f7ff fe38 	bl	8001cd0 <MX_I2C1_Init>
	MX_TIM15_Init();
 8002060:	f002 fae8 	bl	8004634 <MX_TIM15_Init>
	MX_USART3_UART_Init();
 8002064:	f002 fd9c 	bl	8004ba0 <MX_USART3_UART_Init>
	MX_USB_Device_Init();
 8002068:	f00a fda4 	bl	800cbb4 <MX_USB_Device_Init>
	MX_DMA_Init();
 800206c:	f7ff fbd8 	bl	8001820 <MX_DMA_Init>
	MX_CRC_Init();
 8002070:	f7ff fafc 	bl	800166c <MX_CRC_Init>
	MX_ADC4_Init(); // bug workaround: https://community.st.com/s/question/0D50X0000BVnBhASQV/bug-report-dma-and-adc-initialization-order-changed-in-stm32f4-hal-v1241-causing-incorrect-adc-operation
 8002074:	f7ff f950 	bl	8001318 <MX_ADC4_Init>
	for (uint8_t i = 0; i < 3; i++)
 8002078:	2c02      	cmp	r4, #2
 800207a:	d81e      	bhi.n	80020ba <main+0xbe>
		HAL_Delay(100);
 800207c:	2064      	movs	r0, #100	; 0x64
 800207e:	f003 f98d 	bl	800539c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOF, LED0_Pin | LED1_Pin | LED2_Pin | LED3_Pin, GPIO_PIN_SET);
 8002082:	4e58      	ldr	r6, [pc, #352]	; (80021e4 <main+0x1e8>)
 8002084:	2201      	movs	r2, #1
 8002086:	213c      	movs	r1, #60	; 0x3c
 8002088:	4630      	mov	r0, r6
 800208a:	f004 fdd5 	bl	8006c38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, LED4_Pin | LED5_Pin | LED6_Pin | LED7_Pin, GPIO_PIN_SET);
 800208e:	4d56      	ldr	r5, [pc, #344]	; (80021e8 <main+0x1ec>)
 8002090:	2201      	movs	r2, #1
 8002092:	210f      	movs	r1, #15
 8002094:	4628      	mov	r0, r5
 8002096:	f004 fdcf 	bl	8006c38 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 800209a:	2064      	movs	r0, #100	; 0x64
 800209c:	f003 f97e 	bl	800539c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOF, LED0_Pin | LED1_Pin | LED2_Pin | LED3_Pin, GPIO_PIN_RESET);
 80020a0:	2200      	movs	r2, #0
 80020a2:	213c      	movs	r1, #60	; 0x3c
 80020a4:	4630      	mov	r0, r6
 80020a6:	f004 fdc7 	bl	8006c38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, LED4_Pin | LED5_Pin | LED6_Pin | LED7_Pin, GPIO_PIN_RESET);
 80020aa:	2200      	movs	r2, #0
 80020ac:	210f      	movs	r1, #15
 80020ae:	4628      	mov	r0, r5
 80020b0:	f004 fdc2 	bl	8006c38 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 3; i++)
 80020b4:	3401      	adds	r4, #1
 80020b6:	b2e4      	uxtb	r4, r4
 80020b8:	e7de      	b.n	8002078 <main+0x7c>
	LCD_Init();
 80020ba:	f009 fc95 	bl	800b9e8 <LCD_Init>
	LCD_UG_init();
 80020be:	f009 fe07 	bl	800bcd0 <LCD_UG_init>
	joystick_init(&joystick);
 80020c2:	4668      	mov	r0, sp
 80020c4:	f7ff ff3a 	bl	8001f3c <joystick_init>
	HAL_ADC_Start_DMA(&hadc4, &joystick_raw, 2);
 80020c8:	2202      	movs	r2, #2
 80020ca:	a90c      	add	r1, sp, #48	; 0x30
 80020cc:	4847      	ldr	r0, [pc, #284]	; (80021ec <main+0x1f0>)
 80020ce:	f003 fe0f 	bl	8005cf0 <HAL_ADC_Start_DMA>
	HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 2);
 80020d2:	2202      	movs	r2, #2
 80020d4:	2101      	movs	r1, #1
 80020d6:	2006      	movs	r0, #6
 80020d8:	f003 ffa2 	bl	8006020 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80020dc:	2006      	movs	r0, #6
 80020de:	f003 ffd7 	bl	8006090 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 2);
 80020e2:	2202      	movs	r2, #2
 80020e4:	2101      	movs	r1, #1
 80020e6:	2007      	movs	r0, #7
 80020e8:	f003 ff9a 	bl	8006020 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80020ec:	2007      	movs	r0, #7
 80020ee:	f003 ffcf 	bl	8006090 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 2);
 80020f2:	2202      	movs	r2, #2
 80020f4:	2101      	movs	r1, #1
 80020f6:	200a      	movs	r0, #10
 80020f8:	f003 ff92 	bl	8006020 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80020fc:	2017      	movs	r0, #23
 80020fe:	f003 ffc7 	bl	8006090 <HAL_NVIC_EnableIRQ>
	init_world();
 8002102:	f001 fec5 	bl	8003e90 <init_world>
	guysko* player = new_guysko();
 8002106:	f003 f849 	bl	800519c <new_guysko>
 800210a:	4605      	mov	r5, r0
	movable* beings = new_movables();
 800210c:	f003 f87c 	bl	8005208 <new_movables>
	block_c new_camera_x = camera_x_block;
 8002110:	4f37      	ldr	r7, [pc, #220]	; (80021f0 <main+0x1f4>)
 8002112:	883c      	ldrh	r4, [r7, #0]
	block_c new_camera_y = camera_y_block;
 8002114:	4e37      	ldr	r6, [pc, #220]	; (80021f4 <main+0x1f8>)
 8002116:	f8b6 8000 	ldrh.w	r8, [r6]
	player->pos->x = block_to_pixel(camera_x_block);
 800211a:	4620      	mov	r0, r4
 800211c:	f002 fe67 	bl	8004dee <block_to_pixel>
 8002120:	692b      	ldr	r3, [r5, #16]
 8002122:	8018      	strh	r0, [r3, #0]
	player->pos->y = block_to_pixel(camera_y_block);
 8002124:	8830      	ldrh	r0, [r6, #0]
 8002126:	f002 fe62 	bl	8004dee <block_to_pixel>
 800212a:	692b      	ldr	r3, [r5, #16]
 800212c:	8058      	strh	r0, [r3, #2]
	update_camera_center(new_camera_x, new_camera_y);
 800212e:	4641      	mov	r1, r8
 8002130:	4620      	mov	r0, r4
 8002132:	f000 fdef 	bl	8002d14 <update_camera_center>
	old_camera_x = camera_x_block;
 8002136:	883a      	ldrh	r2, [r7, #0]
 8002138:	4b2f      	ldr	r3, [pc, #188]	; (80021f8 <main+0x1fc>)
 800213a:	801a      	strh	r2, [r3, #0]
	old_camera_y = camera_y_block;
 800213c:	8832      	ldrh	r2, [r6, #0]
 800213e:	4b2f      	ldr	r3, [pc, #188]	; (80021fc <main+0x200>)
 8002140:	801a      	strh	r2, [r3, #0]
	draw_scene(true);
 8002142:	2001      	movs	r0, #1
 8002144:	f000 fb10 	bl	8002768 <draw_scene>
 8002148:	e019      	b.n	800217e <main+0x182>
		new_camera_y = player->pos->y / BLOCK_WIDTH;
 800214a:	3103      	adds	r1, #3
 800214c:	e02e      	b.n	80021ac <main+0x1b0>
		if (camera_x_block - player->pos->x / BLOCK_WIDTH > GUYSKO_WINDOW_SPAN_PIXEL / BLOCK_WIDTH) {
 800214e:	3303      	adds	r3, #3
 8002150:	e034      	b.n	80021bc <main+0x1c0>
		} else if (camera_x_block - player->pos->x / BLOCK_WIDTH < -GUYSKO_WINDOW_SPAN_PIXEL / BLOCK_WIDTH) {
 8002152:	f113 0f12 	cmn.w	r3, #18
 8002156:	da09      	bge.n	800216c <main+0x170>
			new_camera_x = camera_x_block + abs(-camera_x_block - GUYSKO_WINDOW_SPAN_PIXEL / BLOCK_WIDTH + player->pos->x / BLOCK_WIDTH);
 8002158:	f06f 0411 	mvn.w	r4, #17
 800215c:	1aa4      	subs	r4, r4, r2
 800215e:	4404      	add	r4, r0
 8002160:	2c00      	cmp	r4, #0
 8002162:	bfb8      	it	lt
 8002164:	4264      	neglt	r4, r4
 8002166:	fa12 f484 	uxtah	r4, r2, r4
 800216a:	b2a4      	uxth	r4, r4
		update_camera_center(new_camera_x, new_camera_y);
 800216c:	4620      	mov	r0, r4
 800216e:	f000 fdd1 	bl	8002d14 <update_camera_center>
		action_set(&joystick_raw);
 8002172:	a80c      	add	r0, sp, #48	; 0x30
 8002174:	f7fe ffb8 	bl	80010e8 <action_set>
		while (!cycle)
 8002178:	4b21      	ldr	r3, [pc, #132]	; (8002200 <main+0x204>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	b36b      	cbz	r3, 80021da <main+0x1de>
		cycle = false;
 800217e:	2000      	movs	r0, #0
 8002180:	4b1f      	ldr	r3, [pc, #124]	; (8002200 <main+0x204>)
 8002182:	7018      	strb	r0, [r3, #0]
		draw_scene(false);
 8002184:	f000 faf0 	bl	8002768 <draw_scene>
		old_camera_x = camera_x_block;
 8002188:	4b19      	ldr	r3, [pc, #100]	; (80021f0 <main+0x1f4>)
 800218a:	881a      	ldrh	r2, [r3, #0]
 800218c:	4b1a      	ldr	r3, [pc, #104]	; (80021f8 <main+0x1fc>)
 800218e:	801a      	strh	r2, [r3, #0]
		old_camera_y = camera_y_block;
 8002190:	4b18      	ldr	r3, [pc, #96]	; (80021f4 <main+0x1f8>)
 8002192:	881a      	ldrh	r2, [r3, #0]
 8002194:	4b19      	ldr	r3, [pc, #100]	; (80021fc <main+0x200>)
 8002196:	801a      	strh	r2, [r3, #0]
		refresh_guysko(player, FPS);
 8002198:	4b1a      	ldr	r3, [pc, #104]	; (8002204 <main+0x208>)
 800219a:	7819      	ldrb	r1, [r3, #0]
 800219c:	4628      	mov	r0, r5
 800219e:	f002 ffdd 	bl	800515c <refresh_guysko>
		new_camera_y = player->pos->y / BLOCK_WIDTH;
 80021a2:	692b      	ldr	r3, [r5, #16]
 80021a4:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 80021a8:	2900      	cmp	r1, #0
 80021aa:	dbce      	blt.n	800214a <main+0x14e>
 80021ac:	f3c1 018f 	ubfx	r1, r1, #2, #16
		if (camera_x_block - player->pos->x / BLOCK_WIDTH > GUYSKO_WINDOW_SPAN_PIXEL / BLOCK_WIDTH) {
 80021b0:	4a0f      	ldr	r2, [pc, #60]	; (80021f0 <main+0x1f4>)
 80021b2:	8812      	ldrh	r2, [r2, #0]
 80021b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	dbc8      	blt.n	800214e <main+0x152>
 80021bc:	1098      	asrs	r0, r3, #2
 80021be:	eba2 03a3 	sub.w	r3, r2, r3, asr #2
 80021c2:	2b12      	cmp	r3, #18
 80021c4:	ddc5      	ble.n	8002152 <main+0x156>
			new_camera_x = camera_x_block - abs(camera_x_block - GUYSKO_WINDOW_SPAN_PIXEL / BLOCK_WIDTH - player->pos->x / BLOCK_WIDTH);
 80021c6:	f1a2 0412 	sub.w	r4, r2, #18
 80021ca:	1a24      	subs	r4, r4, r0
 80021cc:	2c00      	cmp	r4, #0
 80021ce:	bfb8      	it	lt
 80021d0:	4264      	neglt	r4, r4
 80021d2:	b2a4      	uxth	r4, r4
 80021d4:	1b14      	subs	r4, r2, r4
 80021d6:	b2a4      	uxth	r4, r4
 80021d8:	e7c8      	b.n	800216c <main+0x170>
			action_set(&joystick_raw);
 80021da:	a80c      	add	r0, sp, #48	; 0x30
 80021dc:	f7fe ff84 	bl	80010e8 <action_set>
 80021e0:	e7ca      	b.n	8002178 <main+0x17c>
 80021e2:	bf00      	nop
 80021e4:	48001400 	.word	0x48001400
 80021e8:	48000800 	.word	0x48000800
 80021ec:	200005c0 	.word	0x200005c0
 80021f0:	200110a8 	.word	0x200110a8
 80021f4:	200110aa 	.word	0x200110aa
 80021f8:	200110ae 	.word	0x200110ae
 80021fc:	200110b0 	.word	0x200110b0
 8002200:	20000950 	.word	0x20000950
 8002204:	20000000 	.word	0x20000000

08002208 <is_light_source>:
		_sky,
		_empty		// currently sky defaults to _empty, we want to see some blocks under ground
};

bool is_light_source(uint8_t material) {
	uint8_t full_cell = material << 4 | material;
 8002208:	ea40 1c00 	orr.w	ip, r0, r0, lsl #4
 800220c:	fa4f fc8c 	sxtb.w	ip, ip
	for (uint8_t i = 0; i < N_LIGHT_SOURCES; i++) {
 8002210:	2300      	movs	r3, #0
 8002212:	2b02      	cmp	r3, #2
 8002214:	d80c      	bhi.n	8002230 <is_light_source+0x28>
		if (light_sources[i] == material) {
 8002216:	4a09      	ldr	r2, [pc, #36]	; (800223c <is_light_source+0x34>)
 8002218:	5cd1      	ldrb	r1, [r2, r3]
 800221a:	4281      	cmp	r1, r0
 800221c:	d00a      	beq.n	8002234 <is_light_source+0x2c>
			return true;
		}

		uint8_t full_source = light_sources[i] << 4 | light_sources[i];
 800221e:	b24a      	sxtb	r2, r1
 8002220:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 8002224:	b252      	sxtb	r2, r2
		if (full_source == full_cell) {
 8002226:	4594      	cmp	ip, r2
 8002228:	d006      	beq.n	8002238 <is_light_source+0x30>
	for (uint8_t i = 0; i < N_LIGHT_SOURCES; i++) {
 800222a:	3301      	adds	r3, #1
 800222c:	b2db      	uxtb	r3, r3
 800222e:	e7f0      	b.n	8002212 <is_light_source+0xa>
			return true;
		}

	}
	return false;
 8002230:	2000      	movs	r0, #0
 8002232:	4770      	bx	lr
			return true;
 8002234:	2001      	movs	r0, #1
 8002236:	4770      	bx	lr
			return true;
 8002238:	2001      	movs	r0, #1
}
 800223a:	4770      	bx	lr
 800223c:	20000004 	.word	0x20000004

08002240 <apply_shading>:
#define RGB565_RED 0xF800
#define RGB565_GREEN 0x7E0
#define RGB565_BLUE 0x1F

// Computes colors for some illumination factor
uint16_t* apply_shading(uint16_t colors[4], float illumination) {
 8002240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002244:	ed2d 8b02 	vpush	{d8}
 8002248:	b083      	sub	sp, #12
 800224a:	4682      	mov	sl, r0
 800224c:	eef0 8a40 	vmov.f32	s17, s0

	for (uint8_t i = 0; i < 4; i++) {
 8002250:	2400      	movs	r4, #0
 8002252:	e03c      	b.n	80022ce <apply_shading+0x8e>
		uint16_t r = (colors[i] & RGB565_RED) >> 11;
		uint16_t b = colors[i] & RGB565_BLUE;

		// For dirt, remove less red and green to get a better color
		if (colors[i] == C_DIRT[0]) {
			r = (uint8_t) (r * MIN(1, illumination * 1.3));
 8002254:	f7fe f98e 	bl	8000574 <__aeabi_i2d>
 8002258:	4680      	mov	r8, r0
 800225a:	4689      	mov	r9, r1
 800225c:	ee18 0a90 	vmov	r0, s17
 8002260:	f7fe f99a 	bl	8000598 <__aeabi_f2d>
 8002264:	a358      	add	r3, pc, #352	; (adr r3, 80023c8 <apply_shading+0x188>)
 8002266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800226a:	f7fe f9ed 	bl	8000648 <__aeabi_dmul>
 800226e:	4606      	mov	r6, r0
 8002270:	460f      	mov	r7, r1
 8002272:	2200      	movs	r2, #0
 8002274:	4b50      	ldr	r3, [pc, #320]	; (80023b8 <apply_shading+0x178>)
 8002276:	f7fe fc77 	bl	8000b68 <__aeabi_dcmpgt>
 800227a:	b108      	cbz	r0, 8002280 <apply_shading+0x40>
 800227c:	2600      	movs	r6, #0
 800227e:	4f4e      	ldr	r7, [pc, #312]	; (80023b8 <apply_shading+0x178>)
 8002280:	4632      	mov	r2, r6
 8002282:	463b      	mov	r3, r7
 8002284:	4640      	mov	r0, r8
 8002286:	4649      	mov	r1, r9
 8002288:	f7fe f9de 	bl	8000648 <__aeabi_dmul>
 800228c:	f7fe fcb4 	bl	8000bf8 <__aeabi_d2uiz>
 8002290:	fa5f f880 	uxtb.w	r8, r0
			g = (uint8_t) (g * MIN(1, illumination * 1.3));
 8002294:	4628      	mov	r0, r5
 8002296:	f7fe f96d 	bl	8000574 <__aeabi_i2d>
 800229a:	4632      	mov	r2, r6
 800229c:	463b      	mov	r3, r7
 800229e:	f7fe f9d3 	bl	8000648 <__aeabi_dmul>
 80022a2:	f7fe fca9 	bl	8000bf8 <__aeabi_d2uiz>
 80022a6:	b2c3      	uxtb	r3, r0

			b = (uint8_t) (b * illumination);
 80022a8:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 80022ac:	ee28 8a28 	vmul.f32	s16, s16, s17
 80022b0:	eefc 7ac8 	vcvt.u32.f32	s15, s16
 80022b4:	edcd 7a01 	vstr	s15, [sp, #4]
 80022b8:	f89d 2004 	ldrb.w	r2, [sp, #4]
			g = (uint8_t) (g * illumination);
			b = (uint8_t) (b * illumination);
		}

		// MAKE SURE TO 0 PAD TO GET RGB OF LENGTH 4
		uint16_t rgb = (r << 11) | (g << 5) | (b);
 80022bc:	015b      	lsls	r3, r3, #5
 80022be:	ea43 23c8 	orr.w	r3, r3, r8, lsl #11
 80022c2:	b21b      	sxth	r3, r3
 80022c4:	4313      	orrs	r3, r2

		colors[i] = rgb;
 80022c6:	f82a 300b 	strh.w	r3, [sl, fp]
	for (uint8_t i = 0; i < 4; i++) {
 80022ca:	3401      	adds	r4, #1
 80022cc:	b2e4      	uxtb	r4, r4
 80022ce:	2c03      	cmp	r4, #3
 80022d0:	d86b      	bhi.n	80023aa <apply_shading+0x16a>
		uint16_t g = (colors[i] & RGB565_GREEN) >> 5;
 80022d2:	ea4f 0b44 	mov.w	fp, r4, lsl #1
 80022d6:	f83a 3014 	ldrh.w	r3, [sl, r4, lsl #1]
 80022da:	f3c3 1545 	ubfx	r5, r3, #5, #6
		uint16_t r = (colors[i] & RGB565_RED) >> 11;
 80022de:	0ad8      	lsrs	r0, r3, #11
		uint16_t b = colors[i] & RGB565_BLUE;
 80022e0:	f003 021f 	and.w	r2, r3, #31
 80022e4:	ee08 2a10 	vmov	s16, r2
		if (colors[i] == C_DIRT[0]) {
 80022e8:	4a34      	ldr	r2, [pc, #208]	; (80023bc <apply_shading+0x17c>)
 80022ea:	8812      	ldrh	r2, [r2, #0]
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d0b1      	beq.n	8002254 <apply_shading+0x14>
		} else if (colors[i] == C_BG_DIRT[0]) {
 80022f0:	4a33      	ldr	r2, [pc, #204]	; (80023c0 <apply_shading+0x180>)
 80022f2:	8812      	ldrh	r2, [r2, #0]
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d022      	beq.n	800233e <apply_shading+0xfe>
			r = (uint8_t) (r * illumination);
 80022f8:	ee07 0a90 	vmov	s15, r0
 80022fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002300:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8002304:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002308:	edcd 7a01 	vstr	s15, [sp, #4]
 800230c:	f89d 8004 	ldrb.w	r8, [sp, #4]
			g = (uint8_t) (g * illumination);
 8002310:	ee07 5a90 	vmov	s15, r5
 8002314:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002318:	ee67 7aa8 	vmul.f32	s15, s15, s17
 800231c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002320:	edcd 7a01 	vstr	s15, [sp, #4]
 8002324:	f89d 3004 	ldrb.w	r3, [sp, #4]
			b = (uint8_t) (b * illumination);
 8002328:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 800232c:	ee28 8a28 	vmul.f32	s16, s16, s17
 8002330:	eefc 7ac8 	vcvt.u32.f32	s15, s16
 8002334:	edcd 7a01 	vstr	s15, [sp, #4]
 8002338:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800233c:	e7be      	b.n	80022bc <apply_shading+0x7c>
			r = (uint8_t) (r * MIN(1, illumination * 1.5));
 800233e:	f7fe f919 	bl	8000574 <__aeabi_i2d>
 8002342:	4680      	mov	r8, r0
 8002344:	4689      	mov	r9, r1
 8002346:	ee18 0a90 	vmov	r0, s17
 800234a:	f7fe f925 	bl	8000598 <__aeabi_f2d>
 800234e:	2200      	movs	r2, #0
 8002350:	4b1c      	ldr	r3, [pc, #112]	; (80023c4 <apply_shading+0x184>)
 8002352:	f7fe f979 	bl	8000648 <__aeabi_dmul>
 8002356:	4606      	mov	r6, r0
 8002358:	460f      	mov	r7, r1
 800235a:	2200      	movs	r2, #0
 800235c:	4b16      	ldr	r3, [pc, #88]	; (80023b8 <apply_shading+0x178>)
 800235e:	f7fe fc03 	bl	8000b68 <__aeabi_dcmpgt>
 8002362:	b108      	cbz	r0, 8002368 <apply_shading+0x128>
 8002364:	2600      	movs	r6, #0
 8002366:	4f14      	ldr	r7, [pc, #80]	; (80023b8 <apply_shading+0x178>)
 8002368:	4632      	mov	r2, r6
 800236a:	463b      	mov	r3, r7
 800236c:	4640      	mov	r0, r8
 800236e:	4649      	mov	r1, r9
 8002370:	f7fe f96a 	bl	8000648 <__aeabi_dmul>
 8002374:	f7fe fc40 	bl	8000bf8 <__aeabi_d2uiz>
 8002378:	fa5f f880 	uxtb.w	r8, r0
			g = (uint8_t) (g * illumination);
 800237c:	ee07 5a90 	vmov	s15, r5
 8002380:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002384:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8002388:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800238c:	edcd 7a01 	vstr	s15, [sp, #4]
 8002390:	f89d 3004 	ldrb.w	r3, [sp, #4]
			b = (uint8_t) (b * illumination);
 8002394:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 8002398:	ee28 8a28 	vmul.f32	s16, s16, s17
 800239c:	eefc 7ac8 	vcvt.u32.f32	s15, s16
 80023a0:	edcd 7a01 	vstr	s15, [sp, #4]
 80023a4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80023a8:	e788      	b.n	80022bc <apply_shading+0x7c>
	}

	return colors;
}
 80023aa:	4650      	mov	r0, sl
 80023ac:	b003      	add	sp, #12
 80023ae:	ecbd 8b02 	vpop	{d8}
 80023b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80023b6:	bf00      	nop
 80023b8:	3ff00000 	.word	0x3ff00000
 80023bc:	20000008 	.word	0x20000008
 80023c0:	20000954 	.word	0x20000954
 80023c4:	3ff80000 	.word	0x3ff80000
 80023c8:	cccccccd 	.word	0xcccccccd
 80023cc:	3ff4cccc 	.word	0x3ff4cccc

080023d0 <create_block>:

/* Creates block with given coordinates and width */
block* create_block(uint16_t x, uint16_t y, uint16_t colors[4], uint8_t type, float illumination) {
 80023d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023d4:	ed2d 8b02 	vpush	{d8}
 80023d8:	b082      	sub	sp, #8
 80023da:	4680      	mov	r8, r0
 80023dc:	460f      	mov	r7, r1
 80023de:	4615      	mov	r5, r2
 80023e0:	461e      	mov	r6, r3
 80023e2:	eeb0 8a40 	vmov.f32	s16, s0
	block *block = (struct _block*) malloc(sizeof(struct _block));
 80023e6:	200e      	movs	r0, #14
 80023e8:	f00b ffba 	bl	800e360 <malloc>
 80023ec:	4604      	mov	r4, r0
	block->pos.x = x;
 80023ee:	f8a0 8000 	strh.w	r8, [r0]
	block->pos.y = y;
 80023f2:	8047      	strh	r7, [r0, #2]
	block->type = type;
 80023f4:	7306      	strb	r6, [r0, #12]

	uint16_t copy[4];
	for (uint8_t i = 0; i < 4; i++) {
 80023f6:	2300      	movs	r3, #0
 80023f8:	e008      	b.n	800240c <create_block+0x3c>
		copy[i] = colors[i];
 80023fa:	f835 0013 	ldrh.w	r0, [r5, r3, lsl #1]
 80023fe:	aa02      	add	r2, sp, #8
 8002400:	eb02 0143 	add.w	r1, r2, r3, lsl #1
 8002404:	f821 0c08 	strh.w	r0, [r1, #-8]
	for (uint8_t i = 0; i < 4; i++) {
 8002408:	3301      	adds	r3, #1
 800240a:	b2db      	uxtb	r3, r3
 800240c:	2b03      	cmp	r3, #3
 800240e:	d9f4      	bls.n	80023fa <create_block+0x2a>
	}

	// Get appropriate colors
//	if (illumination != 1.0) {
//	}
		uint16_t *new_colors = apply_shading(copy, illumination);
 8002410:	eeb0 0a48 	vmov.f32	s0, s16
 8002414:	4668      	mov	r0, sp
 8002416:	f7ff ff13 	bl	8002240 <apply_shading>
		for (uint8_t i = 0; i < 4; i++) {
 800241a:	2300      	movs	r3, #0
 800241c:	e006      	b.n	800242c <create_block+0x5c>
			block->colors[i] = new_colors[i];
 800241e:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
 8002422:	eb04 0243 	add.w	r2, r4, r3, lsl #1
 8002426:	8091      	strh	r1, [r2, #4]
		for (uint8_t i = 0; i < 4; i++) {
 8002428:	3301      	adds	r3, #1
 800242a:	b2db      	uxtb	r3, r3
 800242c:	2b03      	cmp	r3, #3
 800242e:	d9f6      	bls.n	800241e <create_block+0x4e>
		}


	return block;
}
 8002430:	4620      	mov	r0, r4
 8002432:	b002      	add	sp, #8
 8002434:	ecbd 8b02 	vpop	{d8}
 8002438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800243c <create_destroyable>:

// Create wrapper for block - destroyables
destroyable* create_destroyable(uint16_t x, uint16_t y, uint16_t colors[4], uint8_t type, float illumination) {
 800243c:	b510      	push	{r4, lr}
	block *block = create_block(x, y, colors, type, illumination);
 800243e:	f7ff ffc7 	bl	80023d0 <create_block>
 8002442:	4604      	mov	r4, r0

	destroyable *destroyable = (struct _destroyable*) malloc(
 8002444:	2004      	movs	r0, #4
 8002446:	f00b ff8b 	bl	800e360 <malloc>
			sizeof(struct _destroyable));
	destroyable->block = block;
 800244a:	6004      	str	r4, [r0, #0]
	return destroyable;
}
 800244c:	bd10      	pop	{r4, pc}

0800244e <create_bg_material>:

bg_material* create_bg_material(uint16_t x, uint16_t y, uint16_t colors[4], uint8_t type, float illumination) {
 800244e:	b510      	push	{r4, lr}
	block *block = create_block(x, y, colors, type, illumination);
 8002450:	f7ff ffbe 	bl	80023d0 <create_block>
 8002454:	4604      	mov	r4, r0

	bg_material *bg_material = (struct _bg_material*) malloc(
 8002456:	2004      	movs	r0, #4
 8002458:	f00b ff82 	bl	800e360 <malloc>
			sizeof(struct _bg_material));
	bg_material->block = block;
 800245c:	6004      	str	r4, [r0, #0]
	return bg_material;
}
 800245e:	bd10      	pop	{r4, pc}

08002460 <draw_block>:

/* Draws a block with its colors, attempt to draw chunks as big as possible */
void draw_block(block *block) {
 8002460:	b530      	push	{r4, r5, lr}
 8002462:	b083      	sub	sp, #12
 8002464:	4604      	mov	r4, r0
//	_HW_FillFrame_(block->pos.x - 4, block->pos.y - 4, block->pos.x, block->pos.y, block->colors[0]);
	if (block->colors[0] == block->colors[1] && block->colors[1] == block->colors[2] && block->colors[2] == block->colors[3]) {
 8002466:	8885      	ldrh	r5, [r0, #4]
 8002468:	88c3      	ldrh	r3, [r0, #6]
 800246a:	429d      	cmp	r5, r3
 800246c:	d029      	beq.n	80024c2 <draw_block+0x62>
		_HW_FillFrame_(block->pos.x - 4, block->pos.y - 4, block->pos.x, block->pos.y, block->colors[0]);
	} else if (block->colors[0] == block->colors[1]) {	// Top part
 800246e:	429d      	cmp	r5, r3
 8002470:	d035      	beq.n	80024de <draw_block+0x7e>
			_HW_FillFrame_(block->pos.x - 4, block->pos.y - 2, block->pos.x - 2,
					block->pos.y, block->colors[2]);
			_HW_FillFrame_(block->pos.x - 2, block->pos.y - 2, block->pos.x,
					block->pos.y, block->colors[3]);
		}
	} else if (block->colors[0] == block->colors[2]) {	// Left part
 8002472:	8923      	ldrh	r3, [r4, #8]
 8002474:	429d      	cmp	r5, r3
 8002476:	d057      	beq.n	8002528 <draw_block+0xc8>
		_HW_FillFrame_(block->pos.x - 2, block->pos.y - 4, block->pos.x,
				block->pos.y - 2, block->colors[1]);
		_HW_FillFrame_(block->pos.x - 2, block->pos.y - 2, block->pos.x,
				block->pos.y, block->colors[3]);
	} else {
		_HW_FillFrame_(block->pos.x - 4, block->pos.y - 4, block->pos.x - 2,
 8002478:	8820      	ldrh	r0, [r4, #0]
 800247a:	8861      	ldrh	r1, [r4, #2]
 800247c:	9500      	str	r5, [sp, #0]
 800247e:	1e8b      	subs	r3, r1, #2
 8002480:	1e82      	subs	r2, r0, #2
 8002482:	3904      	subs	r1, #4
 8002484:	3804      	subs	r0, #4
 8002486:	f009 fc17 	bl	800bcb8 <_HW_FillFrame_>
				block->pos.y - 2, block->colors[0]);
		_HW_FillFrame_(block->pos.x - 2, block->pos.y - 4, block->pos.x,
 800248a:	8822      	ldrh	r2, [r4, #0]
 800248c:	8861      	ldrh	r1, [r4, #2]
				block->pos.y - 2, block->colors[1]);
 800248e:	88e3      	ldrh	r3, [r4, #6]
		_HW_FillFrame_(block->pos.x - 2, block->pos.y - 4, block->pos.x,
 8002490:	9300      	str	r3, [sp, #0]
 8002492:	1e8b      	subs	r3, r1, #2
 8002494:	3904      	subs	r1, #4
 8002496:	1e90      	subs	r0, r2, #2
 8002498:	f009 fc0e 	bl	800bcb8 <_HW_FillFrame_>
		_HW_FillFrame_(block->pos.x - 4, block->pos.y - 2, block->pos.x - 2,
 800249c:	8820      	ldrh	r0, [r4, #0]
 800249e:	8863      	ldrh	r3, [r4, #2]
				block->pos.y, block->colors[2]);
 80024a0:	8922      	ldrh	r2, [r4, #8]
		_HW_FillFrame_(block->pos.x - 4, block->pos.y - 2, block->pos.x - 2,
 80024a2:	9200      	str	r2, [sp, #0]
 80024a4:	1e82      	subs	r2, r0, #2
 80024a6:	1e99      	subs	r1, r3, #2
 80024a8:	3804      	subs	r0, #4
 80024aa:	f009 fc05 	bl	800bcb8 <_HW_FillFrame_>
		_HW_FillFrame_(block->pos.x - 2, block->pos.y - 2, block->pos.x,
 80024ae:	8822      	ldrh	r2, [r4, #0]
 80024b0:	8863      	ldrh	r3, [r4, #2]
				block->pos.y, block->colors[3]);
 80024b2:	8961      	ldrh	r1, [r4, #10]
		_HW_FillFrame_(block->pos.x - 2, block->pos.y - 2, block->pos.x,
 80024b4:	9100      	str	r1, [sp, #0]
 80024b6:	1e99      	subs	r1, r3, #2
 80024b8:	1e90      	subs	r0, r2, #2
 80024ba:	f009 fbfd 	bl	800bcb8 <_HW_FillFrame_>
	}

}
 80024be:	b003      	add	sp, #12
 80024c0:	bd30      	pop	{r4, r5, pc}
	if (block->colors[0] == block->colors[1] && block->colors[1] == block->colors[2] && block->colors[2] == block->colors[3]) {
 80024c2:	8902      	ldrh	r2, [r0, #8]
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d1d2      	bne.n	800246e <draw_block+0xe>
 80024c8:	8941      	ldrh	r1, [r0, #10]
 80024ca:	428a      	cmp	r2, r1
 80024cc:	d1cf      	bne.n	800246e <draw_block+0xe>
		_HW_FillFrame_(block->pos.x - 4, block->pos.y - 4, block->pos.x, block->pos.y, block->colors[0]);
 80024ce:	8802      	ldrh	r2, [r0, #0]
 80024d0:	8843      	ldrh	r3, [r0, #2]
 80024d2:	9500      	str	r5, [sp, #0]
 80024d4:	1f19      	subs	r1, r3, #4
 80024d6:	1f10      	subs	r0, r2, #4
 80024d8:	f009 fbee 	bl	800bcb8 <_HW_FillFrame_>
	if (block->colors[0] == block->colors[1] && block->colors[1] == block->colors[2] && block->colors[2] == block->colors[3]) {
 80024dc:	e7ef      	b.n	80024be <draw_block+0x5e>
		_HW_FillFrame_(block->pos.x - 4, block->pos.y - 4, block->pos.x,
 80024de:	8822      	ldrh	r2, [r4, #0]
 80024e0:	8861      	ldrh	r1, [r4, #2]
 80024e2:	9500      	str	r5, [sp, #0]
 80024e4:	1e8b      	subs	r3, r1, #2
 80024e6:	3904      	subs	r1, #4
 80024e8:	1f10      	subs	r0, r2, #4
 80024ea:	f009 fbe5 	bl	800bcb8 <_HW_FillFrame_>
		if (block->colors[2] == block->colors[3]) {		// Bottom part
 80024ee:	8925      	ldrh	r5, [r4, #8]
 80024f0:	8963      	ldrh	r3, [r4, #10]
 80024f2:	429d      	cmp	r5, r3
 80024f4:	d010      	beq.n	8002518 <draw_block+0xb8>
			_HW_FillFrame_(block->pos.x - 4, block->pos.y - 2, block->pos.x - 2,
 80024f6:	8820      	ldrh	r0, [r4, #0]
 80024f8:	8863      	ldrh	r3, [r4, #2]
 80024fa:	9500      	str	r5, [sp, #0]
 80024fc:	1e82      	subs	r2, r0, #2
 80024fe:	1e99      	subs	r1, r3, #2
 8002500:	3804      	subs	r0, #4
 8002502:	f009 fbd9 	bl	800bcb8 <_HW_FillFrame_>
			_HW_FillFrame_(block->pos.x - 2, block->pos.y - 2, block->pos.x,
 8002506:	8822      	ldrh	r2, [r4, #0]
 8002508:	8863      	ldrh	r3, [r4, #2]
					block->pos.y, block->colors[3]);
 800250a:	8961      	ldrh	r1, [r4, #10]
			_HW_FillFrame_(block->pos.x - 2, block->pos.y - 2, block->pos.x,
 800250c:	9100      	str	r1, [sp, #0]
 800250e:	1e99      	subs	r1, r3, #2
 8002510:	1e90      	subs	r0, r2, #2
 8002512:	f009 fbd1 	bl	800bcb8 <_HW_FillFrame_>
 8002516:	e7d2      	b.n	80024be <draw_block+0x5e>
			_HW_FillFrame_(block->pos.x - 4, block->pos.y - 2, block->pos.x,
 8002518:	8822      	ldrh	r2, [r4, #0]
 800251a:	8863      	ldrh	r3, [r4, #2]
 800251c:	9500      	str	r5, [sp, #0]
 800251e:	1e99      	subs	r1, r3, #2
 8002520:	1f10      	subs	r0, r2, #4
 8002522:	f009 fbc9 	bl	800bcb8 <_HW_FillFrame_>
 8002526:	e7ca      	b.n	80024be <draw_block+0x5e>
		_HW_FillFrame_(block->pos.x - 4, block->pos.y - 4, block->pos.x - 2,
 8002528:	8820      	ldrh	r0, [r4, #0]
 800252a:	8863      	ldrh	r3, [r4, #2]
 800252c:	9500      	str	r5, [sp, #0]
 800252e:	1e82      	subs	r2, r0, #2
 8002530:	1f19      	subs	r1, r3, #4
 8002532:	3804      	subs	r0, #4
 8002534:	f009 fbc0 	bl	800bcb8 <_HW_FillFrame_>
		if (block->colors[1] == block->colors[3]) {		// Right part
 8002538:	88e3      	ldrh	r3, [r4, #6]
 800253a:	8962      	ldrh	r2, [r4, #10]
 800253c:	4293      	cmp	r3, r2
 800253e:	d011      	beq.n	8002564 <draw_block+0x104>
		_HW_FillFrame_(block->pos.x - 2, block->pos.y - 4, block->pos.x,
 8002540:	8822      	ldrh	r2, [r4, #0]
 8002542:	8861      	ldrh	r1, [r4, #2]
				block->pos.y - 2, block->colors[1]);
 8002544:	88e3      	ldrh	r3, [r4, #6]
		_HW_FillFrame_(block->pos.x - 2, block->pos.y - 4, block->pos.x,
 8002546:	9300      	str	r3, [sp, #0]
 8002548:	1e8b      	subs	r3, r1, #2
 800254a:	3904      	subs	r1, #4
 800254c:	1e90      	subs	r0, r2, #2
 800254e:	f009 fbb3 	bl	800bcb8 <_HW_FillFrame_>
		_HW_FillFrame_(block->pos.x - 2, block->pos.y - 2, block->pos.x,
 8002552:	8822      	ldrh	r2, [r4, #0]
 8002554:	8863      	ldrh	r3, [r4, #2]
				block->pos.y, block->colors[3]);
 8002556:	8961      	ldrh	r1, [r4, #10]
		_HW_FillFrame_(block->pos.x - 2, block->pos.y - 2, block->pos.x,
 8002558:	9100      	str	r1, [sp, #0]
 800255a:	1e99      	subs	r1, r3, #2
 800255c:	1e90      	subs	r0, r2, #2
 800255e:	f009 fbab 	bl	800bcb8 <_HW_FillFrame_>
 8002562:	e7ac      	b.n	80024be <draw_block+0x5e>
			_HW_FillFrame_(block->pos.x - 2, block->pos.y - 4, block->pos.x,
 8002564:	8822      	ldrh	r2, [r4, #0]
 8002566:	8861      	ldrh	r1, [r4, #2]
 8002568:	9300      	str	r3, [sp, #0]
 800256a:	1e8b      	subs	r3, r1, #2
 800256c:	3904      	subs	r1, #4
 800256e:	1e90      	subs	r0, r2, #2
 8002570:	f009 fba2 	bl	800bcb8 <_HW_FillFrame_>
 8002574:	e7e4      	b.n	8002540 <draw_block+0xe0>

08002576 <free_block>:
	free_block(mat->block);
	free(mat);
}

/* Frees the memory of a block pointer */
void free_block(block *block) {
 8002576:	b508      	push	{r3, lr}
	free(block);
 8002578:	f00b fefa 	bl	800e370 <free>
}
 800257c:	bd08      	pop	{r3, pc}

0800257e <free_destroyable>:
void free_destroyable(destroyable *destroyable) {
 800257e:	b510      	push	{r4, lr}
 8002580:	4604      	mov	r4, r0
	free_block(destroyable->block);
 8002582:	6800      	ldr	r0, [r0, #0]
 8002584:	f7ff fff7 	bl	8002576 <free_block>
	free(destroyable);
 8002588:	4620      	mov	r0, r4
 800258a:	f00b fef1 	bl	800e370 <free>
}
 800258e:	bd10      	pop	{r4, pc}

08002590 <free_bg_material>:
void free_bg_material(bg_material *mat) {
 8002590:	b510      	push	{r4, lr}
 8002592:	4604      	mov	r4, r0
	free_block(mat->block);
 8002594:	6800      	ldr	r0, [r0, #0]
 8002596:	f7ff ffee 	bl	8002576 <free_block>
	free(mat);
 800259a:	4620      	mov	r0, r4
 800259c:	f00b fee8 	bl	800e370 <free>
}
 80025a0:	bd10      	pop	{r4, pc}
	...

080025a4 <render_block>:
void render_block(block_t material, pixel_c pixel_pos_x, pixel_c pixel_pos_y, float illumination, block_c ground_height, block_c current_height) {
 80025a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025a8:	ed2d 8b02 	vpush	{d8}
 80025ac:	4604      	mov	r4, r0
 80025ae:	4688      	mov	r8, r1
 80025b0:	4617      	mov	r7, r2
 80025b2:	eeb0 8a40 	vmov.f32	s16, s0
 80025b6:	461d      	mov	r5, r3
	bool night = is_night();
 80025b8:	f000 fc60 	bl	8002e7c <is_night>
 80025bc:	4606      	mov	r6, r0
	float random = (float) rand() / RAND_MAX;
 80025be:	f00c fe6f 	bl	800f2a0 <rand>
 80025c2:	ee07 0a90 	vmov	s15, r0
 80025c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025ca:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8002740 <render_block+0x19c>
 80025ce:	ee67 7a87 	vmul.f32	s15, s15, s14
	if (material == (block_t) _dirt) {
 80025d2:	2c01      	cmp	r4, #1
 80025d4:	d02a      	beq.n	800262c <render_block+0x88>
	} else if (material == (block_t) _grass) {
 80025d6:	2c02      	cmp	r4, #2
 80025d8:	d03b      	beq.n	8002652 <render_block+0xae>
	} else if (material == (block_t) _lava) {
 80025da:	2c08      	cmp	r4, #8
 80025dc:	d049      	beq.n	8002672 <render_block+0xce>
	} else if (material == (block_t) _wood) {
 80025de:	2c03      	cmp	r4, #3
 80025e0:	d057      	beq.n	8002692 <render_block+0xee>
	} else if (material == (block_t) _rock) {
 80025e2:	2c07      	cmp	r4, #7
 80025e4:	d065      	beq.n	80026b2 <render_block+0x10e>
	} else if (material == (block_t) _dirt_bg) {
 80025e6:	2c0c      	cmp	r4, #12
 80025e8:	d073      	beq.n	80026d2 <render_block+0x12e>
	} else if (material == (block_t) _sky) {
 80025ea:	2c04      	cmp	r4, #4
 80025ec:	f000 8081 	beq.w	80026f2 <render_block+0x14e>
		if (current_height < ground_height) {
 80025f0:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 80025f4:	42ab      	cmp	r3, r5
 80025f6:	f080 8093 	bcs.w	8002720 <render_block+0x17c>
			if (random < probability_star && night) {
 80025fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002602:	f100 8086 	bmi.w	8002712 <render_block+0x16e>
			} else if (night) {
 8002606:	2e00      	cmp	r6, #0
 8002608:	f040 8088 	bne.w	800271c <render_block+0x178>
			uint16_t *color = C_SKY;
 800260c:	4a4d      	ldr	r2, [pc, #308]	; (8002744 <render_block+0x1a0>)
			bg_material *sky = create_bg_material(pixel_pos_x, pixel_pos_y, color, _sky, illumination);
 800260e:	eeb0 0a48 	vmov.f32	s0, s16
 8002612:	2304      	movs	r3, #4
 8002614:	4639      	mov	r1, r7
 8002616:	4640      	mov	r0, r8
 8002618:	f7ff ff19 	bl	800244e <create_bg_material>
 800261c:	4604      	mov	r4, r0
			draw_block(sky->block);
 800261e:	6800      	ldr	r0, [r0, #0]
 8002620:	f7ff ff1e 	bl	8002460 <draw_block>
			free_bg_material(sky);
 8002624:	4620      	mov	r0, r4
 8002626:	f7ff ffb3 	bl	8002590 <free_bg_material>
 800262a:	e00e      	b.n	800264a <render_block+0xa6>
		destroyable *dirt = create_destroyable(pixel_pos_x, pixel_pos_y, C_DIRT, _dirt, illumination);
 800262c:	eeb0 0a48 	vmov.f32	s0, s16
 8002630:	2301      	movs	r3, #1
 8002632:	4a45      	ldr	r2, [pc, #276]	; (8002748 <render_block+0x1a4>)
 8002634:	4639      	mov	r1, r7
 8002636:	4640      	mov	r0, r8
 8002638:	f7ff ff00 	bl	800243c <create_destroyable>
 800263c:	4604      	mov	r4, r0
		draw_block(dirt->block);
 800263e:	6800      	ldr	r0, [r0, #0]
 8002640:	f7ff ff0e 	bl	8002460 <draw_block>
		free_destroyable(dirt);
 8002644:	4620      	mov	r0, r4
 8002646:	f7ff ff9a 	bl	800257e <free_destroyable>
}
 800264a:	ecbd 8b02 	vpop	{d8}
 800264e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		destroyable *grass = create_destroyable(pixel_pos_x, pixel_pos_y, C_GRASS, _grass, illumination);
 8002652:	eeb0 0a48 	vmov.f32	s0, s16
 8002656:	2302      	movs	r3, #2
 8002658:	4a3c      	ldr	r2, [pc, #240]	; (800274c <render_block+0x1a8>)
 800265a:	4639      	mov	r1, r7
 800265c:	4640      	mov	r0, r8
 800265e:	f7ff feed 	bl	800243c <create_destroyable>
 8002662:	4604      	mov	r4, r0
		draw_block(grass->block);
 8002664:	6800      	ldr	r0, [r0, #0]
 8002666:	f7ff fefb 	bl	8002460 <draw_block>
		free_destroyable(grass);
 800266a:	4620      	mov	r0, r4
 800266c:	f7ff ff87 	bl	800257e <free_destroyable>
 8002670:	e7eb      	b.n	800264a <render_block+0xa6>
		destroyable *lava = create_destroyable(pixel_pos_x, pixel_pos_y, C_LAVA, _lava, illumination);
 8002672:	eeb0 0a48 	vmov.f32	s0, s16
 8002676:	2308      	movs	r3, #8
 8002678:	4a35      	ldr	r2, [pc, #212]	; (8002750 <render_block+0x1ac>)
 800267a:	4639      	mov	r1, r7
 800267c:	4640      	mov	r0, r8
 800267e:	f7ff fedd 	bl	800243c <create_destroyable>
 8002682:	4604      	mov	r4, r0
		draw_block(lava->block);
 8002684:	6800      	ldr	r0, [r0, #0]
 8002686:	f7ff feeb 	bl	8002460 <draw_block>
		free_destroyable(lava);
 800268a:	4620      	mov	r0, r4
 800268c:	f7ff ff77 	bl	800257e <free_destroyable>
 8002690:	e7db      	b.n	800264a <render_block+0xa6>
		destroyable *wood = create_destroyable(pixel_pos_x, pixel_pos_y, C_WOOD, _wood, illumination);
 8002692:	eeb0 0a48 	vmov.f32	s0, s16
 8002696:	2303      	movs	r3, #3
 8002698:	4a2e      	ldr	r2, [pc, #184]	; (8002754 <render_block+0x1b0>)
 800269a:	4639      	mov	r1, r7
 800269c:	4640      	mov	r0, r8
 800269e:	f7ff fecd 	bl	800243c <create_destroyable>
 80026a2:	4604      	mov	r4, r0
		draw_block(wood->block);
 80026a4:	6800      	ldr	r0, [r0, #0]
 80026a6:	f7ff fedb 	bl	8002460 <draw_block>
		free_destroyable(wood);
 80026aa:	4620      	mov	r0, r4
 80026ac:	f7ff ff67 	bl	800257e <free_destroyable>
 80026b0:	e7cb      	b.n	800264a <render_block+0xa6>
		destroyable *rock = create_destroyable(pixel_pos_x, pixel_pos_y, C_ROCK, _rock, illumination);
 80026b2:	eeb0 0a48 	vmov.f32	s0, s16
 80026b6:	2307      	movs	r3, #7
 80026b8:	4a27      	ldr	r2, [pc, #156]	; (8002758 <render_block+0x1b4>)
 80026ba:	4639      	mov	r1, r7
 80026bc:	4640      	mov	r0, r8
 80026be:	f7ff febd 	bl	800243c <create_destroyable>
 80026c2:	4604      	mov	r4, r0
		draw_block(rock->block);
 80026c4:	6800      	ldr	r0, [r0, #0]
 80026c6:	f7ff fecb 	bl	8002460 <draw_block>
		free_destroyable(rock);
 80026ca:	4620      	mov	r0, r4
 80026cc:	f7ff ff57 	bl	800257e <free_destroyable>
 80026d0:	e7bb      	b.n	800264a <render_block+0xa6>
		bg_material *dirt = create_bg_material(pixel_pos_x, pixel_pos_y, C_BG_DIRT, _dirt_bg, illumination);
 80026d2:	eeb0 0a48 	vmov.f32	s0, s16
 80026d6:	230c      	movs	r3, #12
 80026d8:	4a20      	ldr	r2, [pc, #128]	; (800275c <render_block+0x1b8>)
 80026da:	4639      	mov	r1, r7
 80026dc:	4640      	mov	r0, r8
 80026de:	f7ff feb6 	bl	800244e <create_bg_material>
 80026e2:	4604      	mov	r4, r0
		draw_block(dirt->block);
 80026e4:	6800      	ldr	r0, [r0, #0]
 80026e6:	f7ff febb 	bl	8002460 <draw_block>
		free_bg_material(dirt);
 80026ea:	4620      	mov	r0, r4
 80026ec:	f7ff ff50 	bl	8002590 <free_bg_material>
 80026f0:	e7ab      	b.n	800264a <render_block+0xa6>
		bg_material *sky = create_bg_material(pixel_pos_x, pixel_pos_y, C_SKY, _sky, illumination);
 80026f2:	eeb0 0a48 	vmov.f32	s0, s16
 80026f6:	2304      	movs	r3, #4
 80026f8:	4a12      	ldr	r2, [pc, #72]	; (8002744 <render_block+0x1a0>)
 80026fa:	4639      	mov	r1, r7
 80026fc:	4640      	mov	r0, r8
 80026fe:	f7ff fea6 	bl	800244e <create_bg_material>
 8002702:	4604      	mov	r4, r0
		draw_block(sky->block);
 8002704:	6800      	ldr	r0, [r0, #0]
 8002706:	f7ff feab 	bl	8002460 <draw_block>
		free_bg_material(sky);
 800270a:	4620      	mov	r0, r4
 800270c:	f7ff ff40 	bl	8002590 <free_bg_material>
 8002710:	e79b      	b.n	800264a <render_block+0xa6>
			if (random < probability_star && night) {
 8002712:	2e00      	cmp	r6, #0
 8002714:	f43f af77 	beq.w	8002606 <render_block+0x62>
				color = C_STAR;
 8002718:	4a11      	ldr	r2, [pc, #68]	; (8002760 <render_block+0x1bc>)
 800271a:	e778      	b.n	800260e <render_block+0x6a>
				color = C_NIGHT_SKY;
 800271c:	4a11      	ldr	r2, [pc, #68]	; (8002764 <render_block+0x1c0>)
 800271e:	e776      	b.n	800260e <render_block+0x6a>
			bg_material *dirt = create_bg_material(pixel_pos_x, pixel_pos_y, C_BG_DIRT, _dirt_bg, illumination);
 8002720:	eeb0 0a48 	vmov.f32	s0, s16
 8002724:	230c      	movs	r3, #12
 8002726:	4a0d      	ldr	r2, [pc, #52]	; (800275c <render_block+0x1b8>)
 8002728:	4639      	mov	r1, r7
 800272a:	4640      	mov	r0, r8
 800272c:	f7ff fe8f 	bl	800244e <create_bg_material>
 8002730:	4604      	mov	r4, r0
			draw_block(dirt->block);
 8002732:	6800      	ldr	r0, [r0, #0]
 8002734:	f7ff fe94 	bl	8002460 <draw_block>
			free_bg_material(dirt);
 8002738:	4620      	mov	r0, r4
 800273a:	f7ff ff29 	bl	8002590 <free_bg_material>
}
 800273e:	e784      	b.n	800264a <render_block+0xa6>
 8002740:	30000000 	.word	0x30000000
 8002744:	20000030 	.word	0x20000030
 8002748:	20000008 	.word	0x20000008
 800274c:	20000010 	.word	0x20000010
 8002750:	20000018 	.word	0x20000018
 8002754:	20000040 	.word	0x20000040
 8002758:	20000028 	.word	0x20000028
 800275c:	20000954 	.word	0x20000954
 8002760:	20000038 	.word	0x20000038
 8002764:	20000020 	.word	0x20000020

08002768 <draw_scene>:
void draw_scene(bool init) {
 8002768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800276c:	b08d      	sub	sp, #52	; 0x34
 800276e:	4604      	mov	r4, r0
 8002770:	900b      	str	r0, [sp, #44]	; 0x2c
	get_scene();
 8002772:	f000 f94d 	bl	8002a10 <get_scene>
	get_scene_mask();	// 1 - do not overwrite, 0 do overwrite
 8002776:	f000 f9ef 	bl	8002b58 <get_scene_mask>
	srand(time(NULL));
 800277a:	2000      	movs	r0, #0
 800277c:	f00d fcb0 	bl	80100e0 <time>
 8002780:	f00c fd60 	bl	800f244 <srand>
	int8_t move_horizontal = old_camera_x - camera_x_block; // + -> left, - -> right
 8002784:	4b56      	ldr	r3, [pc, #344]	; (80028e0 <draw_scene+0x178>)
 8002786:	881a      	ldrh	r2, [r3, #0]
 8002788:	4b56      	ldr	r3, [pc, #344]	; (80028e4 <draw_scene+0x17c>)
 800278a:	8818      	ldrh	r0, [r3, #0]
	int8_t move_vertical = old_camera_y - camera_y_block; // + -> up, - -> down
 800278c:	4b56      	ldr	r3, [pc, #344]	; (80028e8 <draw_scene+0x180>)
 800278e:	881b      	ldrh	r3, [r3, #0]
 8002790:	4956      	ldr	r1, [pc, #344]	; (80028ec <draw_scene+0x184>)
 8002792:	8809      	ldrh	r1, [r1, #0]
	if (!init && move_horizontal == 0 && move_vertical == 0) {
 8002794:	b934      	cbnz	r4, 80027a4 <draw_scene+0x3c>
 8002796:	b2d7      	uxtb	r7, r2
 8002798:	b2c6      	uxtb	r6, r0
 800279a:	b2dd      	uxtb	r5, r3
 800279c:	fa5f fc81 	uxtb.w	ip, r1
 80027a0:	42b7      	cmp	r7, r6
 80027a2:	d012      	beq.n	80027ca <draw_scene+0x62>
	block_c world_block_x0 = camera_x_block - SCENE_BLOCKS_X / 2;
 80027a4:	3828      	subs	r0, #40	; 0x28
 80027a6:	b280      	uxth	r0, r0
 80027a8:	9005      	str	r0, [sp, #20]
	block_c world_block_y0 = camera_y_block - SCENE_BLOCKS_Y / 2;
 80027aa:	391e      	subs	r1, #30
 80027ac:	b289      	uxth	r1, r1
 80027ae:	9106      	str	r1, [sp, #24]
	block_c old_world_block_x0 = old_camera_x - SCENE_BLOCKS_X / 2;
 80027b0:	3a28      	subs	r2, #40	; 0x28
 80027b2:	b292      	uxth	r2, r2
 80027b4:	9207      	str	r2, [sp, #28]
	block_c old_world_block_y0 = old_camera_y - SCENE_BLOCKS_Y / 2;
 80027b6:	3b1e      	subs	r3, #30
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	9308      	str	r3, [sp, #32]
	for (cell_c i = 0; i < SCENE_CELLS_X; i++) {
 80027bc:	f04f 0a00 	mov.w	sl, #0
	pixel_c pos_x2 = 8;
 80027c0:	2308      	movs	r3, #8
 80027c2:	930a      	str	r3, [sp, #40]	; 0x28
	pixel_c pos_x1 = 4;
 80027c4:	2304      	movs	r3, #4
 80027c6:	9309      	str	r3, [sp, #36]	; 0x24
	for (cell_c i = 0; i < SCENE_CELLS_X; i++) {
 80027c8:	e081      	b.n	80028ce <draw_scene+0x166>
	if (!init && move_horizontal == 0 && move_vertical == 0) {
 80027ca:	4565      	cmp	r5, ip
 80027cc:	d1ea      	bne.n	80027a4 <draw_scene+0x3c>
}
 80027ce:	b00d      	add	sp, #52	; 0x34
 80027d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					} else if (lower(old_world_cell) == lower(current_scene_cell)) {
 80027d4:	4638      	mov	r0, r7
 80027d6:	f002 fb05 	bl	8004de4 <lower>
 80027da:	4607      	mov	r7, r0
 80027dc:	4658      	mov	r0, fp
 80027de:	f002 fb01 	bl	8004de4 <lower>
 80027e2:	4287      	cmp	r7, r0
 80027e4:	d050      	beq.n	8002888 <draw_scene+0x120>
			bool skip_left = false, skip_right = false;
 80027e6:	4647      	mov	r7, r8
 80027e8:	46c1      	mov	r9, r8
 80027ea:	e001      	b.n	80027f0 <draw_scene+0x88>
 80027ec:	2700      	movs	r7, #0
 80027ee:	46b9      	mov	r9, r7
			block_t left_block = upper(current_scene_cell);
 80027f0:	4658      	mov	r0, fp
 80027f2:	f002 faf5 	bl	8004de0 <upper>
 80027f6:	9003      	str	r0, [sp, #12]
			block_t right_block = lower(current_scene_cell);
 80027f8:	4658      	mov	r0, fp
 80027fa:	f002 faf3 	bl	8004de4 <lower>
 80027fe:	9004      	str	r0, [sp, #16]
			block_c ground_height = LVL1_HMAP[world_cell_x];
 8002800:	4b3b      	ldr	r3, [pc, #236]	; (80028f0 <draw_scene+0x188>)
 8002802:	f833 b016 	ldrh.w	fp, [r3, r6, lsl #1]
			pixel_c pos_y = block_to_pixel(j);
 8002806:	4620      	mov	r0, r4
 8002808:	f002 faf1 	bl	8004dee <block_to_pixel>
 800280c:	4606      	mov	r6, r0
			if (!skip_left) {
 800280e:	f1b9 0f00 	cmp.w	r9, #0
 8002812:	d03c      	beq.n	800288e <draw_scene+0x126>
			if (!skip_right) {
 8002814:	2f00      	cmp	r7, #0
 8002816:	d044      	beq.n	80028a2 <draw_scene+0x13a>
		for (cell_c j = 0; j < SCENE_CELLS_Y; j++) {
 8002818:	3401      	adds	r4, #1
 800281a:	b2a4      	uxth	r4, r4
 800281c:	2c3b      	cmp	r4, #59	; 0x3b
 800281e:	d84a      	bhi.n	80028b6 <draw_scene+0x14e>
			cell_c world_cell_x = block_to_cell_x(world_block_x0) + i;
 8002820:	9805      	ldr	r0, [sp, #20]
 8002822:	f002 fae9 	bl	8004df8 <block_to_cell_x>
 8002826:	eb00 060a 	add.w	r6, r0, sl
 800282a:	b2b6      	uxth	r6, r6
			cell_c world_cell_y = block_to_cell_y(world_block_y0) + j;
 800282c:	9806      	ldr	r0, [sp, #24]
 800282e:	f002 fae5 	bl	8004dfc <block_to_cell_y>
 8002832:	1905      	adds	r5, r0, r4
 8002834:	b2ad      	uxth	r5, r5
			cell_c old_world_cell_x = block_to_cell_x(old_world_block_x0) + i;
 8002836:	9807      	ldr	r0, [sp, #28]
 8002838:	f002 fade 	bl	8004df8 <block_to_cell_x>
 800283c:	eb00 070a 	add.w	r7, r0, sl
 8002840:	b2bf      	uxth	r7, r7
			cell_c old_world_cell_y = block_to_cell_y(old_world_block_y0) + j;
 8002842:	9808      	ldr	r0, [sp, #32]
 8002844:	f002 fada 	bl	8004dfc <block_to_cell_y>
 8002848:	4420      	add	r0, r4
 800284a:	b280      	uxth	r0, r0
			cell_t current_scene_cell = SCENE[scene_cell_y][scene_cell_x];
 800284c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8002850:	4a28      	ldr	r2, [pc, #160]	; (80028f4 <draw_scene+0x18c>)
 8002852:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002856:	f813 b00a 	ldrb.w	fp, [r3, sl]
			cell_t old_world_cell = WORLD[old_world_cell_y][old_world_cell_x];
 800285a:	4b27      	ldr	r3, [pc, #156]	; (80028f8 <draw_scene+0x190>)
 800285c:	22c8      	movs	r2, #200	; 0xc8
 800285e:	fb02 3000 	mla	r0, r2, r0, r3
 8002862:	5dc7      	ldrb	r7, [r0, r7]
			if (!init) {
 8002864:	f1b8 0f00 	cmp.w	r8, #0
 8002868:	d1c0      	bne.n	80027ec <draw_scene+0x84>
				if (old_world_cell == current_scene_cell) {
 800286a:	45bb      	cmp	fp, r7
 800286c:	d0d4      	beq.n	8002818 <draw_scene+0xb0>
					if (upper(old_world_cell) == upper(current_scene_cell)) {
 800286e:	4638      	mov	r0, r7
 8002870:	f002 fab6 	bl	8004de0 <upper>
 8002874:	4681      	mov	r9, r0
 8002876:	4658      	mov	r0, fp
 8002878:	f002 fab2 	bl	8004de0 <upper>
 800287c:	4581      	cmp	r9, r0
 800287e:	d1a9      	bne.n	80027d4 <draw_scene+0x6c>
			bool skip_left = false, skip_right = false;
 8002880:	4647      	mov	r7, r8
						skip_left = true;
 8002882:	f04f 0901 	mov.w	r9, #1
 8002886:	e7b3      	b.n	80027f0 <draw_scene+0x88>
			bool skip_left = false, skip_right = false;
 8002888:	46c1      	mov	r9, r8
						skip_right = true;
 800288a:	2701      	movs	r7, #1
 800288c:	e7b0      	b.n	80027f0 <draw_scene+0x88>
				render_block(left_block, pos_x1, pos_y, illumination, ground_height, current_height);
 800288e:	9500      	str	r5, [sp, #0]
 8002890:	465b      	mov	r3, fp
 8002892:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002896:	4602      	mov	r2, r0
 8002898:	9909      	ldr	r1, [sp, #36]	; 0x24
 800289a:	9803      	ldr	r0, [sp, #12]
 800289c:	f7ff fe82 	bl	80025a4 <render_block>
 80028a0:	e7b8      	b.n	8002814 <draw_scene+0xac>
				render_block(right_block, pos_x2, pos_y, illumination, ground_height, current_height);
 80028a2:	9500      	str	r5, [sp, #0]
 80028a4:	465b      	mov	r3, fp
 80028a6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80028aa:	4632      	mov	r2, r6
 80028ac:	990a      	ldr	r1, [sp, #40]	; 0x28
 80028ae:	9804      	ldr	r0, [sp, #16]
 80028b0:	f7ff fe78 	bl	80025a4 <render_block>
 80028b4:	e7b0      	b.n	8002818 <draw_scene+0xb0>
		pos_x1 += 8;
 80028b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80028b8:	3308      	adds	r3, #8
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	9309      	str	r3, [sp, #36]	; 0x24
		pos_x2 += 8;
 80028be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80028c0:	3308      	adds	r3, #8
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	930a      	str	r3, [sp, #40]	; 0x28
	for (cell_c i = 0; i < SCENE_CELLS_X; i++) {
 80028c6:	f10a 0301 	add.w	r3, sl, #1
 80028ca:	fa1f fa83 	uxth.w	sl, r3
 80028ce:	f1ba 0f27 	cmp.w	sl, #39	; 0x27
 80028d2:	f63f af7c 	bhi.w	80027ce <draw_scene+0x66>
		for (cell_c j = 0; j < SCENE_CELLS_Y; j++) {
 80028d6:	2400      	movs	r4, #0
 80028d8:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80028dc:	e79e      	b.n	800281c <draw_scene+0xb4>
 80028de:	bf00      	nop
 80028e0:	200110ae 	.word	0x200110ae
 80028e4:	200110a8 	.word	0x200110a8
 80028e8:	200110b0 	.word	0x200110b0
 80028ec:	200110aa 	.word	0x200110aa
 80028f0:	20003f14 	.word	0x20003f14
 80028f4:	20004234 	.word	0x20004234
 80028f8:	20005528 	.word	0x20005528

080028fc <MX_QUADSPI1_Init>:

QSPI_HandleTypeDef hqspi1;

/* QUADSPI1 init function */
void MX_QUADSPI1_Init(void)
{
 80028fc:	b508      	push	{r3, lr}
  /* USER CODE END QUADSPI1_Init 0 */

  /* USER CODE BEGIN QUADSPI1_Init 1 */

  /* USER CODE END QUADSPI1_Init 1 */
  hqspi1.Instance = QUADSPI;
 80028fe:	480a      	ldr	r0, [pc, #40]	; (8002928 <MX_QUADSPI1_Init+0x2c>)
 8002900:	4b0a      	ldr	r3, [pc, #40]	; (800292c <MX_QUADSPI1_Init+0x30>)
 8002902:	6003      	str	r3, [r0, #0]
  hqspi1.Init.ClockPrescaler = 255;
 8002904:	23ff      	movs	r3, #255	; 0xff
 8002906:	6043      	str	r3, [r0, #4]
  hqspi1.Init.FifoThreshold = 1;
 8002908:	2201      	movs	r2, #1
 800290a:	6082      	str	r2, [r0, #8]
  hqspi1.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800290c:	2300      	movs	r3, #0
 800290e:	60c3      	str	r3, [r0, #12]
  hqspi1.Init.FlashSize = 1;
 8002910:	6102      	str	r2, [r0, #16]
  hqspi1.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8002912:	6143      	str	r3, [r0, #20]
  hqspi1.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8002914:	6183      	str	r3, [r0, #24]
  hqspi1.Init.FlashID = QSPI_FLASH_ID_1;
 8002916:	61c3      	str	r3, [r0, #28]
  hqspi1.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8002918:	6203      	str	r3, [r0, #32]
  if (HAL_QSPI_Init(&hqspi1) != HAL_OK)
 800291a:	f005 fe53 	bl	80085c4 <HAL_QSPI_Init>
 800291e:	b900      	cbnz	r0, 8002922 <MX_QUADSPI1_Init+0x26>
  }
  /* USER CODE BEGIN QUADSPI1_Init 2 */

  /* USER CODE END QUADSPI1_Init 2 */

}
 8002920:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002922:	f7ff fb29 	bl	8001f78 <Error_Handler>
}
 8002926:	e7fb      	b.n	8002920 <MX_QUADSPI1_Init+0x24>
 8002928:	2000095c 	.word	0x2000095c
 800292c:	a0001000 	.word	0xa0001000

08002930 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8002930:	b570      	push	{r4, r5, r6, lr}
 8002932:	b09e      	sub	sp, #120	; 0x78
 8002934:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002936:	2100      	movs	r1, #0
 8002938:	9119      	str	r1, [sp, #100]	; 0x64
 800293a:	911a      	str	r1, [sp, #104]	; 0x68
 800293c:	911b      	str	r1, [sp, #108]	; 0x6c
 800293e:	911c      	str	r1, [sp, #112]	; 0x70
 8002940:	911d      	str	r1, [sp, #116]	; 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002942:	2254      	movs	r2, #84	; 0x54
 8002944:	a804      	add	r0, sp, #16
 8002946:	f00b fd1b 	bl	800e380 <memset>
  if(qspiHandle->Instance==QUADSPI)
 800294a:	6822      	ldr	r2, [r4, #0]
 800294c:	4b2c      	ldr	r3, [pc, #176]	; (8002a00 <HAL_QSPI_MspInit+0xd0>)
 800294e:	429a      	cmp	r2, r3
 8002950:	d001      	beq.n	8002956 <HAL_QSPI_MspInit+0x26>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8002952:	b01e      	add	sp, #120	; 0x78
 8002954:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8002956:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800295a:	9304      	str	r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800295c:	a804      	add	r0, sp, #16
 800295e:	f006 fa93 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 8002962:	2800      	cmp	r0, #0
 8002964:	d148      	bne.n	80029f8 <HAL_QSPI_MspInit+0xc8>
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002966:	4b27      	ldr	r3, [pc, #156]	; (8002a04 <HAL_QSPI_MspInit+0xd4>)
 8002968:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800296a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800296e:	651a      	str	r2, [r3, #80]	; 0x50
 8002970:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002972:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8002976:	9200      	str	r2, [sp, #0]
 8002978:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800297a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800297c:	f042 0201 	orr.w	r2, r2, #1
 8002980:	64da      	str	r2, [r3, #76]	; 0x4c
 8002982:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002984:	f002 0201 	and.w	r2, r2, #1
 8002988:	9201      	str	r2, [sp, #4]
 800298a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800298c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800298e:	f042 0202 	orr.w	r2, r2, #2
 8002992:	64da      	str	r2, [r3, #76]	; 0x4c
 8002994:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002996:	f002 0202 	and.w	r2, r2, #2
 800299a:	9202      	str	r2, [sp, #8]
 800299c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800299e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029a0:	f042 0220 	orr.w	r2, r2, #32
 80029a4:	64da      	str	r2, [r3, #76]	; 0x4c
 80029a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a8:	f003 0320 	and.w	r3, r3, #32
 80029ac:	9303      	str	r3, [sp, #12]
 80029ae:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = QSPI_IO2_Pin;
 80029b0:	2380      	movs	r3, #128	; 0x80
 80029b2:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b4:	2602      	movs	r6, #2
 80029b6:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b8:	2400      	movs	r4, #0
 80029ba:	941b      	str	r4, [sp, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029bc:	941c      	str	r4, [sp, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80029be:	250a      	movs	r5, #10
 80029c0:	951d      	str	r5, [sp, #116]	; 0x74
    HAL_GPIO_Init(QSPI_IO2_GPIO_Port, &GPIO_InitStruct);
 80029c2:	a919      	add	r1, sp, #100	; 0x64
 80029c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029c8:	f004 f84c 	bl	8006a64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = QSPI_IO1_Pin|QSPI_IO0_Pin|QSPI_CLK_Pin|QSPI_NCS_Pin;
 80029cc:	f640 4303 	movw	r3, #3075	; 0xc03
 80029d0:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d2:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d4:	941b      	str	r4, [sp, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d6:	941c      	str	r4, [sp, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80029d8:	951d      	str	r5, [sp, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029da:	a919      	add	r1, sp, #100	; 0x64
 80029dc:	480a      	ldr	r0, [pc, #40]	; (8002a08 <HAL_QSPI_MspInit+0xd8>)
 80029de:	f004 f841 	bl	8006a64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = QSPI_IO3_Pin;
 80029e2:	2340      	movs	r3, #64	; 0x40
 80029e4:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e6:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e8:	941b      	str	r4, [sp, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ea:	941c      	str	r4, [sp, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80029ec:	951d      	str	r5, [sp, #116]	; 0x74
    HAL_GPIO_Init(QSPI_IO3_GPIO_Port, &GPIO_InitStruct);
 80029ee:	a919      	add	r1, sp, #100	; 0x64
 80029f0:	4806      	ldr	r0, [pc, #24]	; (8002a0c <HAL_QSPI_MspInit+0xdc>)
 80029f2:	f004 f837 	bl	8006a64 <HAL_GPIO_Init>
}
 80029f6:	e7ac      	b.n	8002952 <HAL_QSPI_MspInit+0x22>
      Error_Handler();
 80029f8:	f7ff fabe 	bl	8001f78 <Error_Handler>
 80029fc:	e7b3      	b.n	8002966 <HAL_QSPI_MspInit+0x36>
 80029fe:	bf00      	nop
 8002a00:	a0001000 	.word	0xa0001000
 8002a04:	40021000 	.word	0x40021000
 8002a08:	48000400 	.word	0x48000400
 8002a0c:	48001400 	.word	0x48001400

08002a10 <get_scene>:
	update_camera_center((uint16_t) floor(WORLD_WIDTH_BLOCKS/3), zero_height - SKY_GROUND_OFFSET);	// zero level height should be at 1/3 of the screen

}

// DO NOT UNDER ANY CIRCUMSTANCE TOUCH BELOW CODE!
void get_scene() {
 8002a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// width / 4 because each cell represents 2 blocks
	block_c block_offset_width = (SCENE_WIDTH_BLOCKS / 2);
	block_c block_offset_height = (SCENE_HEIGHT_BLOCKS / 2);

	cell_c offset_w = block_to_cell_x(block_offset_width);
 8002a14:	2028      	movs	r0, #40	; 0x28
 8002a16:	f002 f9ef 	bl	8004df8 <block_to_cell_x>
 8002a1a:	4605      	mov	r5, r0
	cell_c offset_h = block_to_cell_y(block_offset_height);
 8002a1c:	201e      	movs	r0, #30
 8002a1e:	f002 f9ed 	bl	8004dfc <block_to_cell_y>
 8002a22:	4607      	mov	r7, r0

	// Check if within bounds
	cell_c left = MAX(0, (int16_t) block_to_cell_x(camera_x_block) - offset_w);
 8002a24:	4b37      	ldr	r3, [pc, #220]	; (8002b04 <get_scene+0xf4>)
 8002a26:	8818      	ldrh	r0, [r3, #0]
 8002a28:	f002 f9e6 	bl	8004df8 <block_to_cell_x>
 8002a2c:	b203      	sxth	r3, r0
 8002a2e:	1b5b      	subs	r3, r3, r5
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	da30      	bge.n	8002a96 <get_scene+0x86>
 8002a34:	2600      	movs	r6, #0
	cell_c top = MAX(0, (int16_t) block_to_cell_y(camera_y_block) - offset_h);
 8002a36:	4b34      	ldr	r3, [pc, #208]	; (8002b08 <get_scene+0xf8>)
 8002a38:	8818      	ldrh	r0, [r3, #0]
 8002a3a:	f002 f9df 	bl	8004dfc <block_to_cell_y>
 8002a3e:	b203      	sxth	r3, r0
 8002a40:	1bdb      	subs	r3, r3, r7
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	da2e      	bge.n	8002aa4 <get_scene+0x94>
 8002a46:	2400      	movs	r4, #0
	cell_c right = MIN(block_to_cell_x(camera_x_block) + offset_w, block_to_cell_x(WORLD_WIDTH_BLOCKS));
 8002a48:	4b2e      	ldr	r3, [pc, #184]	; (8002b04 <get_scene+0xf4>)
 8002a4a:	8818      	ldrh	r0, [r3, #0]
 8002a4c:	f002 f9d4 	bl	8004df8 <block_to_cell_x>
 8002a50:	eb05 0800 	add.w	r8, r5, r0
 8002a54:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002a58:	f002 f9ce 	bl	8004df8 <block_to_cell_x>
 8002a5c:	4580      	cmp	r8, r0
 8002a5e:	da28      	bge.n	8002ab2 <get_scene+0xa2>
 8002a60:	4b28      	ldr	r3, [pc, #160]	; (8002b04 <get_scene+0xf4>)
 8002a62:	8818      	ldrh	r0, [r3, #0]
 8002a64:	f002 f9c8 	bl	8004df8 <block_to_cell_x>
 8002a68:	4405      	add	r5, r0
 8002a6a:	b2ad      	uxth	r5, r5
	cell_c bottom = MIN(block_to_cell_y(camera_y_block) + offset_h, block_to_cell_y(WORLD_HEIGHT_BLOCKS));
 8002a6c:	4b26      	ldr	r3, [pc, #152]	; (8002b08 <get_scene+0xf8>)
 8002a6e:	8818      	ldrh	r0, [r3, #0]
 8002a70:	f002 f9c4 	bl	8004dfc <block_to_cell_y>
 8002a74:	eb07 0800 	add.w	r8, r7, r0
 8002a78:	20f0      	movs	r0, #240	; 0xf0
 8002a7a:	f002 f9bf 	bl	8004dfc <block_to_cell_y>
 8002a7e:	4580      	cmp	r8, r0
 8002a80:	da1d      	bge.n	8002abe <get_scene+0xae>
 8002a82:	4b21      	ldr	r3, [pc, #132]	; (8002b08 <get_scene+0xf8>)
 8002a84:	8818      	ldrh	r0, [r3, #0]
 8002a86:	f002 f9b9 	bl	8004dfc <block_to_cell_y>
 8002a8a:	4407      	add	r7, r0
 8002a8c:	fa1f fe87 	uxth.w	lr, r7


	cell_c x = 0;
	cell_c y = 0;
 8002a90:	f04f 0c00 	mov.w	ip, #0
	for (cell_c j = top; j <= bottom; j++) {
 8002a94:	e02f      	b.n	8002af6 <get_scene+0xe6>
	cell_c left = MAX(0, (int16_t) block_to_cell_x(camera_x_block) - offset_w);
 8002a96:	4b1b      	ldr	r3, [pc, #108]	; (8002b04 <get_scene+0xf4>)
 8002a98:	8818      	ldrh	r0, [r3, #0]
 8002a9a:	f002 f9ad 	bl	8004df8 <block_to_cell_x>
 8002a9e:	1b46      	subs	r6, r0, r5
 8002aa0:	b2b6      	uxth	r6, r6
 8002aa2:	e7c8      	b.n	8002a36 <get_scene+0x26>
	cell_c top = MAX(0, (int16_t) block_to_cell_y(camera_y_block) - offset_h);
 8002aa4:	4b18      	ldr	r3, [pc, #96]	; (8002b08 <get_scene+0xf8>)
 8002aa6:	8818      	ldrh	r0, [r3, #0]
 8002aa8:	f002 f9a8 	bl	8004dfc <block_to_cell_y>
 8002aac:	1bc4      	subs	r4, r0, r7
 8002aae:	b2a4      	uxth	r4, r4
 8002ab0:	e7ca      	b.n	8002a48 <get_scene+0x38>
	cell_c right = MIN(block_to_cell_x(camera_x_block) + offset_w, block_to_cell_x(WORLD_WIDTH_BLOCKS));
 8002ab2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002ab6:	f002 f99f 	bl	8004df8 <block_to_cell_x>
 8002aba:	4605      	mov	r5, r0
 8002abc:	e7d6      	b.n	8002a6c <get_scene+0x5c>
	cell_c bottom = MIN(block_to_cell_y(camera_y_block) + offset_h, block_to_cell_y(WORLD_HEIGHT_BLOCKS));
 8002abe:	20f0      	movs	r0, #240	; 0xf0
 8002ac0:	f002 f99c 	bl	8004dfc <block_to_cell_y>
 8002ac4:	4686      	mov	lr, r0
 8002ac6:	e7e3      	b.n	8002a90 <get_scene+0x80>
		for (cell_c i = left; i <= right; i++) {
			SCENE[y][x] = WORLD[j][i];
 8002ac8:	4910      	ldr	r1, [pc, #64]	; (8002b0c <get_scene+0xfc>)
 8002aca:	20c8      	movs	r0, #200	; 0xc8
 8002acc:	fb00 1104 	mla	r1, r0, r4, r1
 8002ad0:	5ccf      	ldrb	r7, [r1, r3]
 8002ad2:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8002ad6:	480e      	ldr	r0, [pc, #56]	; (8002b10 <get_scene+0x100>)
 8002ad8:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8002adc:	548f      	strb	r7, [r1, r2]
			x++;
 8002ade:	3201      	adds	r2, #1
 8002ae0:	b292      	uxth	r2, r2
		for (cell_c i = left; i <= right; i++) {
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	42ab      	cmp	r3, r5
 8002ae8:	d9ee      	bls.n	8002ac8 <get_scene+0xb8>
		}
		x = 0;
		y++;
 8002aea:	f10c 0c01 	add.w	ip, ip, #1
 8002aee:	fa1f fc8c 	uxth.w	ip, ip
	for (cell_c j = top; j <= bottom; j++) {
 8002af2:	3401      	adds	r4, #1
 8002af4:	b2a4      	uxth	r4, r4
 8002af6:	4574      	cmp	r4, lr
 8002af8:	d802      	bhi.n	8002b00 <get_scene+0xf0>
		for (cell_c i = left; i <= right; i++) {
 8002afa:	4633      	mov	r3, r6
 8002afc:	2200      	movs	r2, #0
 8002afe:	e7f2      	b.n	8002ae6 <get_scene+0xd6>
	}
}
 8002b00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b04:	200110a8 	.word	0x200110a8
 8002b08:	200110aa 	.word	0x200110aa
 8002b0c:	20005528 	.word	0x20005528
 8002b10:	20004234 	.word	0x20004234

08002b14 <mark_tree>:
	}

	new_frame = 1;
}

void mark_tree(uint16_t y, uint16_t x, uint8_t left_right, uint16_t height, uint16_t width) {
 8002b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b16:	460e      	mov	r6, r1
 8002b18:	4619      	mov	r1, r3
 8002b1a:	f8bd 7014 	ldrh.w	r7, [sp, #20]
//	x += left_right;
	for (uint16_t j = x; j < x + width; j++) {
 8002b1e:	4635      	mov	r5, r6
 8002b20:	e010      	b.n	8002b44 <mark_tree+0x30>
		for (uint16_t i = y; i < y + height; i++) {
			SCENE_MASK[i][j] = 1 << 4 | 1;
 8002b22:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 8002b26:	4b0b      	ldr	r3, [pc, #44]	; (8002b54 <mark_tree+0x40>)
 8002b28:	eb03 0ccc 	add.w	ip, r3, ip, lsl #3
 8002b2c:	f04f 0e11 	mov.w	lr, #17
 8002b30:	f80c e004 	strb.w	lr, [ip, r4]
		for (uint16_t i = y; i < y + height; i++) {
 8002b34:	3201      	adds	r2, #1
 8002b36:	b292      	uxth	r2, r2
 8002b38:	eb00 0c01 	add.w	ip, r0, r1
 8002b3c:	4562      	cmp	r2, ip
 8002b3e:	dbf0      	blt.n	8002b22 <mark_tree+0xe>
	for (uint16_t j = x; j < x + width; j++) {
 8002b40:	3501      	adds	r5, #1
 8002b42:	b2ad      	uxth	r5, r5
 8002b44:	462c      	mov	r4, r5
 8002b46:	19f3      	adds	r3, r6, r7
 8002b48:	429d      	cmp	r5, r3
 8002b4a:	da01      	bge.n	8002b50 <mark_tree+0x3c>
		for (uint16_t i = y; i < y + height; i++) {
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	e7f3      	b.n	8002b38 <mark_tree+0x24>
		}
	}
}
 8002b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b52:	bf00      	nop
 8002b54:	20004b94 	.word	0x20004b94

08002b58 <get_scene_mask>:
void get_scene_mask() {
 8002b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b5c:	b087      	sub	sp, #28
	cell_c offset_w = block_to_cell_x(block_offset_width);
 8002b5e:	2028      	movs	r0, #40	; 0x28
 8002b60:	f002 f94a 	bl	8004df8 <block_to_cell_x>
 8002b64:	4605      	mov	r5, r0
	cell_c offset_h = block_to_cell_y(block_offset_height);
 8002b66:	201e      	movs	r0, #30
 8002b68:	f002 f948 	bl	8004dfc <block_to_cell_y>
 8002b6c:	4604      	mov	r4, r0
	cell_c left = MAX(0, (int16_t) block_to_cell_x(camera_x_block) - offset_w);
 8002b6e:	4b64      	ldr	r3, [pc, #400]	; (8002d00 <get_scene_mask+0x1a8>)
 8002b70:	8818      	ldrh	r0, [r3, #0]
 8002b72:	f002 f941 	bl	8004df8 <block_to_cell_x>
 8002b76:	b203      	sxth	r3, r0
 8002b78:	1b5b      	subs	r3, r3, r5
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	da35      	bge.n	8002bea <get_scene_mask+0x92>
 8002b7e:	2300      	movs	r3, #0
 8002b80:	9304      	str	r3, [sp, #16]
	cell_c top = MAX(0, (int16_t) block_to_cell_y(camera_y_block) - offset_h);
 8002b82:	4b60      	ldr	r3, [pc, #384]	; (8002d04 <get_scene_mask+0x1ac>)
 8002b84:	8818      	ldrh	r0, [r3, #0]
 8002b86:	f002 f939 	bl	8004dfc <block_to_cell_y>
 8002b8a:	b203      	sxth	r3, r0
 8002b8c:	1b1b      	subs	r3, r3, r4
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	da33      	bge.n	8002bfa <get_scene_mask+0xa2>
 8002b92:	f04f 0a00 	mov.w	sl, #0
	cell_c right = MIN(block_to_cell_x(camera_x_block) + offset_w, block_to_cell_x(WORLD_WIDTH_BLOCKS));
 8002b96:	4b5a      	ldr	r3, [pc, #360]	; (8002d00 <get_scene_mask+0x1a8>)
 8002b98:	8818      	ldrh	r0, [r3, #0]
 8002b9a:	f002 f92d 	bl	8004df8 <block_to_cell_x>
 8002b9e:	182e      	adds	r6, r5, r0
 8002ba0:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002ba4:	f002 f928 	bl	8004df8 <block_to_cell_x>
 8002ba8:	4286      	cmp	r6, r0
 8002baa:	da2e      	bge.n	8002c0a <get_scene_mask+0xb2>
 8002bac:	4b54      	ldr	r3, [pc, #336]	; (8002d00 <get_scene_mask+0x1a8>)
 8002bae:	8818      	ldrh	r0, [r3, #0]
 8002bb0:	f002 f922 	bl	8004df8 <block_to_cell_x>
 8002bb4:	4405      	add	r5, r0
 8002bb6:	fa1f f985 	uxth.w	r9, r5
	cell_c bottom = MIN(block_to_cell_y(camera_y_block) + offset_h, block_to_cell_y(WORLD_HEIGHT_BLOCKS));
 8002bba:	4b52      	ldr	r3, [pc, #328]	; (8002d04 <get_scene_mask+0x1ac>)
 8002bbc:	8818      	ldrh	r0, [r3, #0]
 8002bbe:	f002 f91d 	bl	8004dfc <block_to_cell_y>
 8002bc2:	1825      	adds	r5, r4, r0
 8002bc4:	20f0      	movs	r0, #240	; 0xf0
 8002bc6:	f002 f919 	bl	8004dfc <block_to_cell_y>
 8002bca:	4285      	cmp	r5, r0
 8002bcc:	da23      	bge.n	8002c16 <get_scene_mask+0xbe>
 8002bce:	4b4d      	ldr	r3, [pc, #308]	; (8002d04 <get_scene_mask+0x1ac>)
 8002bd0:	8818      	ldrh	r0, [r3, #0]
 8002bd2:	f002 f913 	bl	8004dfc <block_to_cell_y>
 8002bd6:	4404      	add	r4, r0
 8002bd8:	b2a3      	uxth	r3, r4
 8002bda:	9305      	str	r3, [sp, #20]
	new_frame = 0;
 8002bdc:	2200      	movs	r2, #0
 8002bde:	4b4a      	ldr	r3, [pc, #296]	; (8002d08 <get_scene_mask+0x1b0>)
 8002be0:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = top; i < bottom; i++) {
 8002be2:	4655      	mov	r5, sl
	uint16_t y = 0;
 8002be4:	4614      	mov	r4, r2
 8002be6:	9e05      	ldr	r6, [sp, #20]
	for (uint16_t i = top; i < bottom; i++) {
 8002be8:	e02b      	b.n	8002c42 <get_scene_mask+0xea>
	cell_c left = MAX(0, (int16_t) block_to_cell_x(camera_x_block) - offset_w);
 8002bea:	4b45      	ldr	r3, [pc, #276]	; (8002d00 <get_scene_mask+0x1a8>)
 8002bec:	8818      	ldrh	r0, [r3, #0]
 8002bee:	f002 f903 	bl	8004df8 <block_to_cell_x>
 8002bf2:	1b43      	subs	r3, r0, r5
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	9304      	str	r3, [sp, #16]
 8002bf8:	e7c3      	b.n	8002b82 <get_scene_mask+0x2a>
	cell_c top = MAX(0, (int16_t) block_to_cell_y(camera_y_block) - offset_h);
 8002bfa:	4b42      	ldr	r3, [pc, #264]	; (8002d04 <get_scene_mask+0x1ac>)
 8002bfc:	8818      	ldrh	r0, [r3, #0]
 8002bfe:	f002 f8fd 	bl	8004dfc <block_to_cell_y>
 8002c02:	1b03      	subs	r3, r0, r4
 8002c04:	fa1f fa83 	uxth.w	sl, r3
 8002c08:	e7c5      	b.n	8002b96 <get_scene_mask+0x3e>
	cell_c right = MIN(block_to_cell_x(camera_x_block) + offset_w, block_to_cell_x(WORLD_WIDTH_BLOCKS));
 8002c0a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002c0e:	f002 f8f3 	bl	8004df8 <block_to_cell_x>
 8002c12:	4681      	mov	r9, r0
 8002c14:	e7d1      	b.n	8002bba <get_scene_mask+0x62>
	cell_c bottom = MIN(block_to_cell_y(camera_y_block) + offset_h, block_to_cell_y(WORLD_HEIGHT_BLOCKS));
 8002c16:	20f0      	movs	r0, #240	; 0xf0
 8002c18:	f002 f8f0 	bl	8004dfc <block_to_cell_y>
 8002c1c:	9005      	str	r0, [sp, #20]
 8002c1e:	e7dd      	b.n	8002bdc <get_scene_mask+0x84>
			SCENE_MASK[y][x] = 0;
 8002c20:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8002c24:	4839      	ldr	r0, [pc, #228]	; (8002d0c <get_scene_mask+0x1b4>)
 8002c26:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8002c2a:	2000      	movs	r0, #0
 8002c2c:	5488      	strb	r0, [r1, r2]
			x++;
 8002c2e:	3201      	adds	r2, #1
 8002c30:	b292      	uxth	r2, r2
		for (uint16_t j = left; j < right; j++) {
 8002c32:	3301      	adds	r3, #1
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	454b      	cmp	r3, r9
 8002c38:	d3f2      	bcc.n	8002c20 <get_scene_mask+0xc8>
		y++;
 8002c3a:	3401      	adds	r4, #1
 8002c3c:	b2a4      	uxth	r4, r4
	for (uint16_t i = top; i < bottom; i++) {
 8002c3e:	3501      	adds	r5, #1
 8002c40:	b2ad      	uxth	r5, r5
 8002c42:	42b5      	cmp	r5, r6
 8002c44:	d201      	bcs.n	8002c4a <get_scene_mask+0xf2>
		for (uint16_t j = left; j < right; j++) {
 8002c46:	9b04      	ldr	r3, [sp, #16]
 8002c48:	e7f5      	b.n	8002c36 <get_scene_mask+0xde>
	x = 0; y = 0;
 8002c4a:	f04f 0800 	mov.w	r8, #0
 8002c4e:	e04a      	b.n	8002ce6 <get_scene_mask+0x18e>
			uint8_t val = WORLD[i][j];
 8002c50:	4b2f      	ldr	r3, [pc, #188]	; (8002d10 <get_scene_mask+0x1b8>)
 8002c52:	22c8      	movs	r2, #200	; 0xc8
 8002c54:	fb02 330a 	mla	r3, r2, sl, r3
 8002c58:	5d1f      	ldrb	r7, [r3, r4]
			uint8_t l_val = (val & 0xF0) >> 4;
 8002c5a:	093b      	lsrs	r3, r7, #4
			uint8_t r_val = val & 0x0F;
 8002c5c:	f007 070f 	and.w	r7, r7, #15
			if (l_val == _tree) {
 8002c60:	2b0e      	cmp	r3, #14
 8002c62:	d023      	beq.n	8002cac <get_scene_mask+0x154>
			uint8_t mask_val_l = 0, mask_val_r = 0;
 8002c64:	f04f 0b00 	mov.w	fp, #0
			if (r_val == _tree) {
 8002c68:	2f0e      	cmp	r7, #14
 8002c6a:	d02a      	beq.n	8002cc2 <get_scene_mask+0x16a>
			uint8_t mask_val_l = 0, mask_val_r = 0;
 8002c6c:	2300      	movs	r3, #0
			SCENE_MASK[y][x] = (mask_val_l << 4) | mask_val_r;
 8002c6e:	ea43 1b0b 	orr.w	fp, r3, fp, lsl #4
 8002c72:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8002c76:	4b25      	ldr	r3, [pc, #148]	; (8002d0c <get_scene_mask+0x1b4>)
 8002c78:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8002c7c:	9b03      	ldr	r3, [sp, #12]
 8002c7e:	f806 b003 	strb.w	fp, [r6, r3]
			x++;
 8002c82:	3501      	adds	r5, #1
 8002c84:	b2ad      	uxth	r5, r5
		for (uint16_t j = left; j < right; j++) {
 8002c86:	3401      	adds	r4, #1
 8002c88:	b2a4      	uxth	r4, r4
 8002c8a:	454c      	cmp	r4, r9
 8002c8c:	d223      	bcs.n	8002cd6 <get_scene_mask+0x17e>
			if (SCENE_MASK[y][x] > 0 && new_frame == 0) continue;
 8002c8e:	4646      	mov	r6, r8
 8002c90:	9503      	str	r5, [sp, #12]
 8002c92:	eb08 0388 	add.w	r3, r8, r8, lsl #2
 8002c96:	4a1d      	ldr	r2, [pc, #116]	; (8002d0c <get_scene_mask+0x1b4>)
 8002c98:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002c9c:	5d5b      	ldrb	r3, [r3, r5]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d0d6      	beq.n	8002c50 <get_scene_mask+0xf8>
 8002ca2:	4b19      	ldr	r3, [pc, #100]	; (8002d08 <get_scene_mask+0x1b0>)
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d1d2      	bne.n	8002c50 <get_scene_mask+0xf8>
 8002caa:	e7ec      	b.n	8002c86 <get_scene_mask+0x12e>
				mark_tree(y, x, 0, TREE_HEIGHT/BLOCK_WIDTH, TREE_WIDTH/BLOCK_WIDTH);
 8002cac:	2308      	movs	r3, #8
 8002cae:	9300      	str	r3, [sp, #0]
 8002cb0:	2310      	movs	r3, #16
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	4629      	mov	r1, r5
 8002cb6:	4640      	mov	r0, r8
 8002cb8:	f7ff ff2c 	bl	8002b14 <mark_tree>
				mask_val_l = 1;
 8002cbc:	f04f 0b01 	mov.w	fp, #1
 8002cc0:	e7d2      	b.n	8002c68 <get_scene_mask+0x110>
				mark_tree(y, x, 1, TREE_HEIGHT/BLOCK_WIDTH, TREE_WIDTH/BLOCK_WIDTH);
 8002cc2:	2308      	movs	r3, #8
 8002cc4:	9300      	str	r3, [sp, #0]
 8002cc6:	2310      	movs	r3, #16
 8002cc8:	2201      	movs	r2, #1
 8002cca:	4629      	mov	r1, r5
 8002ccc:	4640      	mov	r0, r8
 8002cce:	f7ff ff21 	bl	8002b14 <mark_tree>
				mask_val_r = 1;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e7cb      	b.n	8002c6e <get_scene_mask+0x116>
		y++;
 8002cd6:	f108 0801 	add.w	r8, r8, #1
 8002cda:	fa1f f888 	uxth.w	r8, r8
	for (uint16_t i = top; i < bottom; i++) {
 8002cde:	f10a 0a01 	add.w	sl, sl, #1
 8002ce2:	fa1f fa8a 	uxth.w	sl, sl
 8002ce6:	9b05      	ldr	r3, [sp, #20]
 8002ce8:	459a      	cmp	sl, r3
 8002cea:	d202      	bcs.n	8002cf2 <get_scene_mask+0x19a>
		for (uint16_t j = left; j < right; j++) {
 8002cec:	9c04      	ldr	r4, [sp, #16]
 8002cee:	2500      	movs	r5, #0
 8002cf0:	e7cb      	b.n	8002c8a <get_scene_mask+0x132>
	new_frame = 1;
 8002cf2:	4b05      	ldr	r3, [pc, #20]	; (8002d08 <get_scene_mask+0x1b0>)
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	701a      	strb	r2, [r3, #0]
}
 8002cf8:	b007      	add	sp, #28
 8002cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cfe:	bf00      	nop
 8002d00:	200110a8 	.word	0x200110a8
 8002d04:	200110aa 	.word	0x200110aa
 8002d08:	200110ac 	.word	0x200110ac
 8002d0c:	20004b94 	.word	0x20004b94
 8002d10:	20005528 	.word	0x20005528

08002d14 <update_camera_center>:

// x,y in blocks
void update_camera_center(uint16_t x, uint16_t y) {
	// Check if we are at least half a screen from a border
	if (x >= WORLD_WIDTH_BLOCKS - (SCENE_WIDTH_BLOCKS / 2 + 1)) {
 8002d14:	f5b0 7fb3 	cmp.w	r0, #358	; 0x166
 8002d18:	d803      	bhi.n	8002d22 <update_camera_center+0xe>
		x = WORLD_WIDTH_BLOCKS - SCENE_WIDTH_BLOCKS / 2 + 1;
	} else if (x < SCENE_WIDTH_BLOCKS / 2) {
 8002d1a:	2827      	cmp	r0, #39	; 0x27
 8002d1c:	d803      	bhi.n	8002d26 <update_camera_center+0x12>
		x = SCENE_WIDTH_BLOCKS / 2 + 1;
 8002d1e:	2029      	movs	r0, #41	; 0x29
 8002d20:	e001      	b.n	8002d26 <update_camera_center+0x12>
		x = WORLD_WIDTH_BLOCKS - SCENE_WIDTH_BLOCKS / 2 + 1;
 8002d22:	f240 1069 	movw	r0, #361	; 0x169
	}

	if (y >= WORLD_HEIGHT_BLOCKS - (SCENE_HEIGHT_BLOCKS / 2 + 1)) {
 8002d26:	29d0      	cmp	r1, #208	; 0xd0
 8002d28:	d803      	bhi.n	8002d32 <update_camera_center+0x1e>
		y = WORLD_HEIGHT_BLOCKS - (SCENE_HEIGHT_BLOCKS / 2 + 1);
	} else if (y < (SCENE_HEIGHT_BLOCKS / 2 + 1)) {
 8002d2a:	291e      	cmp	r1, #30
 8002d2c:	d802      	bhi.n	8002d34 <update_camera_center+0x20>
		y = (SCENE_HEIGHT_BLOCKS / 2 + 1);
 8002d2e:	211f      	movs	r1, #31
 8002d30:	e000      	b.n	8002d34 <update_camera_center+0x20>
		y = WORLD_HEIGHT_BLOCKS - (SCENE_HEIGHT_BLOCKS / 2 + 1);
 8002d32:	21d1      	movs	r1, #209	; 0xd1
	}

	camera_x_block = x;
 8002d34:	4b02      	ldr	r3, [pc, #8]	; (8002d40 <update_camera_center+0x2c>)
 8002d36:	8018      	strh	r0, [r3, #0]
	camera_y_block = y;
 8002d38:	4b02      	ldr	r3, [pc, #8]	; (8002d44 <update_camera_center+0x30>)
 8002d3a:	8019      	strh	r1, [r3, #0]
}
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	200110a8 	.word	0x200110a8
 8002d44:	200110aa 	.word	0x200110aa

08002d48 <place_trees>:


}


void place_trees() {
 8002d48:	b570      	push	{r4, r5, r6, lr}
	// TODO - mark every covered pixel as taken

	srand(time(NULL));
 8002d4a:	2000      	movs	r0, #0
 8002d4c:	f00d f9c8 	bl	80100e0 <time>
 8002d50:	f00c fa78 	bl	800f244 <srand>
	float tree_density = 0.2;
	for (int i = 0; i < tree_mask_width; i++) {
 8002d54:	2300      	movs	r3, #0
 8002d56:	e003      	b.n	8002d60 <place_trees+0x18>
		TREE_MASK[i] = 0;
 8002d58:	4a1e      	ldr	r2, [pc, #120]	; (8002dd4 <place_trees+0x8c>)
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < tree_mask_width; i++) {
 8002d5e:	3301      	adds	r3, #1
 8002d60:	2b31      	cmp	r3, #49	; 0x31
 8002d62:	ddf9      	ble.n	8002d58 <place_trees+0x10>
	}

	for (block_c i = 0; i < WORLD_WIDTH_BLOCKS; i++) {
 8002d64:	2400      	movs	r4, #0
 8002d66:	e001      	b.n	8002d6c <place_trees+0x24>
 8002d68:	3401      	adds	r4, #1
 8002d6a:	b2a4      	uxth	r4, r4
 8002d6c:	f5b4 7fc8 	cmp.w	r4, #400	; 0x190
 8002d70:	d22e      	bcs.n	8002dd0 <place_trees+0x88>
		block_c coord = i / (TREE_WIDTH / BLOCK_WIDTH);
 8002d72:	08e6      	lsrs	r6, r4, #3
		if (TREE_MASK[coord] == 1) continue;
 8002d74:	4b17      	ldr	r3, [pc, #92]	; (8002dd4 <place_trees+0x8c>)
 8002d76:	5d9b      	ldrb	r3, [r3, r6]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d0f5      	beq.n	8002d68 <place_trees+0x20>

		block_c y = LVL1_HMAP[i] - TREE_HEIGHT / BLOCK_WIDTH;
 8002d7c:	4b16      	ldr	r3, [pc, #88]	; (8002dd8 <place_trees+0x90>)
 8002d7e:	f833 5014 	ldrh.w	r5, [r3, r4, lsl #1]
 8002d82:	3d10      	subs	r5, #16
 8002d84:	b2ad      	uxth	r5, r5


		if (rand() % 100 < tree_density) {
 8002d86:	f00c fa8b 	bl	800f2a0 <rand>
 8002d8a:	4a14      	ldr	r2, [pc, #80]	; (8002ddc <place_trees+0x94>)
 8002d8c:	fb82 3200 	smull	r3, r2, r2, r0
 8002d90:	17c3      	asrs	r3, r0, #31
 8002d92:	ebc3 1362 	rsb	r3, r3, r2, asr #5
 8002d96:	2264      	movs	r2, #100	; 0x64
 8002d98:	fb02 0313 	mls	r3, r2, r3, r0
 8002d9c:	ee07 3a90 	vmov	s15, r3
 8002da0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002da4:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002de0 <place_trees+0x98>
 8002da8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002db0:	d5da      	bpl.n	8002d68 <place_trees+0x20>

			// Trees only on odd numbered blocks (bottom 4 bits)
			WORLD[y][i/2] = (WORLD[y][i/2] & 0xF0) | _tree;
 8002db2:	0862      	lsrs	r2, r4, #1
 8002db4:	4b0b      	ldr	r3, [pc, #44]	; (8002de4 <place_trees+0x9c>)
 8002db6:	21c8      	movs	r1, #200	; 0xc8
 8002db8:	fb01 3505 	mla	r5, r1, r5, r3
 8002dbc:	56ab      	ldrsb	r3, [r5, r2]
 8002dbe:	f023 030f 	bic.w	r3, r3, #15
 8002dc2:	f043 030e 	orr.w	r3, r3, #14
 8002dc6:	54ab      	strb	r3, [r5, r2]

			TREE_MASK[coord] = 1;
 8002dc8:	4b02      	ldr	r3, [pc, #8]	; (8002dd4 <place_trees+0x8c>)
 8002dca:	2201      	movs	r2, #1
 8002dcc:	559a      	strb	r2, [r3, r6]
 8002dce:	e7cb      	b.n	8002d68 <place_trees+0x20>
		}
	}
}
 8002dd0:	bd70      	pop	{r4, r5, r6, pc}
 8002dd2:	bf00      	nop
 8002dd4:	200054f4 	.word	0x200054f4
 8002dd8:	20003f14 	.word	0x20003f14
 8002ddc:	51eb851f 	.word	0x51eb851f
 8002de0:	3e4ccccd 	.word	0x3e4ccccd
 8002de4:	20005528 	.word	0x20005528

08002de8 <init_light_map>:


void init_light_map() {
 8002de8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

	// Coefficient between world and light width, !HEIGHT IS THE SAME!
	uint8_t light_to_world_coefficient = WORLD_WIDTH_CELLS / LIGHT_MAP_WIDTH;

	for (uint16_t i = 0; i < LIGHT_MAP_WIDTH; i++) {
 8002dec:	f04f 0800 	mov.w	r8, #0
 8002df0:	e039      	b.n	8002e66 <init_light_map+0x7e>

			uint16_t x_coor = i * light_to_world_coefficient;
			uint16_t y_coor = j;

			// Check 4 world cells, equivalent to 8 blocks
			for (uint16_t k = 0; k < light_to_world_coefficient; k++) {
 8002df2:	3401      	adds	r4, #1
 8002df4:	b2a4      	uxth	r4, r4
 8002df6:	2c03      	cmp	r4, #3
 8002df8:	d821      	bhi.n	8002e3e <init_light_map+0x56>
				uint16_t world_x = x_coor + k;
 8002dfa:	19e3      	adds	r3, r4, r7
 8002dfc:	b29b      	uxth	r3, r3
				uint16_t world_y = y_coor;

				uint8_t cell = WORLD[world_y][world_x];
 8002dfe:	4a1d      	ldr	r2, [pc, #116]	; (8002e74 <init_light_map+0x8c>)
 8002e00:	21c8      	movs	r1, #200	; 0xc8
 8002e02:	fb01 2205 	mla	r2, r1, r5, r2
 8002e06:	5cd0      	ldrb	r0, [r2, r3]

				uint8_t l_cell = (cell & 0xF0) >> 4;
				uint8_t r_cell = cell & 0x0F;
 8002e08:	f000 090f 	and.w	r9, r0, #15

				if (is_light_source(l_cell)) {
 8002e0c:	0900      	lsrs	r0, r0, #4
 8002e0e:	f7ff f9fb 	bl	8002208 <is_light_source>
 8002e12:	b130      	cbz	r0, 8002e22 <init_light_map+0x3a>
					lighting_byte |= 1 << (8 - (2 * k));
 8002e14:	f1c4 0304 	rsb	r3, r4, #4
 8002e18:	005a      	lsls	r2, r3, #1
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	4093      	lsls	r3, r2
 8002e1e:	431e      	orrs	r6, r3
 8002e20:	b2f6      	uxtb	r6, r6
				}

				if (is_light_source(r_cell)) {
 8002e22:	4648      	mov	r0, r9
 8002e24:	f7ff f9f0 	bl	8002208 <is_light_source>
 8002e28:	2800      	cmp	r0, #0
 8002e2a:	d0e2      	beq.n	8002df2 <init_light_map+0xa>
					lighting_byte |= 1 << (8 - (2 * k) - 1);
 8002e2c:	f1c4 0304 	rsb	r3, r4, #4
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	1e5a      	subs	r2, r3, #1
 8002e34:	2301      	movs	r3, #1
 8002e36:	4093      	lsls	r3, r2
 8002e38:	431e      	orrs	r6, r3
 8002e3a:	b2f6      	uxtb	r6, r6
 8002e3c:	e7d9      	b.n	8002df2 <init_light_map+0xa>
				}
			}
		LIGHT_MAP[j][i] = lighting_byte;
 8002e3e:	4b0e      	ldr	r3, [pc, #56]	; (8002e78 <init_light_map+0x90>)
 8002e40:	2232      	movs	r2, #50	; 0x32
 8002e42:	fb02 3305 	mla	r3, r2, r5, r3
 8002e46:	f803 6008 	strb.w	r6, [r3, r8]
		for (uint16_t j = 0; j < LIGHT_MAP_HEIGHT; j++) {
 8002e4a:	3501      	adds	r5, #1
 8002e4c:	b2ad      	uxth	r5, r5
 8002e4e:	2def      	cmp	r5, #239	; 0xef
 8002e50:	d805      	bhi.n	8002e5e <init_light_map+0x76>
			uint16_t x_coor = i * light_to_world_coefficient;
 8002e52:	ea4f 0788 	mov.w	r7, r8, lsl #2
 8002e56:	b2bf      	uxth	r7, r7
			for (uint16_t k = 0; k < light_to_world_coefficient; k++) {
 8002e58:	2400      	movs	r4, #0
			uint8_t lighting_byte = 0;
 8002e5a:	4626      	mov	r6, r4
			for (uint16_t k = 0; k < light_to_world_coefficient; k++) {
 8002e5c:	e7cb      	b.n	8002df6 <init_light_map+0xe>
	for (uint16_t i = 0; i < LIGHT_MAP_WIDTH; i++) {
 8002e5e:	f108 0801 	add.w	r8, r8, #1
 8002e62:	fa1f f888 	uxth.w	r8, r8
 8002e66:	f1b8 0f31 	cmp.w	r8, #49	; 0x31
 8002e6a:	d801      	bhi.n	8002e70 <init_light_map+0x88>
		for (uint16_t j = 0; j < LIGHT_MAP_HEIGHT; j++) {
 8002e6c:	2500      	movs	r5, #0
 8002e6e:	e7ee      	b.n	8002e4e <init_light_map+0x66>
		}
	}
}
 8002e70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e74:	20005528 	.word	0x20005528
 8002e78:	20001034 	.word	0x20001034

08002e7c <is_night>:

bool is_night() {
 8002e7c:	b508      	push	{r3, lr}
	srand(time(NULL));
 8002e7e:	2000      	movs	r0, #0
 8002e80:	f00d f92e 	bl	80100e0 <time>
 8002e84:	f00c f9de 	bl	800f244 <srand>
	float random = (float)rand() / RAND_MAX;
 8002e88:	f00c fa0a 	bl	800f2a0 <rand>
 8002e8c:	ee07 0a90 	vmov	s15, r0
 8002e90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e94:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002eb4 <is_night+0x38>
 8002e98:	ee67 7a87 	vmul.f32	s15, s15, s14

	if (random < 0.5) {
 8002e9c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002ea0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ea8:	d401      	bmi.n	8002eae <is_night+0x32>
		return true;
	}
	return false;
 8002eaa:	2000      	movs	r0, #0
}
 8002eac:	bd08      	pop	{r3, pc}
		return true;
 8002eae:	2001      	movs	r0, #1
 8002eb0:	e7fc      	b.n	8002eac <is_night+0x30>
 8002eb2:	bf00      	nop
 8002eb4:	30000000 	.word	0x30000000

08002eb8 <euclidean_dist>:

float manhattan_dist(int8_t x, int8_t y) {
	return abs(x) + abs(y);
}

float euclidean_dist(int8_t x, int8_t y) {
 8002eb8:	b570      	push	{r4, r5, r6, lr}
 8002eba:	ed2d 8b02 	vpush	{d8}
 8002ebe:	460e      	mov	r6, r1
	return sqrt(pow(x,2) + pow(y,2));
 8002ec0:	ed9f 8b15 	vldr	d8, [pc, #84]	; 8002f18 <euclidean_dist+0x60>
 8002ec4:	f7fd fb56 	bl	8000574 <__aeabi_i2d>
 8002ec8:	eeb0 1a48 	vmov.f32	s2, s16
 8002ecc:	eef0 1a68 	vmov.f32	s3, s17
 8002ed0:	ec41 0b10 	vmov	d0, r0, r1
 8002ed4:	f00a f950 	bl	800d178 <pow>
 8002ed8:	ec55 4b10 	vmov	r4, r5, d0
 8002edc:	4630      	mov	r0, r6
 8002ede:	f7fd fb49 	bl	8000574 <__aeabi_i2d>
 8002ee2:	eeb0 1a48 	vmov.f32	s2, s16
 8002ee6:	eef0 1a68 	vmov.f32	s3, s17
 8002eea:	ec41 0b10 	vmov	d0, r0, r1
 8002eee:	f00a f943 	bl	800d178 <pow>
 8002ef2:	ec53 2b10 	vmov	r2, r3, d0
 8002ef6:	4620      	mov	r0, r4
 8002ef8:	4629      	mov	r1, r5
 8002efa:	f7fd f9ef 	bl	80002dc <__adddf3>
 8002efe:	ec41 0b10 	vmov	d0, r0, r1
 8002f02:	f00a f9a9 	bl	800d258 <sqrt>
 8002f06:	ec51 0b10 	vmov	r0, r1, d0
 8002f0a:	f7fd fe95 	bl	8000c38 <__aeabi_d2f>
}
 8002f0e:	ee00 0a10 	vmov	s0, r0
 8002f12:	ecbd 8b02 	vpop	{d8}
 8002f16:	bd70      	pop	{r4, r5, r6, pc}
 8002f18:	00000000 	.word	0x00000000
 8002f1c:	40000000 	.word	0x40000000

08002f20 <precompute_euclidean>:

void precompute_euclidean() {
 8002f20:	b538      	push	{r3, r4, r5, lr}
	for (uint8_t i = 0; i <= LIGHT_RADIUS; i++) {
 8002f22:	2500      	movs	r5, #0
 8002f24:	e00f      	b.n	8002f46 <precompute_euclidean+0x26>
		for (uint8_t j = i; j <= LIGHT_RADIUS; j++) {
			float dist = euclidean_dist(i, j);
 8002f26:	b261      	sxtb	r1, r4
 8002f28:	b268      	sxtb	r0, r5
 8002f2a:	f7ff ffc5 	bl	8002eb8 <euclidean_dist>
			EUCLIDEAN_DISTANCES[i+j] = dist;
 8002f2e:	192a      	adds	r2, r5, r4
 8002f30:	4b07      	ldr	r3, [pc, #28]	; (8002f50 <precompute_euclidean+0x30>)
 8002f32:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8002f36:	ed83 0a00 	vstr	s0, [r3]
		for (uint8_t j = i; j <= LIGHT_RADIUS; j++) {
 8002f3a:	3401      	adds	r4, #1
 8002f3c:	b2e4      	uxtb	r4, r4
 8002f3e:	2c10      	cmp	r4, #16
 8002f40:	d9f1      	bls.n	8002f26 <precompute_euclidean+0x6>
	for (uint8_t i = 0; i <= LIGHT_RADIUS; i++) {
 8002f42:	3501      	adds	r5, #1
 8002f44:	b2ed      	uxtb	r5, r5
 8002f46:	2d10      	cmp	r5, #16
 8002f48:	d801      	bhi.n	8002f4e <precompute_euclidean+0x2e>
		for (uint8_t j = i; j <= LIGHT_RADIUS; j++) {
 8002f4a:	462c      	mov	r4, r5
 8002f4c:	e7f7      	b.n	8002f3e <precompute_euclidean+0x1e>
		}
	}
}
 8002f4e:	bd38      	pop	{r3, r4, r5, pc}
 8002f50:	200009ac 	.word	0x200009ac

08002f54 <get_euclidean>:

float get_euclidean(uint8_t manhattan_dist) {
	return EUCLIDEAN_DISTANCES[manhattan_dist];
 8002f54:	4b02      	ldr	r3, [pc, #8]	; (8002f60 <get_euclidean+0xc>)
 8002f56:	eb03 0380 	add.w	r3, r3, r0, lsl #2
}
 8002f5a:	ed93 0a00 	vldr	s0, [r3]
 8002f5e:	4770      	bx	lr
 8002f60:	200009ac 	.word	0x200009ac
 8002f64:	00000000 	.word	0x00000000

08002f68 <light_intensity>:
float get_light_intensity(uint8_t manhattan_dist) {
	float value = LIGHT_INTENSITIES[manhattan_dist];
	return value;
}

float light_intensity(float dist) {
 8002f68:	b508      	push	{r3, lr}
 8002f6a:	ed2d 8b02 	vpush	{d8}
	if (dist < 4) {
 8002f6e:	eef1 7a00 	vmov.f32	s15, #16	; 0x40800000  4.0
 8002f72:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f7a:	d41e      	bmi.n	8002fba <light_intensity+0x52>
		return MIN(1, pow(LIGHT_DEGRADATION_RATE, dist));
	} else if (dist < 6) {
 8002f7c:	eef1 7a08 	vmov.f32	s15, #24	; 0x40c00000  6.0
 8002f80:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8002f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f88:	d54b      	bpl.n	8003022 <light_intensity+0xba>
		return MIN(1, pow(LIGHT_DEGRADATION_RATE-.1, dist));
 8002f8a:	ee10 0a10 	vmov	r0, s0
 8002f8e:	f7fd fb03 	bl	8000598 <__aeabi_f2d>
 8002f92:	ec41 0b18 	vmov	d8, r0, r1
 8002f96:	ec41 0b11 	vmov	d1, r0, r1
 8002f9a:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8003070 <light_intensity+0x108>
 8002f9e:	f00a f8eb 	bl	800d178 <pow>
 8002fa2:	ec51 0b10 	vmov	r0, r1, d0
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	4b37      	ldr	r3, [pc, #220]	; (8003088 <light_intensity+0x120>)
 8002faa:	f7fd fddd 	bl	8000b68 <__aeabi_dcmpgt>
 8002fae:	b348      	cbz	r0, 8003004 <light_intensity+0x9c>
 8002fb0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
	} else {
		return MIN(1, pow(LIGHT_DEGRADATION_RATE-.2, dist));
	}
}
 8002fb4:	ecbd 8b02 	vpop	{d8}
 8002fb8:	bd08      	pop	{r3, pc}
		return MIN(1, pow(LIGHT_DEGRADATION_RATE, dist));
 8002fba:	ee10 0a10 	vmov	r0, s0
 8002fbe:	f7fd faeb 	bl	8000598 <__aeabi_f2d>
 8002fc2:	ec41 0b18 	vmov	d8, r0, r1
 8002fc6:	ec41 0b11 	vmov	d1, r0, r1
 8002fca:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 8003078 <light_intensity+0x110>
 8002fce:	f00a f8d3 	bl	800d178 <pow>
 8002fd2:	ec51 0b10 	vmov	r0, r1, d0
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	4b2b      	ldr	r3, [pc, #172]	; (8003088 <light_intensity+0x120>)
 8002fda:	f7fd fdc5 	bl	8000b68 <__aeabi_dcmpgt>
 8002fde:	b110      	cbz	r0, 8002fe6 <light_intensity+0x7e>
 8002fe0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8002fe4:	e7e6      	b.n	8002fb4 <light_intensity+0x4c>
 8002fe6:	eeb0 1a48 	vmov.f32	s2, s16
 8002fea:	eef0 1a68 	vmov.f32	s3, s17
 8002fee:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8003078 <light_intensity+0x110>
 8002ff2:	f00a f8c1 	bl	800d178 <pow>
 8002ff6:	ec51 0b10 	vmov	r0, r1, d0
 8002ffa:	f7fd fe1d 	bl	8000c38 <__aeabi_d2f>
 8002ffe:	ee00 0a10 	vmov	s0, r0
 8003002:	e7d7      	b.n	8002fb4 <light_intensity+0x4c>
		return MIN(1, pow(LIGHT_DEGRADATION_RATE-.1, dist));
 8003004:	eeb0 1a48 	vmov.f32	s2, s16
 8003008:	eef0 1a68 	vmov.f32	s3, s17
 800300c:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8003070 <light_intensity+0x108>
 8003010:	f00a f8b2 	bl	800d178 <pow>
 8003014:	ec51 0b10 	vmov	r0, r1, d0
 8003018:	f7fd fe0e 	bl	8000c38 <__aeabi_d2f>
 800301c:	ee00 0a10 	vmov	s0, r0
 8003020:	e7c8      	b.n	8002fb4 <light_intensity+0x4c>
		return MIN(1, pow(LIGHT_DEGRADATION_RATE-.2, dist));
 8003022:	ee10 0a10 	vmov	r0, s0
 8003026:	f7fd fab7 	bl	8000598 <__aeabi_f2d>
 800302a:	ec41 0b18 	vmov	d8, r0, r1
 800302e:	ec41 0b11 	vmov	d1, r0, r1
 8003032:	ed9f 0b13 	vldr	d0, [pc, #76]	; 8003080 <light_intensity+0x118>
 8003036:	f00a f89f 	bl	800d178 <pow>
 800303a:	ec51 0b10 	vmov	r0, r1, d0
 800303e:	2200      	movs	r2, #0
 8003040:	4b11      	ldr	r3, [pc, #68]	; (8003088 <light_intensity+0x120>)
 8003042:	f7fd fd91 	bl	8000b68 <__aeabi_dcmpgt>
 8003046:	b110      	cbz	r0, 800304e <light_intensity+0xe6>
 8003048:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800304c:	e7b2      	b.n	8002fb4 <light_intensity+0x4c>
 800304e:	eeb0 1a48 	vmov.f32	s2, s16
 8003052:	eef0 1a68 	vmov.f32	s3, s17
 8003056:	ed9f 0b0a 	vldr	d0, [pc, #40]	; 8003080 <light_intensity+0x118>
 800305a:	f00a f88d 	bl	800d178 <pow>
 800305e:	ec51 0b10 	vmov	r0, r1, d0
 8003062:	f7fd fde9 	bl	8000c38 <__aeabi_d2f>
 8003066:	ee00 0a10 	vmov	s0, r0
 800306a:	e7a3      	b.n	8002fb4 <light_intensity+0x4c>
 800306c:	f3af 8000 	nop.w
 8003070:	33333333 	.word	0x33333333
 8003074:	3feb3333 	.word	0x3feb3333
 8003078:	66666666 	.word	0x66666666
 800307c:	3fee6666 	.word	0x3fee6666
 8003080:	00000000 	.word	0x00000000
 8003084:	3fe80000 	.word	0x3fe80000
 8003088:	3ff00000 	.word	0x3ff00000
 800308c:	00000000 	.word	0x00000000

08003090 <precompute_light_intensity>:
void precompute_light_intensity() {
 8003090:	b510      	push	{r4, lr}
 8003092:	ed2d 8b02 	vpush	{d8}
	for (uint8_t i = 0; i < n_values; i++) {
 8003096:	2400      	movs	r4, #0
 8003098:	e00b      	b.n	80030b2 <precompute_light_intensity+0x22>
		if (euclidean > 0.01) {
 800309a:	ee18 0a10 	vmov	r0, s16
 800309e:	f7fd fa7b 	bl	8000598 <__aeabi_f2d>
 80030a2:	a314      	add	r3, pc, #80	; (adr r3, 80030f4 <precompute_light_intensity+0x64>)
 80030a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a8:	f7fd fd5e 	bl	8000b68 <__aeabi_dcmpgt>
 80030ac:	b990      	cbnz	r0, 80030d4 <precompute_light_intensity+0x44>
	for (uint8_t i = 0; i < n_values; i++) {
 80030ae:	3401      	adds	r4, #1
 80030b0:	b2e4      	uxtb	r4, r4
 80030b2:	2c1f      	cmp	r4, #31
 80030b4:	d818      	bhi.n	80030e8 <precompute_light_intensity+0x58>
		float euclidean = get_euclidean(i);
 80030b6:	4620      	mov	r0, r4
 80030b8:	f7ff ff4c 	bl	8002f54 <get_euclidean>
 80030bc:	eeb0 8a40 	vmov.f32	s16, s0
		euclidean = MAX(1, euclidean);
 80030c0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80030c4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80030c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030cc:	d5e5      	bpl.n	800309a <precompute_light_intensity+0xa>
 80030ce:	eeb0 8a67 	vmov.f32	s16, s15
 80030d2:	e7e2      	b.n	800309a <precompute_light_intensity+0xa>
			LIGHT_INTENSITIES[i] = light_intensity(euclidean);
 80030d4:	eeb0 0a48 	vmov.f32	s0, s16
 80030d8:	f7ff ff46 	bl	8002f68 <light_intensity>
 80030dc:	4b04      	ldr	r3, [pc, #16]	; (80030f0 <precompute_light_intensity+0x60>)
 80030de:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80030e2:	ed83 0a00 	vstr	s0, [r3]
 80030e6:	e7e2      	b.n	80030ae <precompute_light_intensity+0x1e>
}
 80030e8:	ecbd 8b02 	vpop	{d8}
 80030ec:	bd10      	pop	{r4, pc}
 80030ee:	bf00      	nop
 80030f0:	20000f74 	.word	0x20000f74
 80030f4:	47ae147b 	.word	0x47ae147b
 80030f8:	3f847ae1 	.word	0x3f847ae1

080030fc <assign_block_material>:


block_t assign_block_material(block_c x, block_c y) {
 80030fc:	b538      	push	{r3, r4, r5, lr}
 80030fe:	460c      	mov	r4, r1
	float probability_rock = 0.01;
	block_t block;

	// right block
	if (y > LVL1_HMAP[x]) { // Ground
 8003100:	4b15      	ldr	r3, [pc, #84]	; (8003158 <assign_block_material+0x5c>)
 8003102:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 8003106:	428b      	cmp	r3, r1
 8003108:	d303      	bcc.n	8003112 <assign_block_material+0x16>
			block = _rock;
		} else {
			block = _dirt;
		}

	} else if (y == LVL1_HMAP[x]) {
 800310a:	428b      	cmp	r3, r1
 800310c:	d01e      	beq.n	800314c <assign_block_material+0x50>
		block = _grass;
	} else {
		block = _sky;
 800310e:	2004      	movs	r0, #4
	}

	return block;
}
 8003110:	bd38      	pop	{r3, r4, r5, pc}
 8003112:	4605      	mov	r5, r0
		float random = (float) rand() / (float) (RAND_MAX/100);
 8003114:	f00c f8c4 	bl	800f2a0 <rand>
 8003118:	ee07 0a90 	vmov	s15, r0
 800311c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003120:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800315c <assign_block_material+0x60>
 8003124:	ee87 7aa6 	vdiv.f32	s14, s15, s13
		if (random < probability_rock && abs(LVL1_HMAP[x] - y) > 2) {
 8003128:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8003160 <assign_block_material+0x64>
 800312c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003134:	d50c      	bpl.n	8003150 <assign_block_material+0x54>
 8003136:	4b08      	ldr	r3, [pc, #32]	; (8003158 <assign_block_material+0x5c>)
 8003138:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 800313c:	1b0c      	subs	r4, r1, r4
 800313e:	2c00      	cmp	r4, #0
 8003140:	bfb8      	it	lt
 8003142:	4264      	neglt	r4, r4
 8003144:	2c02      	cmp	r4, #2
 8003146:	dc05      	bgt.n	8003154 <assign_block_material+0x58>
			block = _dirt;
 8003148:	2001      	movs	r0, #1
 800314a:	e7e1      	b.n	8003110 <assign_block_material+0x14>
		block = _grass;
 800314c:	2002      	movs	r0, #2
 800314e:	e7df      	b.n	8003110 <assign_block_material+0x14>
			block = _dirt;
 8003150:	2001      	movs	r0, #1
 8003152:	e7dd      	b.n	8003110 <assign_block_material+0x14>
			block = _rock;
 8003154:	2007      	movs	r0, #7
 8003156:	e7db      	b.n	8003110 <assign_block_material+0x14>
 8003158:	20003f14 	.word	0x20003f14
 800315c:	4ba3d70a 	.word	0x4ba3d70a
 8003160:	3c23d70a 	.word	0x3c23d70a

08003164 <init_stage_0>:


// Get basic landscape - dirt, sky + caves, lava
void init_stage_0() {
 8003164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	srand(time(NULL));
 8003168:	2000      	movs	r0, #0
 800316a:	f00c ffb9 	bl	80100e0 <time>
 800316e:	f00c f869 	bl	800f244 <srand>

	// Values identifying cave and lava materials
	block_t cave = ((_dirt_bg << 4) | _dirt_bg);
	block_t lava = ((_lava << 4) | _lava);

	for (block_c i = 0; i < WORLD_HEIGHT_BLOCKS; i++) {
 8003172:	2500      	movs	r5, #0
 8003174:	e028      	b.n	80031c8 <init_stage_0+0x64>
		for (block_c j = 0; j < WORLD_WIDTH_BLOCKS; j+=2) {
			block_t l_block; block_t r_block;

			// Check for predetermined special values and don't overwrite, because they are already put in
			if ((WORLD[i][j/2] == cave || WORLD[i][j/2] == lava) && i > LVL1_HMAP[j]) {
 8003176:	4b17      	ldr	r3, [pc, #92]	; (80031d4 <init_stage_0+0x70>)
 8003178:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 800317c:	42ab      	cmp	r3, r5
 800317e:	d310      	bcc.n	80031a2 <init_stage_0+0x3e>
				continue;
			}

			// Assign materials
			l_block = assign_block_material(j, i);
 8003180:	4629      	mov	r1, r5
 8003182:	4620      	mov	r0, r4
 8003184:	f7ff ffba 	bl	80030fc <assign_block_material>
 8003188:	4680      	mov	r8, r0
			r_block = assign_block_material(j+1, i);
 800318a:	1c60      	adds	r0, r4, #1
 800318c:	4629      	mov	r1, r5
 800318e:	b280      	uxth	r0, r0
 8003190:	f7ff ffb4 	bl	80030fc <assign_block_material>


			// Store into WORLD
			WORLD[i][j/2] = (l_block << 4) | r_block;
 8003194:	ea40 1008 	orr.w	r0, r0, r8, lsl #4
 8003198:	4b0f      	ldr	r3, [pc, #60]	; (80031d8 <init_stage_0+0x74>)
 800319a:	22c8      	movs	r2, #200	; 0xc8
 800319c:	fb02 3307 	mla	r3, r2, r7, r3
 80031a0:	5598      	strb	r0, [r3, r6]
		for (block_c j = 0; j < WORLD_WIDTH_BLOCKS; j+=2) {
 80031a2:	3402      	adds	r4, #2
 80031a4:	b2a4      	uxth	r4, r4
 80031a6:	f5b4 7fc8 	cmp.w	r4, #400	; 0x190
 80031aa:	d20b      	bcs.n	80031c4 <init_stage_0+0x60>
			if ((WORLD[i][j/2] == cave || WORLD[i][j/2] == lava) && i > LVL1_HMAP[j]) {
 80031ac:	462f      	mov	r7, r5
 80031ae:	0866      	lsrs	r6, r4, #1
 80031b0:	4b09      	ldr	r3, [pc, #36]	; (80031d8 <init_stage_0+0x74>)
 80031b2:	22c8      	movs	r2, #200	; 0xc8
 80031b4:	fb02 3305 	mla	r3, r2, r5, r3
 80031b8:	5d9b      	ldrb	r3, [r3, r6]
 80031ba:	2bcc      	cmp	r3, #204	; 0xcc
 80031bc:	d0db      	beq.n	8003176 <init_stage_0+0x12>
 80031be:	2b88      	cmp	r3, #136	; 0x88
 80031c0:	d1de      	bne.n	8003180 <init_stage_0+0x1c>
 80031c2:	e7d8      	b.n	8003176 <init_stage_0+0x12>
	for (block_c i = 0; i < WORLD_HEIGHT_BLOCKS; i++) {
 80031c4:	3501      	adds	r5, #1
 80031c6:	b2ad      	uxth	r5, r5
 80031c8:	2def      	cmp	r5, #239	; 0xef
 80031ca:	d801      	bhi.n	80031d0 <init_stage_0+0x6c>
		for (block_c j = 0; j < WORLD_WIDTH_BLOCKS; j+=2) {
 80031cc:	2400      	movs	r4, #0
 80031ce:	e7ea      	b.n	80031a6 <init_stage_0+0x42>
		}
	}
}
 80031d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80031d4:	20003f14 	.word	0x20003f14
 80031d8:	20005528 	.word	0x20005528

080031dc <draw_blob>:
	free(CAVE_MAP);

}

// Draws blob, make sure value includes value for both blocks
void draw_blob(cell_c x, cell_c y, uint16_t radius, cell_t value) {
 80031dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80031e0:	4605      	mov	r5, r0
 80031e2:	460e      	mov	r6, r1
 80031e4:	4611      	mov	r1, r2
 80031e6:	461c      	mov	r4, r3
	for (int8_t i = -radius; i <= radius; i++) {
 80031e8:	f1c2 0800 	rsb	r8, r2, #0
 80031ec:	fa4f f888 	sxtb.w	r8, r8
 80031f0:	4647      	mov	r7, r8
 80031f2:	e012      	b.n	800321a <draw_blob+0x3e>
		for (int8_t j = -radius; j <= radius; j++) {
			WORLD[y+i][x+j] = value;
 80031f4:	eb06 0e00 	add.w	lr, r6, r0
 80031f8:	eb05 020c 	add.w	r2, r5, ip
 80031fc:	4b0a      	ldr	r3, [pc, #40]	; (8003228 <draw_blob+0x4c>)
 80031fe:	f04f 09c8 	mov.w	r9, #200	; 0xc8
 8003202:	fb09 3e0e 	mla	lr, r9, lr, r3
 8003206:	f80e 4002 	strb.w	r4, [lr, r2]
		for (int8_t j = -radius; j <= radius; j++) {
 800320a:	f10c 0c01 	add.w	ip, ip, #1
 800320e:	fa4f fc8c 	sxtb.w	ip, ip
 8003212:	458c      	cmp	ip, r1
 8003214:	ddee      	ble.n	80031f4 <draw_blob+0x18>
	for (int8_t i = -radius; i <= radius; i++) {
 8003216:	3701      	adds	r7, #1
 8003218:	b27f      	sxtb	r7, r7
 800321a:	4638      	mov	r0, r7
 800321c:	428f      	cmp	r7, r1
 800321e:	dc01      	bgt.n	8003224 <draw_blob+0x48>
		for (int8_t j = -radius; j <= radius; j++) {
 8003220:	46c4      	mov	ip, r8
 8003222:	e7f6      	b.n	8003212 <draw_blob+0x36>
		}
	}
}
 8003224:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003228:	20005528 	.word	0x20005528

0800322c <draw_circle>:

void draw_circle(uint16_t x, uint16_t y, uint8_t radius, uint8_t cave_value) {
 800322c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800322e:	4604      	mov	r4, r0
 8003230:	4608      	mov	r0, r1
 8003232:	4611      	mov	r1, r2
 8003234:	461e      	mov	r6, r3
	uint16_t width = WORLD_WIDTH_BLOCKS / (2 * CAVE_SAMPLES_PER_CELL);
	uint16_t height = WORLD_HEIGHT_BLOCKS / CAVE_SAMPLES_PER_CELL;

	for (int8_t xx = -radius; xx < radius; xx++) {
 8003236:	4255      	negs	r5, r2
 8003238:	b26d      	sxtb	r5, r5
 800323a:	462a      	mov	r2, r5
 800323c:	e01f      	b.n	800327e <draw_circle+0x52>
		for (int8_t yy = -radius; yy < radius; yy++) {
 800323e:	f10c 0c01 	add.w	ip, ip, #1
 8003242:	fa4f fc8c 	sxtb.w	ip, ip
 8003246:	458c      	cmp	ip, r1
 8003248:	da17      	bge.n	800327a <draw_circle+0x4e>

			int16_t pos_x = (int16_t) x + xx;
 800324a:	eb04 0e02 	add.w	lr, r4, r2
 800324e:	fa0f fe8e 	sxth.w	lr, lr
			int16_t pos_y = (int16_t) y + yy;
 8003252:	eb00 030c 	add.w	r3, r0, ip
 8003256:	b21b      	sxth	r3, r3

			if (pos_x > 0 && pos_x < width && pos_y > 0 && pos_y < height) {
 8003258:	f1be 0f00 	cmp.w	lr, #0
 800325c:	ddef      	ble.n	800323e <draw_circle+0x12>
 800325e:	f1be 0f63 	cmp.w	lr, #99	; 0x63
 8003262:	dcec      	bgt.n	800323e <draw_circle+0x12>
 8003264:	2b00      	cmp	r3, #0
 8003266:	ddea      	ble.n	800323e <draw_circle+0x12>
 8003268:	2b77      	cmp	r3, #119	; 0x77
 800326a:	dce8      	bgt.n	800323e <draw_circle+0x12>
				CAVE_MAP[pos_y][pos_x] = cave_value;
 800326c:	4f06      	ldr	r7, [pc, #24]	; (8003288 <draw_circle+0x5c>)
 800326e:	683f      	ldr	r7, [r7, #0]
 8003270:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8003274:	f803 600e 	strb.w	r6, [r3, lr]
 8003278:	e7e1      	b.n	800323e <draw_circle+0x12>
	for (int8_t xx = -radius; xx < radius; xx++) {
 800327a:	3201      	adds	r2, #1
 800327c:	b252      	sxtb	r2, r2
 800327e:	428a      	cmp	r2, r1
 8003280:	da01      	bge.n	8003286 <draw_circle+0x5a>
		for (int8_t yy = -radius; yy < radius; yy++) {
 8003282:	46ac      	mov	ip, r5
 8003284:	e7df      	b.n	8003246 <draw_circle+0x1a>
			}

		}
	}
}
 8003286:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003288:	200009a8 	.word	0x200009a8

0800328c <generate_caves>:
void generate_caves() {
 800328c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	CAVE_MAP = (uint8_t**) malloc((WORLD_HEIGHT_BLOCKS/CAVE_SAMPLES_PER_CELL) * sizeof(uint8_t*));
 8003290:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8003294:	f00b f864 	bl	800e360 <malloc>
 8003298:	4ba9      	ldr	r3, [pc, #676]	; (8003540 <generate_caves+0x2b4>)
 800329a:	6018      	str	r0, [r3, #0]
	for (uint16_t j = 0; j < WORLD_HEIGHT_BLOCKS/CAVE_SAMPLES_PER_CELL; j++) {
 800329c:	2400      	movs	r4, #0
 800329e:	2c77      	cmp	r4, #119	; 0x77
 80032a0:	d809      	bhi.n	80032b6 <generate_caves+0x2a>
		CAVE_MAP[j] = (uint8_t*) malloc((WORLD_WIDTH_BLOCKS/(2*CAVE_SAMPLES_PER_CELL)) * sizeof(uint8_t));
 80032a2:	4ba7      	ldr	r3, [pc, #668]	; (8003540 <generate_caves+0x2b4>)
 80032a4:	681d      	ldr	r5, [r3, #0]
 80032a6:	2064      	movs	r0, #100	; 0x64
 80032a8:	f00b f85a 	bl	800e360 <malloc>
 80032ac:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
	for (uint16_t j = 0; j < WORLD_HEIGHT_BLOCKS/CAVE_SAMPLES_PER_CELL; j++) {
 80032b0:	3401      	adds	r4, #1
 80032b2:	b2a4      	uxth	r4, r4
 80032b4:	e7f3      	b.n	800329e <generate_caves+0x12>
	for (uint16_t x = 0; x < map_width; x++) {
 80032b6:	2500      	movs	r5, #0
 80032b8:	e01f      	b.n	80032fa <generate_caves+0x6e>
		for (uint16_t y = 0; y < map_height; y++) {	// Caves start 5 blocks under ground
 80032ba:	3401      	adds	r4, #1
 80032bc:	b2a4      	uxth	r4, r4
 80032be:	2c77      	cmp	r4, #119	; 0x77
 80032c0:	d819      	bhi.n	80032f6 <generate_caves+0x6a>
			CAVE_MAP[y][x] = dirt_value;
 80032c2:	4b9f      	ldr	r3, [pc, #636]	; (8003540 <generate_caves+0x2b4>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80032ca:	2211      	movs	r2, #17
 80032cc:	555a      	strb	r2, [r3, r5]
			if (rand() % 100 < CAVE_THRESH) {
 80032ce:	f00b ffe7 	bl	800f2a0 <rand>
 80032d2:	4a9c      	ldr	r2, [pc, #624]	; (8003544 <generate_caves+0x2b8>)
 80032d4:	fb82 3200 	smull	r3, r2, r2, r0
 80032d8:	17c3      	asrs	r3, r0, #31
 80032da:	ebc3 1362 	rsb	r3, r3, r2, asr #5
 80032de:	2264      	movs	r2, #100	; 0x64
 80032e0:	fb02 0313 	mls	r3, r2, r3, r0
 80032e4:	2b0b      	cmp	r3, #11
 80032e6:	dce8      	bgt.n	80032ba <generate_caves+0x2e>
				CAVE_MAP[y][x] = cave_value;
 80032e8:	4b95      	ldr	r3, [pc, #596]	; (8003540 <generate_caves+0x2b4>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80032f0:	22cc      	movs	r2, #204	; 0xcc
 80032f2:	555a      	strb	r2, [r3, r5]
 80032f4:	e7e1      	b.n	80032ba <generate_caves+0x2e>
	for (uint16_t x = 0; x < map_width; x++) {
 80032f6:	3501      	adds	r5, #1
 80032f8:	b2ad      	uxth	r5, r5
 80032fa:	2d63      	cmp	r5, #99	; 0x63
 80032fc:	d801      	bhi.n	8003302 <generate_caves+0x76>
		for (uint16_t y = 0; y < map_height; y++) {	// Caves start 5 blocks under ground
 80032fe:	2400      	movs	r4, #0
 8003300:	e7dd      	b.n	80032be <generate_caves+0x32>
	for (uint8_t iter = 0; iter < CAVE_ITER; iter++) {
 8003302:	2600      	movs	r6, #0
 8003304:	e0ee      	b.n	80034e4 <generate_caves+0x258>
				uint8_t neighbor_cave_count = 0;
 8003306:	2300      	movs	r3, #0
				if (i > 0 && CAVE_MAP[i-1][j] == cave_value) {
 8003308:	b14c      	cbz	r4, 800331e <generate_caves+0x92>
 800330a:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
 800330e:	3a01      	subs	r2, #1
 8003310:	498b      	ldr	r1, [pc, #556]	; (8003540 <generate_caves+0x2b4>)
 8003312:	6809      	ldr	r1, [r1, #0]
 8003314:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003318:	5d52      	ldrb	r2, [r2, r5]
 800331a:	2acc      	cmp	r2, #204	; 0xcc
 800331c:	d07f      	beq.n	800341e <generate_caves+0x192>
				if (i > 0 && j < map_height-1 && CAVE_MAP[i-1][j+1] == cave_value) {
 800331e:	b164      	cbz	r4, 800333a <generate_caves+0xae>
 8003320:	2d76      	cmp	r5, #118	; 0x76
 8003322:	d80a      	bhi.n	800333a <generate_caves+0xae>
 8003324:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
 8003328:	3a01      	subs	r2, #1
 800332a:	4985      	ldr	r1, [pc, #532]	; (8003540 <generate_caves+0x2b4>)
 800332c:	6809      	ldr	r1, [r1, #0]
 800332e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003332:	442a      	add	r2, r5
 8003334:	7852      	ldrb	r2, [r2, #1]
 8003336:	2acc      	cmp	r2, #204	; 0xcc
 8003338:	d074      	beq.n	8003424 <generate_caves+0x198>
				if (j > 0 && CAVE_MAP[i][j-1] == cave_value) {
 800333a:	b145      	cbz	r5, 800334e <generate_caves+0xc2>
 800333c:	4a80      	ldr	r2, [pc, #512]	; (8003540 <generate_caves+0x2b4>)
 800333e:	6812      	ldr	r2, [r2, #0]
 8003340:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 8003344:	442a      	add	r2, r5
 8003346:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 800334a:	2acc      	cmp	r2, #204	; 0xcc
 800334c:	d06d      	beq.n	800342a <generate_caves+0x19e>
				if (j < map_height-1 && CAVE_MAP[i][j+1] == cave_value) {
 800334e:	2d76      	cmp	r5, #118	; 0x76
 8003350:	d807      	bhi.n	8003362 <generate_caves+0xd6>
 8003352:	4a7b      	ldr	r2, [pc, #492]	; (8003540 <generate_caves+0x2b4>)
 8003354:	6812      	ldr	r2, [r2, #0]
 8003356:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800335a:	442a      	add	r2, r5
 800335c:	7852      	ldrb	r2, [r2, #1]
 800335e:	2acc      	cmp	r2, #204	; 0xcc
 8003360:	d066      	beq.n	8003430 <generate_caves+0x1a4>
				if (i < map_width-1 && j > 0 && CAVE_MAP[i+1][j-1] == cave_value) {
 8003362:	2c62      	cmp	r4, #98	; 0x62
 8003364:	d80a      	bhi.n	800337c <generate_caves+0xf0>
 8003366:	b14d      	cbz	r5, 800337c <generate_caves+0xf0>
 8003368:	1c62      	adds	r2, r4, #1
 800336a:	4975      	ldr	r1, [pc, #468]	; (8003540 <generate_caves+0x2b4>)
 800336c:	6809      	ldr	r1, [r1, #0]
 800336e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003372:	442a      	add	r2, r5
 8003374:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 8003378:	2acc      	cmp	r2, #204	; 0xcc
 800337a:	d05c      	beq.n	8003436 <generate_caves+0x1aa>
				if (i < map_width-1 && CAVE_MAP[i+1][j] == cave_value) {
 800337c:	2c62      	cmp	r4, #98	; 0x62
 800337e:	d807      	bhi.n	8003390 <generate_caves+0x104>
 8003380:	1c62      	adds	r2, r4, #1
 8003382:	496f      	ldr	r1, [pc, #444]	; (8003540 <generate_caves+0x2b4>)
 8003384:	6809      	ldr	r1, [r1, #0]
 8003386:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800338a:	5d52      	ldrb	r2, [r2, r5]
 800338c:	2acc      	cmp	r2, #204	; 0xcc
 800338e:	d055      	beq.n	800343c <generate_caves+0x1b0>
				if (i < map_width-1 && j < map_height-1 && CAVE_MAP[i+1][j+1] == cave_value) {
 8003390:	2c62      	cmp	r4, #98	; 0x62
 8003392:	d80a      	bhi.n	80033aa <generate_caves+0x11e>
 8003394:	2d76      	cmp	r5, #118	; 0x76
 8003396:	d808      	bhi.n	80033aa <generate_caves+0x11e>
 8003398:	1c62      	adds	r2, r4, #1
 800339a:	4969      	ldr	r1, [pc, #420]	; (8003540 <generate_caves+0x2b4>)
 800339c:	6809      	ldr	r1, [r1, #0]
 800339e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80033a2:	442a      	add	r2, r5
 80033a4:	7852      	ldrb	r2, [r2, #1]
 80033a6:	2acc      	cmp	r2, #204	; 0xcc
 80033a8:	d04b      	beq.n	8003442 <generate_caves+0x1b6>
				if (CAVE_MAP[i][j] == dirt_value) {
 80033aa:	00a7      	lsls	r7, r4, #2
 80033ac:	4a64      	ldr	r2, [pc, #400]	; (8003540 <generate_caves+0x2b4>)
 80033ae:	6812      	ldr	r2, [r2, #0]
 80033b0:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80033b4:	46a8      	mov	r8, r5
 80033b6:	1951      	adds	r1, r2, r5
 80033b8:	5d52      	ldrb	r2, [r2, r5]
 80033ba:	2a11      	cmp	r2, #17
 80033bc:	d044      	beq.n	8003448 <generate_caves+0x1bc>
					if (neighbor_cave_count < CAVE_DEATH_THRESH || (neighbor_cave_count > 6 && rand() % 100 < 40)) {
 80033be:	2b04      	cmp	r3, #4
 80033c0:	d967      	bls.n	8003492 <generate_caves+0x206>
 80033c2:	2b06      	cmp	r3, #6
 80033c4:	d858      	bhi.n	8003478 <generate_caves+0x1ec>
					CAVE_MAP[i][j] = cave_value;
 80033c6:	4b5e      	ldr	r3, [pc, #376]	; (8003540 <generate_caves+0x2b4>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	59db      	ldr	r3, [r3, r7]
 80033cc:	22cc      	movs	r2, #204	; 0xcc
 80033ce:	f803 2008 	strb.w	r2, [r3, r8]
					if (rand() % 100 < blob_probability) {
 80033d2:	f00b ff65 	bl	800f2a0 <rand>
 80033d6:	4a5b      	ldr	r2, [pc, #364]	; (8003544 <generate_caves+0x2b8>)
 80033d8:	fb82 3200 	smull	r3, r2, r2, r0
 80033dc:	17c3      	asrs	r3, r0, #31
 80033de:	ebc3 1362 	rsb	r3, r3, r2, asr #5
 80033e2:	2264      	movs	r2, #100	; 0x64
 80033e4:	fb02 0313 	mls	r3, r2, r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	db6c      	blt.n	80034c6 <generate_caves+0x23a>
			for (uint16_t i = 0; i < map_height; i++) {
 80033ec:	3401      	adds	r4, #1
 80033ee:	b2a4      	uxth	r4, r4
 80033f0:	2c77      	cmp	r4, #119	; 0x77
 80033f2:	d86f      	bhi.n	80034d4 <generate_caves+0x248>
				if (i > 0 && j > 0 && CAVE_MAP[i-1][j-1] == cave_value) {
 80033f4:	2c00      	cmp	r4, #0
 80033f6:	d086      	beq.n	8003306 <generate_caves+0x7a>
 80033f8:	b16d      	cbz	r5, 8003416 <generate_caves+0x18a>
 80033fa:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
 80033fe:	3b01      	subs	r3, #1
 8003400:	4a4f      	ldr	r2, [pc, #316]	; (8003540 <generate_caves+0x2b4>)
 8003402:	6812      	ldr	r2, [r2, #0]
 8003404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003408:	442b      	add	r3, r5
 800340a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800340e:	2bcc      	cmp	r3, #204	; 0xcc
 8003410:	d003      	beq.n	800341a <generate_caves+0x18e>
				uint8_t neighbor_cave_count = 0;
 8003412:	2300      	movs	r3, #0
 8003414:	e778      	b.n	8003308 <generate_caves+0x7c>
 8003416:	2300      	movs	r3, #0
 8003418:	e776      	b.n	8003308 <generate_caves+0x7c>
					neighbor_cave_count++;
 800341a:	2301      	movs	r3, #1
 800341c:	e774      	b.n	8003308 <generate_caves+0x7c>
					neighbor_cave_count++;
 800341e:	3301      	adds	r3, #1
 8003420:	b2db      	uxtb	r3, r3
 8003422:	e77c      	b.n	800331e <generate_caves+0x92>
					neighbor_cave_count++;
 8003424:	3301      	adds	r3, #1
 8003426:	b2db      	uxtb	r3, r3
 8003428:	e787      	b.n	800333a <generate_caves+0xae>
					neighbor_cave_count++;
 800342a:	3301      	adds	r3, #1
 800342c:	b2db      	uxtb	r3, r3
 800342e:	e78e      	b.n	800334e <generate_caves+0xc2>
					neighbor_cave_count++;
 8003430:	3301      	adds	r3, #1
 8003432:	b2db      	uxtb	r3, r3
 8003434:	e795      	b.n	8003362 <generate_caves+0xd6>
					neighbor_cave_count++;
 8003436:	3301      	adds	r3, #1
 8003438:	b2db      	uxtb	r3, r3
 800343a:	e79f      	b.n	800337c <generate_caves+0xf0>
					neighbor_cave_count++;
 800343c:	3301      	adds	r3, #1
 800343e:	b2db      	uxtb	r3, r3
 8003440:	e7a6      	b.n	8003390 <generate_caves+0x104>
					neighbor_cave_count++;
 8003442:	3301      	adds	r3, #1
 8003444:	b2db      	uxtb	r3, r3
 8003446:	e7b0      	b.n	80033aa <generate_caves+0x11e>
					if (neighbor_cave_count > CAVE_BIRTH_THRESH) {
 8003448:	2b03      	cmp	r3, #3
 800344a:	d9cf      	bls.n	80033ec <generate_caves+0x160>
						CAVE_MAP[i][j] = cave_value;
 800344c:	23cc      	movs	r3, #204	; 0xcc
 800344e:	700b      	strb	r3, [r1, #0]
						if (rand() % 100 < blob_probability) {
 8003450:	f00b ff26 	bl	800f2a0 <rand>
 8003454:	4a3b      	ldr	r2, [pc, #236]	; (8003544 <generate_caves+0x2b8>)
 8003456:	fb82 3200 	smull	r3, r2, r2, r0
 800345a:	17c3      	asrs	r3, r0, #31
 800345c:	ebc3 1362 	rsb	r3, r3, r2, asr #5
 8003460:	2264      	movs	r2, #100	; 0x64
 8003462:	fb02 0313 	mls	r3, r2, r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	dac0      	bge.n	80033ec <generate_caves+0x160>
							draw_circle(i, j, radius, cave_value);
 800346a:	23cc      	movs	r3, #204	; 0xcc
 800346c:	2203      	movs	r2, #3
 800346e:	4629      	mov	r1, r5
 8003470:	4620      	mov	r0, r4
 8003472:	f7ff fedb 	bl	800322c <draw_circle>
 8003476:	e7b9      	b.n	80033ec <generate_caves+0x160>
					if (neighbor_cave_count < CAVE_DEATH_THRESH || (neighbor_cave_count > 6 && rand() % 100 < 40)) {
 8003478:	f00b ff12 	bl	800f2a0 <rand>
 800347c:	4a31      	ldr	r2, [pc, #196]	; (8003544 <generate_caves+0x2b8>)
 800347e:	fb82 3200 	smull	r3, r2, r2, r0
 8003482:	17c3      	asrs	r3, r0, #31
 8003484:	ebc3 1362 	rsb	r3, r3, r2, asr #5
 8003488:	2264      	movs	r2, #100	; 0x64
 800348a:	fb02 0313 	mls	r3, r2, r3, r0
 800348e:	2b27      	cmp	r3, #39	; 0x27
 8003490:	dc99      	bgt.n	80033c6 <generate_caves+0x13a>
						CAVE_MAP[i][j] = dirt_value;
 8003492:	4b2b      	ldr	r3, [pc, #172]	; (8003540 <generate_caves+0x2b4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	59db      	ldr	r3, [r3, r7]
 8003498:	2211      	movs	r2, #17
 800349a:	f803 2008 	strb.w	r2, [r3, r8]
						if (rand() % 100 < blob_probability) {
 800349e:	f00b feff 	bl	800f2a0 <rand>
 80034a2:	4a28      	ldr	r2, [pc, #160]	; (8003544 <generate_caves+0x2b8>)
 80034a4:	fb82 3200 	smull	r3, r2, r2, r0
 80034a8:	17c3      	asrs	r3, r0, #31
 80034aa:	ebc3 1362 	rsb	r3, r3, r2, asr #5
 80034ae:	2264      	movs	r2, #100	; 0x64
 80034b0:	fb02 0313 	mls	r3, r2, r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	da86      	bge.n	80033c6 <generate_caves+0x13a>
							draw_circle(i, j, radius, dirt_value);
 80034b8:	2311      	movs	r3, #17
 80034ba:	2203      	movs	r2, #3
 80034bc:	4629      	mov	r1, r5
 80034be:	4620      	mov	r0, r4
 80034c0:	f7ff feb4 	bl	800322c <draw_circle>
 80034c4:	e77f      	b.n	80033c6 <generate_caves+0x13a>
						draw_circle(i, j, radius, cave_value);
 80034c6:	23cc      	movs	r3, #204	; 0xcc
 80034c8:	2203      	movs	r2, #3
 80034ca:	4629      	mov	r1, r5
 80034cc:	4620      	mov	r0, r4
 80034ce:	f7ff fead 	bl	800322c <draw_circle>
 80034d2:	e78b      	b.n	80033ec <generate_caves+0x160>
		for (uint16_t j = 0; j < map_width; j++) {
 80034d4:	3501      	adds	r5, #1
 80034d6:	b2ad      	uxth	r5, r5
 80034d8:	2d63      	cmp	r5, #99	; 0x63
 80034da:	d801      	bhi.n	80034e0 <generate_caves+0x254>
			for (uint16_t i = 0; i < map_height; i++) {
 80034dc:	2400      	movs	r4, #0
 80034de:	e787      	b.n	80033f0 <generate_caves+0x164>
	for (uint8_t iter = 0; iter < CAVE_ITER; iter++) {
 80034e0:	3601      	adds	r6, #1
 80034e2:	b2f6      	uxtb	r6, r6
 80034e4:	2e09      	cmp	r6, #9
 80034e6:	d801      	bhi.n	80034ec <generate_caves+0x260>
		for (uint16_t j = 0; j < map_width; j++) {
 80034e8:	2500      	movs	r5, #0
 80034ea:	e7f5      	b.n	80034d8 <generate_caves+0x24c>
	for (uint16_t x = 0; x < map_width; x += 1) {
 80034ec:	2700      	movs	r7, #0
 80034ee:	e047      	b.n	8003580 <generate_caves+0x2f4>
				for (int8_t cy = 0; cy < CAVE_SAMPLES_PER_CELL; cy++) {
 80034f0:	3401      	adds	r4, #1
 80034f2:	b264      	sxtb	r4, r4
 80034f4:	2c01      	cmp	r4, #1
 80034f6:	dc2d      	bgt.n	8003554 <generate_caves+0x2c8>
					uint8_t depth = rand() % 6 + 7;
 80034f8:	f00b fed2 	bl	800f2a0 <rand>
 80034fc:	4b12      	ldr	r3, [pc, #72]	; (8003548 <generate_caves+0x2bc>)
 80034fe:	fb83 2300 	smull	r2, r3, r3, r0
 8003502:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
 8003506:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800350a:	eba0 0343 	sub.w	r3, r0, r3, lsl #1
 800350e:	b2db      	uxtb	r3, r3
 8003510:	3307      	adds	r3, #7
					uint16_t y_coor = y * CAVE_SAMPLES_PER_CELL + cy;
 8003512:	0071      	lsls	r1, r6, #1
 8003514:	b289      	uxth	r1, r1
 8003516:	fa11 f184 	uxtah	r1, r1, r4
 800351a:	b289      	uxth	r1, r1
					uint16_t x_coor = x * CAVE_SAMPLES_PER_CELL + cx;
 800351c:	007a      	lsls	r2, r7, #1
 800351e:	b292      	uxth	r2, r2
 8003520:	442a      	add	r2, r5
 8003522:	b292      	uxth	r2, r2
					if (y_coor > LVL1_HMAP[x_coor] + depth) {
 8003524:	4809      	ldr	r0, [pc, #36]	; (800354c <generate_caves+0x2c0>)
 8003526:	f830 0012 	ldrh.w	r0, [r0, r2, lsl #1]
 800352a:	fa50 f383 	uxtab	r3, r0, r3
 800352e:	4299      	cmp	r1, r3
 8003530:	ddde      	ble.n	80034f0 <generate_caves+0x264>
						WORLD[y_coor][x_coor] = value;
 8003532:	4b07      	ldr	r3, [pc, #28]	; (8003550 <generate_caves+0x2c4>)
 8003534:	20c8      	movs	r0, #200	; 0xc8
 8003536:	fb00 3101 	mla	r1, r0, r1, r3
 800353a:	f801 8002 	strb.w	r8, [r1, r2]
 800353e:	e7d7      	b.n	80034f0 <generate_caves+0x264>
 8003540:	200009a8 	.word	0x200009a8
 8003544:	51eb851f 	.word	0x51eb851f
 8003548:	2aaaaaab 	.word	0x2aaaaaab
 800354c:	20003f14 	.word	0x20003f14
 8003550:	20005528 	.word	0x20005528
			for (uint8_t cx = 0; cx < CAVE_SAMPLES_PER_CELL; cx++) {
 8003554:	3501      	adds	r5, #1
 8003556:	b2ed      	uxtb	r5, r5
 8003558:	2d01      	cmp	r5, #1
 800355a:	d801      	bhi.n	8003560 <generate_caves+0x2d4>
				for (int8_t cy = 0; cy < CAVE_SAMPLES_PER_CELL; cy++) {
 800355c:	2400      	movs	r4, #0
 800355e:	e7c9      	b.n	80034f4 <generate_caves+0x268>
		for (uint16_t y = 0; y < map_height; y += 1) {
 8003560:	3601      	adds	r6, #1
 8003562:	b2b6      	uxth	r6, r6
 8003564:	2e77      	cmp	r6, #119	; 0x77
 8003566:	d809      	bhi.n	800357c <generate_caves+0x2f0>
			uint8_t value = CAVE_MAP[map_height - y][x];
 8003568:	f1c6 0378 	rsb	r3, r6, #120	; 0x78
 800356c:	4a0f      	ldr	r2, [pc, #60]	; (80035ac <generate_caves+0x320>)
 800356e:	6812      	ldr	r2, [r2, #0]
 8003570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003574:	f813 8007 	ldrb.w	r8, [r3, r7]
			for (uint8_t cx = 0; cx < CAVE_SAMPLES_PER_CELL; cx++) {
 8003578:	2500      	movs	r5, #0
 800357a:	e7ed      	b.n	8003558 <generate_caves+0x2cc>
	for (uint16_t x = 0; x < map_width; x += 1) {
 800357c:	3701      	adds	r7, #1
 800357e:	b2bf      	uxth	r7, r7
 8003580:	2f63      	cmp	r7, #99	; 0x63
 8003582:	d801      	bhi.n	8003588 <generate_caves+0x2fc>
		for (uint16_t y = 0; y < map_height; y += 1) {
 8003584:	2600      	movs	r6, #0
 8003586:	e7ed      	b.n	8003564 <generate_caves+0x2d8>
	for (uint16_t j = 0; j < WORLD_HEIGHT_BLOCKS/CAVE_SAMPLES_PER_CELL; j++) {
 8003588:	2400      	movs	r4, #0
 800358a:	2c77      	cmp	r4, #119	; 0x77
 800358c:	d808      	bhi.n	80035a0 <generate_caves+0x314>
		free(CAVE_MAP[j]);
 800358e:	4b07      	ldr	r3, [pc, #28]	; (80035ac <generate_caves+0x320>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003596:	f00a feeb 	bl	800e370 <free>
	for (uint16_t j = 0; j < WORLD_HEIGHT_BLOCKS/CAVE_SAMPLES_PER_CELL; j++) {
 800359a:	3401      	adds	r4, #1
 800359c:	b2a4      	uxth	r4, r4
 800359e:	e7f4      	b.n	800358a <generate_caves+0x2fe>
	free(CAVE_MAP);
 80035a0:	4b02      	ldr	r3, [pc, #8]	; (80035ac <generate_caves+0x320>)
 80035a2:	6818      	ldr	r0, [r3, #0]
 80035a4:	f00a fee4 	bl	800e370 <free>
}
 80035a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035ac:	200009a8 	.word	0x200009a8

080035b0 <gauss_kernel>:
	filter_level(WORLD_WIDTH_BLOCKS, KERNEL_WIDTH, LEVEL_SMOOTHING_FACTOR, true);

}

// Returns gauss kernel of width width and given sigma
float* gauss_kernel(uint8_t width, uint8_t sigma) {
 80035b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035b4:	ed2d 8b02 	vpush	{d8}
 80035b8:	4605      	mov	r5, r0
 80035ba:	4688      	mov	r8, r1
	float* filter = (float*) malloc(width * sizeof(float));
 80035bc:	0080      	lsls	r0, r0, #2
 80035be:	f00a fecf 	bl	800e360 <malloc>
 80035c2:	4681      	mov	r9, r0

    float sum = 0.0;

    // Compute the filter values
    for (int i = 0; i < width; i++) {
 80035c4:	2400      	movs	r4, #0
    float sum = 0.0;
 80035c6:	ed9f 8a26 	vldr	s16, [pc, #152]	; 8003660 <gauss_kernel+0xb0>
    for (int i = 0; i < width; i++) {
 80035ca:	e02e      	b.n	800362a <gauss_kernel+0x7a>
        int x = i - (width - 1) / 2;
 80035cc:	1e6b      	subs	r3, r5, #1
 80035ce:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 80035d2:	eba4 0063 	sub.w	r0, r4, r3, asr #1
        filter[i] = exp(-x * x / (2 * sigma * sigma)) / (sqrt(2 * M_PI) * sigma);
 80035d6:	ebc4 0363 	rsb	r3, r4, r3, asr #1
 80035da:	fb00 f303 	mul.w	r3, r0, r3
 80035de:	fb08 f008 	mul.w	r0, r8, r8
 80035e2:	0040      	lsls	r0, r0, #1
 80035e4:	fb93 f0f0 	sdiv	r0, r3, r0
 80035e8:	f7fc ffc4 	bl	8000574 <__aeabi_i2d>
 80035ec:	ec41 0b10 	vmov	d0, r0, r1
 80035f0:	f009 fd7a 	bl	800d0e8 <exp>
 80035f4:	ec57 6b10 	vmov	r6, r7, d0
 80035f8:	4640      	mov	r0, r8
 80035fa:	f7fc ffbb 	bl	8000574 <__aeabi_i2d>
 80035fe:	a316      	add	r3, pc, #88	; (adr r3, 8003658 <gauss_kernel+0xa8>)
 8003600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003604:	f7fd f820 	bl	8000648 <__aeabi_dmul>
 8003608:	4602      	mov	r2, r0
 800360a:	460b      	mov	r3, r1
 800360c:	eb09 0a84 	add.w	sl, r9, r4, lsl #2
 8003610:	4630      	mov	r0, r6
 8003612:	4639      	mov	r1, r7
 8003614:	f7fd f942 	bl	800089c <__aeabi_ddiv>
 8003618:	f7fd fb0e 	bl	8000c38 <__aeabi_d2f>
 800361c:	ee07 0a90 	vmov	s15, r0
 8003620:	f8ca 0000 	str.w	r0, [sl]
        sum += filter[i];
 8003624:	ee38 8a27 	vadd.f32	s16, s16, s15
    for (int i = 0; i < width; i++) {
 8003628:	3401      	adds	r4, #1
 800362a:	42a5      	cmp	r5, r4
 800362c:	dcce      	bgt.n	80035cc <gauss_kernel+0x1c>
    }

    // Normalize the filter values
    for (int i = 0; i < width; i++) {
 800362e:	2300      	movs	r3, #0
 8003630:	e008      	b.n	8003644 <gauss_kernel+0x94>
        filter[i] /= sum;
 8003632:	eb09 0283 	add.w	r2, r9, r3, lsl #2
 8003636:	ed92 7a00 	vldr	s14, [r2]
 800363a:	eec7 7a08 	vdiv.f32	s15, s14, s16
 800363e:	edc2 7a00 	vstr	s15, [r2]
    for (int i = 0; i < width; i++) {
 8003642:	3301      	adds	r3, #1
 8003644:	429d      	cmp	r5, r3
 8003646:	dcf4      	bgt.n	8003632 <gauss_kernel+0x82>
    }

    return filter;
}
 8003648:	4648      	mov	r0, r9
 800364a:	ecbd 8b02 	vpop	{d8}
 800364e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003652:	bf00      	nop
 8003654:	f3af 8000 	nop.w
 8003658:	1ff62705 	.word	0x1ff62705
 800365c:	40040d93 	.word	0x40040d93
 8003660:	00000000 	.word	0x00000000

08003664 <erosion>:
	}


}

void erosion(uint8_t SE[SE_SIZE_EROSION][SE_SIZE_EROSION], uint16_t map_width, uint16_t map_height, uint8_t foreground) {
 8003664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003668:	b083      	sub	sp, #12
 800366a:	af00      	add	r7, sp, #0
 800366c:	4686      	mov	lr, r0
 800366e:	460d      	mov	r5, r1
 8003670:	4691      	mov	r9, r2
 8003672:	469c      	mov	ip, r3
	uint8_t se_size = SE_SIZE_EROSION;

	uint8_t temp[map_height][map_width];
 8003674:	fb01 f302 	mul.w	r3, r1, r2
 8003678:	3307      	adds	r3, #7
 800367a:	f023 0307 	bic.w	r3, r3, #7
 800367e:	ebad 0d03 	sub.w	sp, sp, r3
 8003682:	f8c7 d000 	str.w	sp, [r7]

	for (uint16_t i = 0; i < map_width; i++) {
 8003686:	2600      	movs	r6, #0
 8003688:	e036      	b.n	80036f8 <erosion+0x94>
		for (uint16_t j = LVL1_HMAP[i]; j < map_height; j++) {
			uint8_t min_value = foreground;
			for (uint16_t k = 0; k < se_size; k++) {
				for (uint16_t l = 0; l < se_size; l++) {
 800368a:	3301      	adds	r3, #1
 800368c:	b29b      	uxth	r3, r3
 800368e:	2b04      	cmp	r3, #4
 8003690:	d81c      	bhi.n	80036cc <erosion+0x68>
					if (SE[k][l] == foreground) {
 8003692:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8003696:	4471      	add	r1, lr
 8003698:	5cc9      	ldrb	r1, [r1, r3]
 800369a:	4561      	cmp	r1, ip
 800369c:	d1f5      	bne.n	800368a <erosion+0x26>
						uint16_t x = i - k + se_size / 2;
 800369e:	1ab1      	subs	r1, r6, r2
 80036a0:	b289      	uxth	r1, r1
 80036a2:	3102      	adds	r1, #2
 80036a4:	b289      	uxth	r1, r1
						uint16_t y = j - l + se_size / 2;
 80036a6:	1ae0      	subs	r0, r4, r3
 80036a8:	b280      	uxth	r0, r0
 80036aa:	3002      	adds	r0, #2
 80036ac:	b280      	uxth	r0, r0
						if (x >= 0 && x < map_width && y >= 0 && y < map_height) {
 80036ae:	428d      	cmp	r5, r1
 80036b0:	d9eb      	bls.n	800368a <erosion+0x26>
 80036b2:	4581      	cmp	r9, r0
 80036b4:	d9e9      	bls.n	800368a <erosion+0x26>
							min_value = min_value < WORLD[y][x] ? min_value : WORLD[y][x];
 80036b6:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8003748 <erosion+0xe4>
 80036ba:	f04f 0bc8 	mov.w	fp, #200	; 0xc8
 80036be:	fb0b 8000 	mla	r0, fp, r0, r8
 80036c2:	5c41      	ldrb	r1, [r0, r1]
 80036c4:	458a      	cmp	sl, r1
 80036c6:	bf28      	it	cs
 80036c8:	468a      	movcs	sl, r1
 80036ca:	e7de      	b.n	800368a <erosion+0x26>
			for (uint16_t k = 0; k < se_size; k++) {
 80036cc:	3201      	adds	r2, #1
 80036ce:	b292      	uxth	r2, r2
 80036d0:	2a04      	cmp	r2, #4
 80036d2:	d801      	bhi.n	80036d8 <erosion+0x74>
				for (uint16_t l = 0; l < se_size; l++) {
 80036d4:	2300      	movs	r3, #0
 80036d6:	e7da      	b.n	800368e <erosion+0x2a>
						}
					}
				}
			}

			temp[j][i] = min_value;
 80036d8:	fb05 f304 	mul.w	r3, r5, r4
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	6879      	ldr	r1, [r7, #4]
 80036e0:	440a      	add	r2, r1
 80036e2:	f802 a003 	strb.w	sl, [r2, r3]
		for (uint16_t j = LVL1_HMAP[i]; j < map_height; j++) {
 80036e6:	3401      	adds	r4, #1
 80036e8:	b2a4      	uxth	r4, r4
 80036ea:	454c      	cmp	r4, r9
 80036ec:	d202      	bcs.n	80036f4 <erosion+0x90>
			uint8_t min_value = foreground;
 80036ee:	46e2      	mov	sl, ip
			for (uint16_t k = 0; k < se_size; k++) {
 80036f0:	2200      	movs	r2, #0
 80036f2:	e7ed      	b.n	80036d0 <erosion+0x6c>
	for (uint16_t i = 0; i < map_width; i++) {
 80036f4:	3601      	adds	r6, #1
 80036f6:	b2b6      	uxth	r6, r6
 80036f8:	42ae      	cmp	r6, r5
 80036fa:	d204      	bcs.n	8003706 <erosion+0xa2>
		for (uint16_t j = LVL1_HMAP[i]; j < map_height; j++) {
 80036fc:	607e      	str	r6, [r7, #4]
 80036fe:	4b11      	ldr	r3, [pc, #68]	; (8003744 <erosion+0xe0>)
 8003700:	f833 4016 	ldrh.w	r4, [r3, r6, lsl #1]
 8003704:	e7f1      	b.n	80036ea <erosion+0x86>
		}
	}

	for (uint16_t i = 0; i < map_width; i++) {
 8003706:	2600      	movs	r6, #0
 8003708:	f8d7 c000 	ldr.w	ip, [r7]
 800370c:	e00f      	b.n	800372e <erosion+0xca>
		for (uint16_t j = LVL1_HMAP[i]; j < map_height; j++) {
			WORLD[j][i] = temp[j][i];
 800370e:	fb05 f203 	mul.w	r2, r5, r3
 8003712:	eb0c 0001 	add.w	r0, ip, r1
 8003716:	5c80      	ldrb	r0, [r0, r2]
 8003718:	4a0b      	ldr	r2, [pc, #44]	; (8003748 <erosion+0xe4>)
 800371a:	24c8      	movs	r4, #200	; 0xc8
 800371c:	fb04 2203 	mla	r2, r4, r3, r2
 8003720:	5450      	strb	r0, [r2, r1]
		for (uint16_t j = LVL1_HMAP[i]; j < map_height; j++) {
 8003722:	3301      	adds	r3, #1
 8003724:	b29b      	uxth	r3, r3
 8003726:	454b      	cmp	r3, r9
 8003728:	d3f1      	bcc.n	800370e <erosion+0xaa>
	for (uint16_t i = 0; i < map_width; i++) {
 800372a:	3601      	adds	r6, #1
 800372c:	b2b6      	uxth	r6, r6
 800372e:	42ae      	cmp	r6, r5
 8003730:	d204      	bcs.n	800373c <erosion+0xd8>
		for (uint16_t j = LVL1_HMAP[i]; j < map_height; j++) {
 8003732:	4631      	mov	r1, r6
 8003734:	4b03      	ldr	r3, [pc, #12]	; (8003744 <erosion+0xe0>)
 8003736:	f833 3016 	ldrh.w	r3, [r3, r6, lsl #1]
 800373a:	e7f4      	b.n	8003726 <erosion+0xc2>
		}
	}
}
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003744:	20003f14 	.word	0x20003f14
 8003748:	20005528 	.word	0x20005528

0800374c <dilation>:

void dilation(uint8_t SE[SE_SIZE_DILATION][SE_SIZE_DILATION], uint16_t map_width, uint16_t map_height, uint8_t dirt, uint8_t foreground) {
 800374c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003750:	b085      	sub	sp, #20
 8003752:	af00      	add	r7, sp, #0
 8003754:	4604      	mov	r4, r0
 8003756:	460e      	mov	r6, r1
 8003758:	4692      	mov	sl, r2
 800375a:	603b      	str	r3, [r7, #0]
 800375c:	f897 5038 	ldrb.w	r5, [r7, #56]	; 0x38

	uint8_t se_size = SE_SIZE_DILATION;

	uint8_t temp[map_height][map_width];
 8003760:	fb01 f302 	mul.w	r3, r1, r2
 8003764:	3307      	adds	r3, #7
 8003766:	f023 0307 	bic.w	r3, r3, #7
 800376a:	ebad 0d03 	sub.w	sp, sp, r3
 800376e:	46eb      	mov	fp, sp

	uint8_t depth = rand() % 5 + 5;
 8003770:	f00b fd96 	bl	800f2a0 <rand>
 8003774:	4942      	ldr	r1, [pc, #264]	; (8003880 <dilation+0x134>)
 8003776:	fb81 3100 	smull	r3, r1, r1, r0
 800377a:	17c3      	asrs	r3, r0, #31
 800377c:	ebc3 0361 	rsb	r3, r3, r1, asr #1
 8003780:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003784:	1ac3      	subs	r3, r0, r3
 8003786:	b2db      	uxtb	r3, r3
 8003788:	3305      	adds	r3, #5
 800378a:	b2db      	uxtb	r3, r3

	for (uint16_t i = 0; i < map_width; i++) {
 800378c:	f04f 0e00 	mov.w	lr, #0
 8003790:	f8c7 b004 	str.w	fp, [r7, #4]
 8003794:	469b      	mov	fp, r3
 8003796:	e048      	b.n	800382a <dilation+0xde>
		for (uint16_t j = LVL1_HMAP[i] + depth; j < map_height; j++) {
			uint8_t max_value = dirt;
			for (uint16_t k = 0; k < se_size; k++) {
				for (uint16_t l = 0; l < se_size; l++) {
 8003798:	3301      	adds	r3, #1
 800379a:	b29b      	uxth	r3, r3
 800379c:	2b02      	cmp	r3, #2
 800379e:	d825      	bhi.n	80037ec <dilation+0xa0>
					if (SE[k][l] == foreground) {
 80037a0:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80037a4:	4421      	add	r1, r4
 80037a6:	5cc9      	ldrb	r1, [r1, r3]
 80037a8:	42a9      	cmp	r1, r5
 80037aa:	d1f5      	bne.n	8003798 <dilation+0x4c>
						uint16_t x = i - k + se_size / 2;
 80037ac:	ebae 0102 	sub.w	r1, lr, r2
 80037b0:	b289      	uxth	r1, r1
 80037b2:	3101      	adds	r1, #1
 80037b4:	fa1f f881 	uxth.w	r8, r1
						uint16_t y = j - l + se_size / 2;
 80037b8:	ebac 0103 	sub.w	r1, ip, r3
 80037bc:	b289      	uxth	r1, r1
 80037be:	3101      	adds	r1, #1
 80037c0:	b289      	uxth	r1, r1
						if (x >= 0 && x < map_width && y > GROUND_SKY_RATIO + depth && y < map_height) {
 80037c2:	4546      	cmp	r6, r8
 80037c4:	d9e8      	bls.n	8003798 <dilation+0x4c>
 80037c6:	f10b 0050 	add.w	r0, fp, #80	; 0x50
 80037ca:	4281      	cmp	r1, r0
 80037cc:	dde4      	ble.n	8003798 <dilation+0x4c>
 80037ce:	458a      	cmp	sl, r1
 80037d0:	d9e2      	bls.n	8003798 <dilation+0x4c>
							max_value = max_value > WORLD[y][x] ? max_value : WORLD[y][x];
 80037d2:	482c      	ldr	r0, [pc, #176]	; (8003884 <dilation+0x138>)
 80037d4:	f04f 09c8 	mov.w	r9, #200	; 0xc8
 80037d8:	fb09 0101 	mla	r1, r9, r1, r0
 80037dc:	f811 1008 	ldrb.w	r1, [r1, r8]
 80037e0:	68f8      	ldr	r0, [r7, #12]
 80037e2:	4288      	cmp	r0, r1
 80037e4:	bf38      	it	cc
 80037e6:	4608      	movcc	r0, r1
 80037e8:	60f8      	str	r0, [r7, #12]
 80037ea:	e7d5      	b.n	8003798 <dilation+0x4c>
			for (uint16_t k = 0; k < se_size; k++) {
 80037ec:	f8d7 900c 	ldr.w	r9, [r7, #12]
 80037f0:	3201      	adds	r2, #1
 80037f2:	b292      	uxth	r2, r2
 80037f4:	2a02      	cmp	r2, #2
 80037f6:	d803      	bhi.n	8003800 <dilation+0xb4>
				for (uint16_t l = 0; l < se_size; l++) {
 80037f8:	2300      	movs	r3, #0
 80037fa:	f8c7 900c 	str.w	r9, [r7, #12]
 80037fe:	e7cd      	b.n	800379c <dilation+0x50>
						}
					}
				}
			}

			temp[j][i] = max_value;
 8003800:	fb06 f30c 	mul.w	r3, r6, ip
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	68b9      	ldr	r1, [r7, #8]
 8003808:	440a      	add	r2, r1
 800380a:	f802 9003 	strb.w	r9, [r2, r3]
		for (uint16_t j = LVL1_HMAP[i] + depth; j < map_height; j++) {
 800380e:	f10c 0c01 	add.w	ip, ip, #1
 8003812:	fa1f fc8c 	uxth.w	ip, ip
 8003816:	45d4      	cmp	ip, sl
 8003818:	d203      	bcs.n	8003822 <dilation+0xd6>
			uint8_t max_value = dirt;
 800381a:	f8d7 9000 	ldr.w	r9, [r7]
			for (uint16_t k = 0; k < se_size; k++) {
 800381e:	2200      	movs	r2, #0
 8003820:	e7e8      	b.n	80037f4 <dilation+0xa8>
	for (uint16_t i = 0; i < map_width; i++) {
 8003822:	f10e 0e01 	add.w	lr, lr, #1
 8003826:	fa1f fe8e 	uxth.w	lr, lr
 800382a:	45b6      	cmp	lr, r6
 800382c:	d208      	bcs.n	8003840 <dilation+0xf4>
		for (uint16_t j = LVL1_HMAP[i] + depth; j < map_height; j++) {
 800382e:	f8c7 e008 	str.w	lr, [r7, #8]
 8003832:	4b15      	ldr	r3, [pc, #84]	; (8003888 <dilation+0x13c>)
 8003834:	f833 c01e 	ldrh.w	ip, [r3, lr, lsl #1]
 8003838:	44dc      	add	ip, fp
 800383a:	fa1f fc8c 	uxth.w	ip, ip
 800383e:	e7ea      	b.n	8003816 <dilation+0xca>
		}
	}

	for (uint16_t i = 0; i < map_width; i++) {
 8003840:	f8d7 b004 	ldr.w	fp, [r7, #4]
 8003844:	2500      	movs	r5, #0
 8003846:	e00f      	b.n	8003868 <dilation+0x11c>
		for (uint16_t j = LVL1_HMAP[i]; j < map_height; j++) {
			WORLD[j][i] = temp[j][i];
 8003848:	fb06 f203 	mul.w	r2, r6, r3
 800384c:	eb0b 0001 	add.w	r0, fp, r1
 8003850:	5c80      	ldrb	r0, [r0, r2]
 8003852:	4a0c      	ldr	r2, [pc, #48]	; (8003884 <dilation+0x138>)
 8003854:	24c8      	movs	r4, #200	; 0xc8
 8003856:	fb04 2203 	mla	r2, r4, r3, r2
 800385a:	5450      	strb	r0, [r2, r1]
		for (uint16_t j = LVL1_HMAP[i]; j < map_height; j++) {
 800385c:	3301      	adds	r3, #1
 800385e:	b29b      	uxth	r3, r3
 8003860:	4553      	cmp	r3, sl
 8003862:	d3f1      	bcc.n	8003848 <dilation+0xfc>
	for (uint16_t i = 0; i < map_width; i++) {
 8003864:	3501      	adds	r5, #1
 8003866:	b2ad      	uxth	r5, r5
 8003868:	42b5      	cmp	r5, r6
 800386a:	d204      	bcs.n	8003876 <dilation+0x12a>
		for (uint16_t j = LVL1_HMAP[i]; j < map_height; j++) {
 800386c:	4629      	mov	r1, r5
 800386e:	4b06      	ldr	r3, [pc, #24]	; (8003888 <dilation+0x13c>)
 8003870:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8003874:	e7f4      	b.n	8003860 <dilation+0x114>
		}
	}
}
 8003876:	3714      	adds	r7, #20
 8003878:	46bd      	mov	sp, r7
 800387a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800387e:	bf00      	nop
 8003880:	66666667 	.word	0x66666667
 8003884:	20005528 	.word	0x20005528
 8003888:	20003f14 	.word	0x20003f14

0800388c <shape_caves_with_morphological_operations>:
void shape_caves_with_morphological_operations(uint8_t dirt, uint8_t foreground) {
 800388c:	b530      	push	{r4, r5, lr}
 800388e:	b08d      	sub	sp, #52	; 0x34
 8003890:	4605      	mov	r5, r0
 8003892:	460c      	mov	r4, r1
	for (uint8_t i = 0; i < SE_SIZE_EROSION; i++) {
 8003894:	f04f 0e00 	mov.w	lr, #0
 8003898:	e015      	b.n	80038c6 <shape_caves_with_morphological_operations+0x3a>
			if ((i < SE_SIZE_EROSION/3 || i > 2*SE_SIZE_EROSION/3) && (j < SE_SIZE_EROSION/3 || j > 2*SE_SIZE_EROSION/3)) {
 800389a:	f10e 33ff 	add.w	r3, lr, #4294967295	; 0xffffffff
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d815      	bhi.n	80038d0 <shape_caves_with_morphological_operations+0x44>
				EROSION_SE[i][j] = foreground;
 80038a4:	eb0e 0c8e 	add.w	ip, lr, lr, lsl #2
 80038a8:	f10c 0330 	add.w	r3, ip, #48	; 0x30
 80038ac:	eb0d 0c03 	add.w	ip, sp, r3
 80038b0:	4494      	add	ip, r2
 80038b2:	f80c 4c1c 	strb.w	r4, [ip, #-28]
		for (uint8_t j = 0; j < SE_SIZE_EROSION; j++) {
 80038b6:	3201      	adds	r2, #1
 80038b8:	b2d2      	uxtb	r2, r2
 80038ba:	2a04      	cmp	r2, #4
 80038bc:	d9ed      	bls.n	800389a <shape_caves_with_morphological_operations+0xe>
	for (uint8_t i = 0; i < SE_SIZE_EROSION; i++) {
 80038be:	f10e 0e01 	add.w	lr, lr, #1
 80038c2:	fa5f fe8e 	uxtb.w	lr, lr
 80038c6:	f1be 0f04 	cmp.w	lr, #4
 80038ca:	d80d      	bhi.n	80038e8 <shape_caves_with_morphological_operations+0x5c>
		for (uint8_t j = 0; j < SE_SIZE_EROSION; j++) {
 80038cc:	2200      	movs	r2, #0
 80038ce:	e7f4      	b.n	80038ba <shape_caves_with_morphological_operations+0x2e>
			if ((i < SE_SIZE_EROSION/3 || i > 2*SE_SIZE_EROSION/3) && (j < SE_SIZE_EROSION/3 || j > 2*SE_SIZE_EROSION/3)) {
 80038d0:	1e53      	subs	r3, r2, #1
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d9e5      	bls.n	80038a4 <shape_caves_with_morphological_operations+0x18>
				EROSION_SE[i][j] = dirt;
 80038d8:	eb0e 038e 	add.w	r3, lr, lr, lsl #2
 80038dc:	3330      	adds	r3, #48	; 0x30
 80038de:	446b      	add	r3, sp
 80038e0:	4413      	add	r3, r2
 80038e2:	f803 5c1c 	strb.w	r5, [r3, #-28]
 80038e6:	e7e6      	b.n	80038b6 <shape_caves_with_morphological_operations+0x2a>
	for (uint8_t i = 0; i < SE_SIZE_DILATION; i++) {
 80038e8:	2100      	movs	r1, #0
 80038ea:	e010      	b.n	800390e <shape_caves_with_morphological_operations+0x82>
			if ((i < SE_SIZE_DILATION/3 || i > 2*SE_SIZE_DILATION/3) && (j < SE_SIZE_DILATION/3 || j > 2*SE_SIZE_DILATION/3)) {
 80038ec:	1e4a      	subs	r2, r1, #1
 80038ee:	b2d2      	uxtb	r2, r2
 80038f0:	2a01      	cmp	r2, #1
 80038f2:	d810      	bhi.n	8003916 <shape_caves_with_morphological_operations+0x8a>
				DILATION_SE[i][j] = foreground;
 80038f4:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80038f8:	3230      	adds	r2, #48	; 0x30
 80038fa:	446a      	add	r2, sp
 80038fc:	441a      	add	r2, r3
 80038fe:	f802 4c28 	strb.w	r4, [r2, #-40]
		for (uint8_t j = 0; j < SE_SIZE_DILATION; j++) {
 8003902:	3301      	adds	r3, #1
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b02      	cmp	r3, #2
 8003908:	d9f0      	bls.n	80038ec <shape_caves_with_morphological_operations+0x60>
	for (uint8_t i = 0; i < SE_SIZE_DILATION; i++) {
 800390a:	3101      	adds	r1, #1
 800390c:	b2c9      	uxtb	r1, r1
 800390e:	2902      	cmp	r1, #2
 8003910:	d80d      	bhi.n	800392e <shape_caves_with_morphological_operations+0xa2>
		for (uint8_t j = 0; j < SE_SIZE_DILATION; j++) {
 8003912:	2300      	movs	r3, #0
 8003914:	e7f7      	b.n	8003906 <shape_caves_with_morphological_operations+0x7a>
			if ((i < SE_SIZE_DILATION/3 || i > 2*SE_SIZE_DILATION/3) && (j < SE_SIZE_DILATION/3 || j > 2*SE_SIZE_DILATION/3)) {
 8003916:	1e5a      	subs	r2, r3, #1
 8003918:	b2d2      	uxtb	r2, r2
 800391a:	2a01      	cmp	r2, #1
 800391c:	d9ea      	bls.n	80038f4 <shape_caves_with_morphological_operations+0x68>
				DILATION_SE[i][j] = dirt;
 800391e:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8003922:	3230      	adds	r2, #48	; 0x30
 8003924:	446a      	add	r2, sp
 8003926:	441a      	add	r2, r3
 8003928:	f802 5c28 	strb.w	r5, [r2, #-40]
 800392c:	e7e9      	b.n	8003902 <shape_caves_with_morphological_operations+0x76>
	if (foreground == cave) {
 800392e:	2ccc      	cmp	r4, #204	; 0xcc
 8003930:	d01d      	beq.n	800396e <shape_caves_with_morphological_operations+0xe2>
		dilation(DILATION_SE, width, height, dirt, foreground);
 8003932:	9400      	str	r4, [sp, #0]
 8003934:	462b      	mov	r3, r5
 8003936:	22f0      	movs	r2, #240	; 0xf0
 8003938:	21c8      	movs	r1, #200	; 0xc8
 800393a:	a802      	add	r0, sp, #8
 800393c:	f7ff ff06 	bl	800374c <dilation>
		dilation(DILATION_SE, width, height, dirt, foreground);
 8003940:	9400      	str	r4, [sp, #0]
 8003942:	462b      	mov	r3, r5
 8003944:	22f0      	movs	r2, #240	; 0xf0
 8003946:	21c8      	movs	r1, #200	; 0xc8
 8003948:	a802      	add	r0, sp, #8
 800394a:	f7ff feff 	bl	800374c <dilation>
		dilation(DILATION_SE, width, height, dirt, foreground);
 800394e:	9400      	str	r4, [sp, #0]
 8003950:	462b      	mov	r3, r5
 8003952:	22f0      	movs	r2, #240	; 0xf0
 8003954:	21c8      	movs	r1, #200	; 0xc8
 8003956:	a802      	add	r0, sp, #8
 8003958:	f7ff fef8 	bl	800374c <dilation>
		dilation(DILATION_SE, width, height, dirt, foreground);
 800395c:	9400      	str	r4, [sp, #0]
 800395e:	462b      	mov	r3, r5
 8003960:	22f0      	movs	r2, #240	; 0xf0
 8003962:	21c8      	movs	r1, #200	; 0xc8
 8003964:	a802      	add	r0, sp, #8
 8003966:	f7ff fef1 	bl	800374c <dilation>
}
 800396a:	b00d      	add	sp, #52	; 0x34
 800396c:	bd30      	pop	{r4, r5, pc}
		dilation(DILATION_SE, width, height, dirt, foreground);
 800396e:	9400      	str	r4, [sp, #0]
 8003970:	462b      	mov	r3, r5
 8003972:	22f0      	movs	r2, #240	; 0xf0
 8003974:	21c8      	movs	r1, #200	; 0xc8
 8003976:	a802      	add	r0, sp, #8
 8003978:	f7ff fee8 	bl	800374c <dilation>
		erosion(EROSION_SE, width, height, foreground);
 800397c:	4623      	mov	r3, r4
 800397e:	22f0      	movs	r2, #240	; 0xf0
 8003980:	21c8      	movs	r1, #200	; 0xc8
 8003982:	a805      	add	r0, sp, #20
 8003984:	f7ff fe6e 	bl	8003664 <erosion>
		dilation(DILATION_SE, width, height, dirt, foreground);
 8003988:	9400      	str	r4, [sp, #0]
 800398a:	462b      	mov	r3, r5
 800398c:	22f0      	movs	r2, #240	; 0xf0
 800398e:	21c8      	movs	r1, #200	; 0xc8
 8003990:	a802      	add	r0, sp, #8
 8003992:	f7ff fedb 	bl	800374c <dilation>
		erosion(EROSION_SE, width, height, foreground);
 8003996:	4623      	mov	r3, r4
 8003998:	22f0      	movs	r2, #240	; 0xf0
 800399a:	21c8      	movs	r1, #200	; 0xc8
 800399c:	a805      	add	r0, sp, #20
 800399e:	f7ff fe61 	bl	8003664 <erosion>
		dilation(DILATION_SE, width, height, dirt, foreground);
 80039a2:	9400      	str	r4, [sp, #0]
 80039a4:	462b      	mov	r3, r5
 80039a6:	22f0      	movs	r2, #240	; 0xf0
 80039a8:	21c8      	movs	r1, #200	; 0xc8
 80039aa:	a802      	add	r0, sp, #8
 80039ac:	f7ff fece 	bl	800374c <dilation>
		erosion(EROSION_SE, width, height, foreground);
 80039b0:	4623      	mov	r3, r4
 80039b2:	22f0      	movs	r2, #240	; 0xf0
 80039b4:	21c8      	movs	r1, #200	; 0xc8
 80039b6:	a805      	add	r0, sp, #20
 80039b8:	f7ff fe54 	bl	8003664 <erosion>
		dilation(DILATION_SE, width, height, dirt, foreground);
 80039bc:	9400      	str	r4, [sp, #0]
 80039be:	462b      	mov	r3, r5
 80039c0:	22f0      	movs	r2, #240	; 0xf0
 80039c2:	21c8      	movs	r1, #200	; 0xc8
 80039c4:	a802      	add	r0, sp, #8
 80039c6:	f7ff fec1 	bl	800374c <dilation>
		dilation(DILATION_SE, width, height, dirt, foreground);
 80039ca:	9400      	str	r4, [sp, #0]
 80039cc:	462b      	mov	r3, r5
 80039ce:	22f0      	movs	r2, #240	; 0xf0
 80039d0:	21c8      	movs	r1, #200	; 0xc8
 80039d2:	a802      	add	r0, sp, #8
 80039d4:	f7ff feba 	bl	800374c <dilation>
 80039d8:	e7c7      	b.n	800396a <shape_caves_with_morphological_operations+0xde>
	...

080039dc <place_lava>:
void place_lava() {
 80039dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	srand(time(NULL));
 80039de:	2000      	movs	r0, #0
 80039e0:	f00c fb7e 	bl	80100e0 <time>
 80039e4:	f00b fc2e 	bl	800f244 <srand>
	uint8_t lava_blob_radius = rand() % 3;
 80039e8:	f00b fc5a 	bl	800f2a0 <rand>
 80039ec:	4f1f      	ldr	r7, [pc, #124]	; (8003a6c <place_lava+0x90>)
 80039ee:	fb87 2700 	smull	r2, r7, r7, r0
 80039f2:	eba7 77e0 	sub.w	r7, r7, r0, asr #31
 80039f6:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 80039fa:	1bc7      	subs	r7, r0, r7
 80039fc:	b2ff      	uxtb	r7, r7
	for (cell_c i = 0; i < WORLD_WIDTH_CELLS; i++) {
 80039fe:	2500      	movs	r5, #0
 8003a00:	e026      	b.n	8003a50 <place_lava+0x74>
				draw_blob(i, j, lava_blob_radius, lava_block);
 8003a02:	2388      	movs	r3, #136	; 0x88
 8003a04:	463a      	mov	r2, r7
 8003a06:	4621      	mov	r1, r4
 8003a08:	4628      	mov	r0, r5
 8003a0a:	f7ff fbe7 	bl	80031dc <draw_blob>
 8003a0e:	e014      	b.n	8003a3a <place_lava+0x5e>
		for (uint16_t j = starting_depth; j < WORLD_HEIGHT_CELLS; j++) {
 8003a10:	3401      	adds	r4, #1
 8003a12:	b2a4      	uxth	r4, r4
 8003a14:	2cef      	cmp	r4, #239	; 0xef
 8003a16:	d819      	bhi.n	8003a4c <place_lava+0x70>
			if ((float) rand() / (float) (RAND_MAX / 100) < chance_of_lava) { // && WORLD[j][i] & 0xF0 != _dirt_bg) {
 8003a18:	f00b fc42 	bl	800f2a0 <rand>
 8003a1c:	ee07 0a90 	vmov	s15, r0
 8003a20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a24:	eddf 6a12 	vldr	s13, [pc, #72]	; 8003a70 <place_lava+0x94>
 8003a28:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003a2c:	eddf 7a11 	vldr	s15, [pc, #68]	; 8003a74 <place_lava+0x98>
 8003a30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a38:	d4e3      	bmi.n	8003a02 <place_lava+0x26>
			if (j >= WORLD_HEIGHT_CELLS - 2) {
 8003a3a:	2ced      	cmp	r4, #237	; 0xed
 8003a3c:	d9e8      	bls.n	8003a10 <place_lava+0x34>
				WORLD[j][i] = lava_block;
 8003a3e:	4b0e      	ldr	r3, [pc, #56]	; (8003a78 <place_lava+0x9c>)
 8003a40:	22c8      	movs	r2, #200	; 0xc8
 8003a42:	fb02 3304 	mla	r3, r2, r4, r3
 8003a46:	2288      	movs	r2, #136	; 0x88
 8003a48:	559a      	strb	r2, [r3, r6]
 8003a4a:	e7e1      	b.n	8003a10 <place_lava+0x34>
	for (cell_c i = 0; i < WORLD_WIDTH_CELLS; i++) {
 8003a4c:	3501      	adds	r5, #1
 8003a4e:	b2ad      	uxth	r5, r5
 8003a50:	2dc7      	cmp	r5, #199	; 0xc7
 8003a52:	d806      	bhi.n	8003a62 <place_lava+0x86>
		cell_c starting_depth = LVL1_HMAP[2*i] + 10;
 8003a54:	462e      	mov	r6, r5
 8003a56:	4b09      	ldr	r3, [pc, #36]	; (8003a7c <place_lava+0xa0>)
 8003a58:	f833 4025 	ldrh.w	r4, [r3, r5, lsl #2]
 8003a5c:	340a      	adds	r4, #10
 8003a5e:	b2a4      	uxth	r4, r4
		for (uint16_t j = starting_depth; j < WORLD_HEIGHT_CELLS; j++) {
 8003a60:	e7d8      	b.n	8003a14 <place_lava+0x38>
	shape_caves_with_morphological_operations(dirt_block, lava_block);
 8003a62:	2188      	movs	r1, #136	; 0x88
 8003a64:	2011      	movs	r0, #17
 8003a66:	f7ff ff11 	bl	800388c <shape_caves_with_morphological_operations>
}
 8003a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a6c:	55555556 	.word	0x55555556
 8003a70:	4ba3d70a 	.word	0x4ba3d70a
 8003a74:	3dcccccd 	.word	0x3dcccccd
 8003a78:	20005528 	.word	0x20005528
 8003a7c:	20003f14 	.word	0x20003f14

08003a80 <filter_level>:

void filter_level(uint16_t array_size, uint8_t kernel_width, uint8_t sigma, bool only_sharp_edges) {
 8003a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a84:	ed2d 8b04 	vpush	{d8-d9}
 8003a88:	b083      	sub	sp, #12
 8003a8a:	4607      	mov	r7, r0
 8003a8c:	460c      	mov	r4, r1
 8003a8e:	4615      	mov	r5, r2
 8003a90:	4699      	mov	r9, r3
	int8_t* result = malloc(array_size);
 8003a92:	f00a fc65 	bl	800e360 <malloc>
 8003a96:	4683      	mov	fp, r0

	float* filter = gauss_kernel(kernel_width, sigma);
 8003a98:	4629      	mov	r1, r5
 8003a9a:	4620      	mov	r0, r4
 8003a9c:	f7ff fd88 	bl	80035b0 <gauss_kernel>
 8003aa0:	4682      	mov	sl, r0


	for (uint16_t i = 0; i < array_size; i++) {
 8003aa2:	2500      	movs	r5, #0
 8003aa4:	e03f      	b.n	8003b26 <filter_level+0xa6>
		float sum = 0.0;

		float std = 0.0;
		float mean = 0.0;

		for (int j = 0; j < kernel_width; j++) {
 8003aa6:	3101      	adds	r1, #1
 8003aa8:	428c      	cmp	r4, r1
 8003aaa:	dd1a      	ble.n	8003ae2 <filter_level+0x62>
			int k = i + j - (kernel_width - 1) / 2;
 8003aac:	186b      	adds	r3, r5, r1
 8003aae:	1e62      	subs	r2, r4, #1
 8003ab0:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
			if (k >= 0 && k < array_size) {
 8003ab4:	ebb3 0362 	subs.w	r3, r3, r2, asr #1
 8003ab8:	d4f5      	bmi.n	8003aa6 <filter_level+0x26>
 8003aba:	429f      	cmp	r7, r3
 8003abc:	ddf3      	ble.n	8003aa6 <filter_level+0x26>
				sum += LVL1_HMAP[k] * filter[j];
 8003abe:	4a54      	ldr	r2, [pc, #336]	; (8003c10 <filter_level+0x190>)
 8003ac0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ac4:	ee07 3a90 	vmov	s15, r3
 8003ac8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003acc:	eb0a 0381 	add.w	r3, sl, r1, lsl #2
 8003ad0:	ed93 7a00 	vldr	s14, [r3]
 8003ad4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003ad8:	ee38 8a07 	vadd.f32	s16, s16, s14
				mean += LVL1_HMAP[k];
 8003adc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003ae0:	e7e1      	b.n	8003aa6 <filter_level+0x26>
			}
		}

		// Calculate standard deviation
		if (only_sharp_edges) {
 8003ae2:	f1b9 0f00 	cmp.w	r9, #0
 8003ae6:	d126      	bne.n	8003b36 <filter_level+0xb6>
		float std = 0.0;
 8003ae8:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8003c14 <filter_level+0x194>
			}
			std /= (kernel_width - 1);
			std = sqrt(std);
		}

		if ((only_sharp_edges && std > TERRAIN_STD_THRESH) || !only_sharp_edges) {
 8003aec:	f1b9 0f00 	cmp.w	r9, #0
 8003af0:	d006      	beq.n	8003b00 <filter_level+0x80>
 8003af2:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8003af6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003afe:	dc02      	bgt.n	8003b06 <filter_level+0x86>
 8003b00:	f1b9 0f00 	cmp.w	r9, #0
 8003b04:	d161      	bne.n	8003bca <filter_level+0x14a>
			result[i] = (int8_t) round(sum);
 8003b06:	ee18 0a10 	vmov	r0, s16
 8003b0a:	f7fc fd45 	bl	8000598 <__aeabi_f2d>
 8003b0e:	ec41 0b10 	vmov	d0, r0, r1
 8003b12:	f009 faa3 	bl	800d05c <round>
 8003b16:	ec51 0b10 	vmov	r0, r1, d0
 8003b1a:	f7fd f845 	bl	8000ba8 <__aeabi_d2iz>
 8003b1e:	f80b 0005 	strb.w	r0, [fp, r5]
	for (uint16_t i = 0; i < array_size; i++) {
 8003b22:	3501      	adds	r5, #1
 8003b24:	b2ad      	uxth	r5, r5
 8003b26:	42bd      	cmp	r5, r7
 8003b28:	d255      	bcs.n	8003bd6 <filter_level+0x156>
		for (int j = 0; j < kernel_width; j++) {
 8003b2a:	2100      	movs	r1, #0
		float mean = 0.0;
 8003b2c:	eddf 6a39 	vldr	s13, [pc, #228]	; 8003c14 <filter_level+0x194>
		float sum = 0.0;
 8003b30:	eeb0 8a66 	vmov.f32	s16, s13
 8003b34:	e7b8      	b.n	8003aa8 <filter_level+0x28>
			mean = mean / (kernel_width-1);
 8003b36:	f104 38ff 	add.w	r8, r4, #4294967295	; 0xffffffff
 8003b3a:	ee07 8a90 	vmov	s15, r8
 8003b3e:	eeb8 9ae7 	vcvt.f32.s32	s18, s15
 8003b42:	eec6 9a89 	vdiv.f32	s19, s13, s18
			for (int j = 0; j < kernel_width; j++) {
 8003b46:	2600      	movs	r6, #0
		float std = 0.0;
 8003b48:	eddf 8a32 	vldr	s17, [pc, #200]	; 8003c14 <filter_level+0x194>
			for (int j = 0; j < kernel_width; j++) {
 8003b4c:	e000      	b.n	8003b50 <filter_level+0xd0>
 8003b4e:	3601      	adds	r6, #1
 8003b50:	42b4      	cmp	r4, r6
 8003b52:	dd29      	ble.n	8003ba8 <filter_level+0x128>
				int k = i + j - (kernel_width - 1) / 2;
 8003b54:	19ab      	adds	r3, r5, r6
 8003b56:	eb08 72d8 	add.w	r2, r8, r8, lsr #31
				if (k >= 0 && k < array_size) {
 8003b5a:	ebb3 0362 	subs.w	r3, r3, r2, asr #1
 8003b5e:	d4f6      	bmi.n	8003b4e <filter_level+0xce>
 8003b60:	429f      	cmp	r7, r3
 8003b62:	ddf4      	ble.n	8003b4e <filter_level+0xce>
					std += pow(LVL1_HMAP[k] - mean, 2);
 8003b64:	4a2a      	ldr	r2, [pc, #168]	; (8003c10 <filter_level+0x190>)
 8003b66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b6a:	ee07 3a90 	vmov	s15, r3
 8003b6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b72:	ee77 7ae9 	vsub.f32	s15, s15, s19
 8003b76:	ee17 0a90 	vmov	r0, s15
 8003b7a:	f7fc fd0d 	bl	8000598 <__aeabi_f2d>
 8003b7e:	ed9f 1b22 	vldr	d1, [pc, #136]	; 8003c08 <filter_level+0x188>
 8003b82:	ec41 0b10 	vmov	d0, r0, r1
 8003b86:	f009 faf7 	bl	800d178 <pow>
 8003b8a:	ed8d 0b00 	vstr	d0, [sp]
 8003b8e:	ee18 0a90 	vmov	r0, s17
 8003b92:	f7fc fd01 	bl	8000598 <__aeabi_f2d>
 8003b96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b9a:	f7fc fb9f 	bl	80002dc <__adddf3>
 8003b9e:	f7fd f84b 	bl	8000c38 <__aeabi_d2f>
 8003ba2:	ee08 0a90 	vmov	s17, r0
 8003ba6:	e7d2      	b.n	8003b4e <filter_level+0xce>
			std = sqrt(std);
 8003ba8:	eec8 7a89 	vdiv.f32	s15, s17, s18
 8003bac:	ee17 0a90 	vmov	r0, s15
 8003bb0:	f7fc fcf2 	bl	8000598 <__aeabi_f2d>
 8003bb4:	ec41 0b10 	vmov	d0, r0, r1
 8003bb8:	f009 fb4e 	bl	800d258 <sqrt>
 8003bbc:	ec51 0b10 	vmov	r0, r1, d0
 8003bc0:	f7fd f83a 	bl	8000c38 <__aeabi_d2f>
 8003bc4:	ee07 0a90 	vmov	s15, r0
 8003bc8:	e790      	b.n	8003aec <filter_level+0x6c>
		} else {
			result[i] = LVL1_HMAP[i];
 8003bca:	4b11      	ldr	r3, [pc, #68]	; (8003c10 <filter_level+0x190>)
 8003bcc:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8003bd0:	f80b 3005 	strb.w	r3, [fp, r5]
 8003bd4:	e7a5      	b.n	8003b22 <filter_level+0xa2>
		}
	}

	// Write back
	for (uint16_t i = 0; i < array_size; i++) {
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	e006      	b.n	8003be8 <filter_level+0x168>
		LVL1_HMAP[i] = result[i];
 8003bda:	f91b 1003 	ldrsb.w	r1, [fp, r3]
 8003bde:	4a0c      	ldr	r2, [pc, #48]	; (8003c10 <filter_level+0x190>)
 8003be0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (uint16_t i = 0; i < array_size; i++) {
 8003be4:	3301      	adds	r3, #1
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	42bb      	cmp	r3, r7
 8003bea:	d3f6      	bcc.n	8003bda <filter_level+0x15a>
	}

	free(filter);
 8003bec:	4650      	mov	r0, sl
 8003bee:	f00a fbbf 	bl	800e370 <free>
	free(result);
 8003bf2:	4658      	mov	r0, fp
 8003bf4:	f00a fbbc 	bl	800e370 <free>
}
 8003bf8:	b003      	add	sp, #12
 8003bfa:	ecbd 8b04 	vpop	{d8-d9}
 8003bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c02:	bf00      	nop
 8003c04:	f3af 8000 	nop.w
 8003c08:	00000000 	.word	0x00000000
 8003c0c:	40000000 	.word	0x40000000
 8003c10:	20003f14 	.word	0x20003f14
 8003c14:	00000000 	.word	0x00000000

08003c18 <generate_height_map>:
void generate_height_map(uint8_t random_lower, uint8_t random_upper, float roughness) {
 8003c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c1c:	ed2d 8b02 	vpush	{d8}
 8003c20:	b085      	sub	sp, #20
 8003c22:	4681      	mov	r9, r0
 8003c24:	9101      	str	r1, [sp, #4]
 8003c26:	eeb0 8a40 	vmov.f32	s16, s0
	srand(time(NULL));
 8003c2a:	2000      	movs	r0, #0
 8003c2c:	f00c fa58 	bl	80100e0 <time>
 8003c30:	f00b fb08 	bl	800f244 <srand>
	HEIGHT_MAP[0][0] = 0;			// Elevated on edge
 8003c34:	4b94      	ldr	r3, [pc, #592]	; (8003e88 <generate_height_map+0x270>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	801a      	strh	r2, [r3, #0]
	HEIGHT_MAP[0][map_size-1] = 0;
 8003c3a:	f8a3 2320 	strh.w	r2, [r3, #800]	; 0x320
	HEIGHT_MAP[map_size-1][0] = 0;	// Elevated on edge
 8003c3e:	f503 43a0 	add.w	r3, r3, #20480	; 0x5000
 8003c42:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
	HEIGHT_MAP[map_size-1][map_size-1] = 0;
 8003c46:	f8a3 2460 	strh.w	r2, [r3, #1120]	; 0x460
	uint8_t step = map_size - 1;
 8003c4a:	f04f 0b90 	mov.w	fp, #144	; 0x90
	while (step > 1) {
 8003c4e:	e0da      	b.n	8003e06 <generate_height_map+0x1ee>
				uint8_t sum = 	HEIGHT_MAP[y-half_step][x-half_step] +
 8003c50:	ebaa 0306 	sub.w	r3, sl, r6
 8003c54:	1baa      	subs	r2, r5, r6
 8003c56:	4f8c      	ldr	r7, [pc, #560]	; (8003e88 <generate_height_map+0x270>)
 8003c58:	f04f 081a 	mov.w	r8, #26
 8003c5c:	fb08 f303 	mul.w	r3, r8, r3
 8003c60:	1899      	adds	r1, r3, r2
 8003c62:	f937 4011 	ldrsh.w	r4, [r7, r1, lsl #1]
								HEIGHT_MAP[y-half_step][x+half_step] +
 8003c66:	1971      	adds	r1, r6, r5
 8003c68:	440b      	add	r3, r1
 8003c6a:	f937 3013 	ldrsh.w	r3, [r7, r3, lsl #1]
				uint8_t sum = 	HEIGHT_MAP[y-half_step][x-half_step] +
 8003c6e:	441c      	add	r4, r3
								HEIGHT_MAP[y+half_step][x-half_step] +
 8003c70:	eb06 030a 	add.w	r3, r6, sl
 8003c74:	fb08 f303 	mul.w	r3, r8, r3
 8003c78:	441a      	add	r2, r3
 8003c7a:	f937 2012 	ldrsh.w	r2, [r7, r2, lsl #1]
								HEIGHT_MAP[y-half_step][x+half_step] +
 8003c7e:	fa52 f484 	uxtab	r4, r2, r4
								HEIGHT_MAP[y+half_step][x+half_step];
 8003c82:	440b      	add	r3, r1
 8003c84:	f937 3013 	ldrsh.w	r3, [r7, r3, lsl #1]
								HEIGHT_MAP[y+half_step][x-half_step] +
 8003c88:	b2db      	uxtb	r3, r3
				uint8_t sum = 	HEIGHT_MAP[y-half_step][x-half_step] +
 8003c8a:	fa53 f484 	uxtab	r4, r3, r4
 8003c8e:	b2e4      	uxtb	r4, r4
				uint8_t random_n = random_lower + (uint8_t) ( (int) rand() % (random_upper - random_lower + 1));
 8003c90:	f00b fb06 	bl	800f2a0 <rand>
 8003c94:	9b01      	ldr	r3, [sp, #4]
 8003c96:	eba3 0309 	sub.w	r3, r3, r9
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	fb90 f2f3 	sdiv	r2, r0, r3
 8003ca0:	fb03 0012 	mls	r0, r3, r2, r0
 8003ca4:	fa59 f080 	uxtab	r0, r9, r0
 8003ca8:	b2c0      	uxtb	r0, r0
				uint8_t average = (uint8_t) round(sum / 4);
 8003caa:	08a4      	lsrs	r4, r4, #2
				HEIGHT_MAP[y][x] = average + random_n * roughness;
 8003cac:	ee07 0a90 	vmov	s15, r0
 8003cb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cb4:	ee67 7a88 	vmul.f32	s15, s15, s16
 8003cb8:	ee07 4a10 	vmov	s14, r4
 8003cbc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003cc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cc4:	fb08 580a 	mla	r8, r8, sl, r5
 8003cc8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ccc:	ee17 3a90 	vmov	r3, s15
 8003cd0:	f827 3018 	strh.w	r3, [r7, r8, lsl #1]
			for (uint16_t x = step / 2; x < map_size- 1; x += step) {
 8003cd4:	445d      	add	r5, fp
 8003cd6:	b2ad      	uxth	r5, r5
 8003cd8:	f5b5 7fc8 	cmp.w	r5, #400	; 0x190
 8003cdc:	d3b8      	bcc.n	8003c50 <generate_height_map+0x38>
		for (uint16_t y = step / 2; y < map_size - 1; y += step) {
 8003cde:	9b02      	ldr	r3, [sp, #8]
 8003ce0:	445b      	add	r3, fp
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	9302      	str	r3, [sp, #8]
 8003ce6:	9b02      	ldr	r3, [sp, #8]
 8003ce8:	469a      	mov	sl, r3
 8003cea:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003cee:	d201      	bcs.n	8003cf4 <generate_height_map+0xdc>
			for (uint16_t x = step / 2; x < map_size- 1; x += step) {
 8003cf0:	9d03      	ldr	r5, [sp, #12]
 8003cf2:	e7f1      	b.n	8003cd8 <generate_height_map+0xc0>
		for (uint16_t y = 0; y < map_size; y += step/2) {
 8003cf4:	f04f 0a00 	mov.w	sl, #0
 8003cf8:	f8cd 9008 	str.w	r9, [sp, #8]
 8003cfc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8003d00:	e067      	b.n	8003dd2 <generate_height_map+0x1ba>
				uint8_t count = 0;
 8003d02:	2300      	movs	r3, #0
				uint8_t sum = 0;
 8003d04:	461a      	mov	r2, r3
 8003d06:	e034      	b.n	8003d72 <generate_height_map+0x15a>
				uint8_t average = sum / count;
 8003d08:	fbb2 f5f3 	udiv	r5, r2, r3
				uint8_t random_n = random_lower + (uint8_t) ((int) rand() % (random_upper - random_lower + 1)) * roughness;
 8003d0c:	f00b fac8 	bl	800f2a0 <rand>
 8003d10:	9b01      	ldr	r3, [sp, #4]
 8003d12:	9902      	ldr	r1, [sp, #8]
 8003d14:	1a5b      	subs	r3, r3, r1
 8003d16:	3301      	adds	r3, #1
 8003d18:	fb90 f2f3 	sdiv	r2, r0, r3
 8003d1c:	fb03 0012 	mls	r0, r3, r2, r0
 8003d20:	b2c0      	uxtb	r0, r0
 8003d22:	ee07 0a90 	vmov	s15, r0
 8003d26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d2a:	ee67 7a88 	vmul.f32	s15, s15, s16
 8003d2e:	ee07 1a10 	vmov	s14, r1
 8003d32:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003d36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d3e:	ee17 3a90 	vmov	r3, s15
				HEIGHT_MAP[y][x] = average + random_n;
 8003d42:	fa55 f583 	uxtab	r5, r5, r3
 8003d46:	231a      	movs	r3, #26
 8003d48:	fb03 7708 	mla	r7, r3, r8, r7
 8003d4c:	4b4e      	ldr	r3, [pc, #312]	; (8003e88 <generate_height_map+0x270>)
 8003d4e:	f823 5017 	strh.w	r5, [r3, r7, lsl #1]
			for (uint16_t x = x0; x < map_size; x += step) {
 8003d52:	445c      	add	r4, fp
 8003d54:	b2a4      	uxth	r4, r4
 8003d56:	f5b4 7fc8 	cmp.w	r4, #400	; 0x190
 8003d5a:	d837      	bhi.n	8003dcc <generate_height_map+0x1b4>
				if (x >= half_step ) {
 8003d5c:	454c      	cmp	r4, r9
 8003d5e:	d3d0      	bcc.n	8003d02 <generate_height_map+0xea>
					sum += HEIGHT_MAP[y][x-half_step];
 8003d60:	1ba3      	subs	r3, r4, r6
 8003d62:	221a      	movs	r2, #26
 8003d64:	fb02 3308 	mla	r3, r2, r8, r3
 8003d68:	4a47      	ldr	r2, [pc, #284]	; (8003e88 <generate_height_map+0x270>)
 8003d6a:	f932 5013 	ldrsh.w	r5, [r2, r3, lsl #1]
 8003d6e:	b2ea      	uxtb	r2, r5
					count++;
 8003d70:	2301      	movs	r3, #1
				if (x < map_size - half_step ) {
 8003d72:	4627      	mov	r7, r4
 8003d74:	f5c6 71c8 	rsb	r1, r6, #400	; 0x190
 8003d78:	3101      	adds	r1, #1
 8003d7a:	428c      	cmp	r4, r1
 8003d7c:	da0a      	bge.n	8003d94 <generate_height_map+0x17c>
					sum += HEIGHT_MAP[y][x+half_step];
 8003d7e:	1930      	adds	r0, r6, r4
 8003d80:	251a      	movs	r5, #26
 8003d82:	fb05 0008 	mla	r0, r5, r8, r0
 8003d86:	4d40      	ldr	r5, [pc, #256]	; (8003e88 <generate_height_map+0x270>)
 8003d88:	f935 5010 	ldrsh.w	r5, [r5, r0, lsl #1]
 8003d8c:	4415      	add	r5, r2
 8003d8e:	b2ea      	uxtb	r2, r5
					count++;
 8003d90:	1c5d      	adds	r5, r3, #1
 8003d92:	b2eb      	uxtb	r3, r5
				if (y >= half_step ) {
 8003d94:	45ca      	cmp	sl, r9
 8003d96:	d30b      	bcc.n	8003db0 <generate_height_map+0x198>
					sum += HEIGHT_MAP[y-half_step][x];
 8003d98:	eba8 0006 	sub.w	r0, r8, r6
 8003d9c:	251a      	movs	r5, #26
 8003d9e:	fb05 7000 	mla	r0, r5, r0, r7
 8003da2:	4d39      	ldr	r5, [pc, #228]	; (8003e88 <generate_height_map+0x270>)
 8003da4:	f935 5010 	ldrsh.w	r5, [r5, r0, lsl #1]
 8003da8:	4415      	add	r5, r2
 8003daa:	b2ea      	uxtb	r2, r5
					count++;
 8003dac:	1c5d      	adds	r5, r3, #1
 8003dae:	b2eb      	uxtb	r3, r5
				if (y < map_size - half_step ) {
 8003db0:	4588      	cmp	r8, r1
 8003db2:	daa9      	bge.n	8003d08 <generate_height_map+0xf0>
					sum += HEIGHT_MAP[y+half_step][x];
 8003db4:	211a      	movs	r1, #26
 8003db6:	9803      	ldr	r0, [sp, #12]
 8003db8:	fb01 7100 	mla	r1, r1, r0, r7
 8003dbc:	4832      	ldr	r0, [pc, #200]	; (8003e88 <generate_height_map+0x270>)
 8003dbe:	f930 5011 	ldrsh.w	r5, [r0, r1, lsl #1]
 8003dc2:	4415      	add	r5, r2
 8003dc4:	b2ea      	uxtb	r2, r5
					count++;
 8003dc6:	1c5d      	adds	r5, r3, #1
 8003dc8:	b2eb      	uxtb	r3, r5
 8003dca:	e79d      	b.n	8003d08 <generate_height_map+0xf0>
		for (uint16_t y = 0; y < map_size; y += step/2) {
 8003dcc:	44ca      	add	sl, r9
 8003dce:	fa1f fa8a 	uxth.w	sl, sl
 8003dd2:	f5ba 7fc8 	cmp.w	sl, #400	; 0x190
 8003dd6:	d809      	bhi.n	8003dec <generate_height_map+0x1d4>
			uint16_t x0 = (y + step/2) % step;		// CHECK IF OK
 8003dd8:	46d0      	mov	r8, sl
 8003dda:	eb0a 0306 	add.w	r3, sl, r6
 8003dde:	9303      	str	r3, [sp, #12]
 8003de0:	fb93 f4fb 	sdiv	r4, r3, fp
 8003de4:	fb0b 3414 	mls	r4, fp, r4, r3
 8003de8:	b2a4      	uxth	r4, r4
			for (uint16_t x = x0; x < map_size; x += step) {
 8003dea:	e7b4      	b.n	8003d56 <generate_height_map+0x13e>
		if (abs(random_lower) > 1 && abs(random_upper) > 1) {
 8003dec:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8003df0:	f1b9 0f01 	cmp.w	r9, #1
 8003df4:	d906      	bls.n	8003e04 <generate_height_map+0x1ec>
 8003df6:	9b01      	ldr	r3, [sp, #4]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d903      	bls.n	8003e04 <generate_height_map+0x1ec>
			random_lower /= 2;
 8003dfc:	ea4f 0959 	mov.w	r9, r9, lsr #1
			random_upper /= 2;
 8003e00:	085b      	lsrs	r3, r3, #1
 8003e02:	9301      	str	r3, [sp, #4]
		for (uint16_t y = 0; y < map_size; y += step/2) {
 8003e04:	46b3      	mov	fp, r6
	while (step > 1) {
 8003e06:	f1bb 0f01 	cmp.w	fp, #1
 8003e0a:	d904      	bls.n	8003e16 <generate_height_map+0x1fe>
		for (uint16_t y = step / 2; y < map_size - 1; y += step) {
 8003e0c:	ea4f 065b 	mov.w	r6, fp, lsr #1
 8003e10:	9603      	str	r6, [sp, #12]
 8003e12:	9602      	str	r6, [sp, #8]
 8003e14:	e767      	b.n	8003ce6 <generate_height_map+0xce>
	for (uint16_t i = 0; i < WORLD_WIDTH_BLOCKS; i+=HMAP_SAMPLES_PER_CELL) {
 8003e16:	2400      	movs	r4, #0
 8003e18:	e00b      	b.n	8003e32 <generate_height_map+0x21a>
		uint8_t val = HEIGHT_MAP[WORLD_WIDTH_BLOCKS/HMAP_SAMPLES_PER_CELL][i/HMAP_SAMPLES_PER_CELL] / HMAP_SAMPLES_PER_CELL + GROUND_SKY_RATIO;
 8003e1a:	330f      	adds	r3, #15
 8003e1c:	e014      	b.n	8003e48 <generate_height_map+0x230>
			LVL1_HMAP[i+j] = val;
 8003e1e:	18e1      	adds	r1, r4, r3
 8003e20:	4a1a      	ldr	r2, [pc, #104]	; (8003e8c <generate_height_map+0x274>)
 8003e22:	f822 0011 	strh.w	r0, [r2, r1, lsl #1]
		for (uint8_t j = 0; j < HMAP_SAMPLES_PER_CELL; j++) {
 8003e26:	3301      	adds	r3, #1
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	2b0f      	cmp	r3, #15
 8003e2c:	d9f7      	bls.n	8003e1e <generate_height_map+0x206>
	for (uint16_t i = 0; i < WORLD_WIDTH_BLOCKS; i+=HMAP_SAMPLES_PER_CELL) {
 8003e2e:	3410      	adds	r4, #16
 8003e30:	b2a4      	uxth	r4, r4
 8003e32:	f5b4 7fc8 	cmp.w	r4, #400	; 0x190
 8003e36:	d20d      	bcs.n	8003e54 <generate_height_map+0x23c>
		uint8_t val = HEIGHT_MAP[WORLD_WIDTH_BLOCKS/HMAP_SAMPLES_PER_CELL][i/HMAP_SAMPLES_PER_CELL] / HMAP_SAMPLES_PER_CELL + GROUND_SKY_RATIO;
 8003e38:	0923      	lsrs	r3, r4, #4
 8003e3a:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8003e3e:	4a12      	ldr	r2, [pc, #72]	; (8003e88 <generate_height_map+0x270>)
 8003e40:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	dbe8      	blt.n	8003e1a <generate_height_map+0x202>
 8003e48:	f3c3 1007 	ubfx	r0, r3, #4, #8
 8003e4c:	3050      	adds	r0, #80	; 0x50
 8003e4e:	b2c0      	uxtb	r0, r0
		for (uint8_t j = 0; j < HMAP_SAMPLES_PER_CELL; j++) {
 8003e50:	2300      	movs	r3, #0
 8003e52:	e7ea      	b.n	8003e2a <generate_height_map+0x212>
	filter_level(WORLD_WIDTH_BLOCKS, KERNEL_WIDTH, LEVEL_SMOOTHING_FACTOR, false);
 8003e54:	2300      	movs	r3, #0
 8003e56:	220c      	movs	r2, #12
 8003e58:	2120      	movs	r1, #32
 8003e5a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8003e5e:	f7ff fe0f 	bl	8003a80 <filter_level>
	filter_level(WORLD_WIDTH_BLOCKS, KERNEL_WIDTH, LEVEL_SMOOTHING_FACTOR, true);
 8003e62:	2301      	movs	r3, #1
 8003e64:	220c      	movs	r2, #12
 8003e66:	2120      	movs	r1, #32
 8003e68:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8003e6c:	f7ff fe08 	bl	8003a80 <filter_level>
	filter_level(WORLD_WIDTH_BLOCKS, KERNEL_WIDTH, LEVEL_SMOOTHING_FACTOR, true);
 8003e70:	2301      	movs	r3, #1
 8003e72:	220c      	movs	r2, #12
 8003e74:	2120      	movs	r1, #32
 8003e76:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8003e7a:	f7ff fe01 	bl	8003a80 <filter_level>
}
 8003e7e:	b005      	add	sp, #20
 8003e80:	ecbd 8b02 	vpop	{d8}
 8003e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e88:	20000a2c 	.word	0x20000a2c
 8003e8c:	20003f14 	.word	0x20003f14

08003e90 <init_world>:
void init_world() {
 8003e90:	b508      	push	{r3, lr}
	generate_height_map(-3, 3, 5);
 8003e92:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8003e96:	2103      	movs	r1, #3
 8003e98:	20fd      	movs	r0, #253	; 0xfd
 8003e9a:	f7ff febd 	bl	8003c18 <generate_height_map>
	generate_caves();
 8003e9e:	f7ff f9f5 	bl	800328c <generate_caves>
	shape_caves_with_morphological_operations(dirt, cave);
 8003ea2:	21cc      	movs	r1, #204	; 0xcc
 8003ea4:	2011      	movs	r0, #17
 8003ea6:	f7ff fcf1 	bl	800388c <shape_caves_with_morphological_operations>
	place_lava();
 8003eaa:	f7ff fd97 	bl	80039dc <place_lava>
	precompute_euclidean();
 8003eae:	f7ff f837 	bl	8002f20 <precompute_euclidean>
	precompute_light_intensity();
 8003eb2:	f7ff f8ed 	bl	8003090 <precompute_light_intensity>
	init_stage_0();
 8003eb6:	f7ff f955 	bl	8003164 <init_stage_0>
	init_light_map();
 8003eba:	f7fe ff95 	bl	8002de8 <init_light_map>
	place_trees();
 8003ebe:	f7fe ff43 	bl	8002d48 <place_trees>
	uint16_t zero_height = LVL1_HMAP[WORLD_WIDTH_BLOCKS/2];
 8003ec2:	4b04      	ldr	r3, [pc, #16]	; (8003ed4 <init_world+0x44>)
 8003ec4:	f8b3 1190 	ldrh.w	r1, [r3, #400]	; 0x190
	update_camera_center((uint16_t) floor(WORLD_WIDTH_BLOCKS/3), zero_height - SKY_GROUND_OFFSET);	// zero level height should be at 1/3 of the screen
 8003ec8:	390f      	subs	r1, #15
 8003eca:	b289      	uxth	r1, r1
 8003ecc:	2085      	movs	r0, #133	; 0x85
 8003ece:	f7fe ff21 	bl	8002d14 <update_camera_center>
}
 8003ed2:	bd08      	pop	{r3, pc}
 8003ed4:	20003f14 	.word	0x20003f14

08003ed8 <get_block_with_pixels_from_WORLD>:
    return (uint8_t) rand() % (max - min + 1) + min;
}

// x and y are postion of pixels on world
// function used for movables to get what is around them
block_t get_block_with_pixels_from_WORLD(pixel_c x, pixel_c y) {
 8003ed8:	b538      	push	{r3, r4, r5, lr}
 8003eda:	4604      	mov	r4, r0
 8003edc:	4608      	mov	r0, r1
	// Same as x % 2 but for pixel coordinates
	if (x % 8 >= 4) {
 8003ede:	f014 0f04 	tst.w	r4, #4
 8003ee2:	d10d      	bne.n	8003f00 <get_block_with_pixels_from_WORLD+0x28>
		return lower(WORLD[pixel_to_cell_y(y)][pixel_to_cell_x(x)]);
	}

	return upper(WORLD[pixel_to_cell_y(y)][pixel_to_cell_x(x)]);
 8003ee4:	f000 ff91 	bl	8004e0a <pixel_to_cell_y>
 8003ee8:	4605      	mov	r5, r0
 8003eea:	4620      	mov	r0, r4
 8003eec:	f000 ff87 	bl	8004dfe <pixel_to_cell_x>
 8003ef0:	4b0a      	ldr	r3, [pc, #40]	; (8003f1c <get_block_with_pixels_from_WORLD+0x44>)
 8003ef2:	22c8      	movs	r2, #200	; 0xc8
 8003ef4:	fb02 3305 	mla	r3, r2, r5, r3
 8003ef8:	5c18      	ldrb	r0, [r3, r0]
 8003efa:	f000 ff71 	bl	8004de0 <upper>
}
 8003efe:	bd38      	pop	{r3, r4, r5, pc}
		return lower(WORLD[pixel_to_cell_y(y)][pixel_to_cell_x(x)]);
 8003f00:	f000 ff83 	bl	8004e0a <pixel_to_cell_y>
 8003f04:	4605      	mov	r5, r0
 8003f06:	4620      	mov	r0, r4
 8003f08:	f000 ff79 	bl	8004dfe <pixel_to_cell_x>
 8003f0c:	4b03      	ldr	r3, [pc, #12]	; (8003f1c <get_block_with_pixels_from_WORLD+0x44>)
 8003f0e:	22c8      	movs	r2, #200	; 0xc8
 8003f10:	fb02 3305 	mla	r3, r2, r5, r3
 8003f14:	5c18      	ldrb	r0, [r3, r0]
 8003f16:	f000 ff65 	bl	8004de4 <lower>
 8003f1a:	e7f0      	b.n	8003efe <get_block_with_pixels_from_WORLD+0x26>
 8003f1c:	20005528 	.word	0x20005528

08003f20 <isSolid>:

bool isSolid (block_t block) {
	if (block == _dirt || block == _grass || block == _wood || block == _sand || block == _rock || block == _red_wood || block == _gold || block == _diamond) {
 8003f20:	1e43      	subs	r3, r0, #1
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d90b      	bls.n	8003f40 <isSolid+0x20>
 8003f28:	2806      	cmp	r0, #6
 8003f2a:	d00b      	beq.n	8003f44 <isSolid+0x24>
 8003f2c:	2807      	cmp	r0, #7
 8003f2e:	d00b      	beq.n	8003f48 <isSolid+0x28>
 8003f30:	2809      	cmp	r0, #9
 8003f32:	d00b      	beq.n	8003f4c <isSolid+0x2c>
 8003f34:	280a      	cmp	r0, #10
 8003f36:	d00b      	beq.n	8003f50 <isSolid+0x30>
 8003f38:	280b      	cmp	r0, #11
 8003f3a:	d00b      	beq.n	8003f54 <isSolid+0x34>
		return true;
	}
	return false;
 8003f3c:	2000      	movs	r0, #0
 8003f3e:	4770      	bx	lr
		return true;
 8003f40:	2001      	movs	r0, #1
 8003f42:	4770      	bx	lr
 8003f44:	2001      	movs	r0, #1
 8003f46:	4770      	bx	lr
 8003f48:	2001      	movs	r0, #1
 8003f4a:	4770      	bx	lr
 8003f4c:	2001      	movs	r0, #1
 8003f4e:	4770      	bx	lr
 8003f50:	2001      	movs	r0, #1
 8003f52:	4770      	bx	lr
 8003f54:	2001      	movs	r0, #1
}
 8003f56:	4770      	bx	lr

08003f58 <world_pixel_to_scene_pixel_x_band>:
	if (mapped_pos >= SCENE_HEIGHT_PIXELS) mapped_pos = SCENE_HEIGHT_PIXELS - 1;
	return mapped_pos;
}

posx_pixel world_pixel_to_scene_pixel_x_band (posx_pixel pos_x) {
	posx_pixel mapped_pos = pos_x - ((camera_x_block * BLOCK_WIDTH) - (SCENE_WIDTH_BLOCKS * BLOCK_WIDTH / 2));
 8003f58:	4b03      	ldr	r3, [pc, #12]	; (8003f68 <world_pixel_to_scene_pixel_x_band+0x10>)
 8003f5a:	881b      	ldrh	r3, [r3, #0]
 8003f5c:	3b28      	subs	r3, #40	; 0x28
 8003f5e:	eba0 0083 	sub.w	r0, r0, r3, lsl #2

	return mapped_pos;
}
 8003f62:	b200      	sxth	r0, r0
 8003f64:	4770      	bx	lr
 8003f66:	bf00      	nop
 8003f68:	200110a8 	.word	0x200110a8

08003f6c <world_pixel_to_scene_pixel_y_band>:
posy_pixel world_pixel_to_scene_pixel_y_band (posy_pixel pos_y) {
	posx_pixel mapped_pos = pos_y - ((camera_y_block * BLOCK_WIDTH) - (SCENE_HEIGHT_BLOCKS * BLOCK_WIDTH / 2));
 8003f6c:	4b03      	ldr	r3, [pc, #12]	; (8003f7c <world_pixel_to_scene_pixel_y_band+0x10>)
 8003f6e:	881b      	ldrh	r3, [r3, #0]
 8003f70:	3b1e      	subs	r3, #30
 8003f72:	eba0 0083 	sub.w	r0, r0, r3, lsl #2

	return mapped_pos;
}
 8003f76:	b200      	sxth	r0, r0
 8003f78:	4770      	bx	lr
 8003f7a:	bf00      	nop
 8003f7c:	200110aa 	.word	0x200110aa

08003f80 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003f80:	b508      	push	{r3, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003f82:	4810      	ldr	r0, [pc, #64]	; (8003fc4 <MX_SPI1_Init+0x44>)
 8003f84:	4b10      	ldr	r3, [pc, #64]	; (8003fc8 <MX_SPI1_Init+0x48>)
 8003f86:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003f88:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003f8c:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003f92:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003f96:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f98:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f9a:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003f9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fa0:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003fa2:	2228      	movs	r2, #40	; 0x28
 8003fa4:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003fa6:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003fa8:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003faa:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003fac:	2207      	movs	r2, #7
 8003fae:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003fb0:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003fb2:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003fb4:	f005 f924 	bl	8009200 <HAL_SPI_Init>
 8003fb8:	b900      	cbnz	r0, 8003fbc <MX_SPI1_Init+0x3c>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003fba:	bd08      	pop	{r3, pc}
    Error_Handler();
 8003fbc:	f7fd ffdc 	bl	8001f78 <Error_Handler>
}
 8003fc0:	e7fb      	b.n	8003fba <MX_SPI1_Init+0x3a>
 8003fc2:	bf00      	nop
 8003fc4:	200110b4 	.word	0x200110b4
 8003fc8:	40013000 	.word	0x40013000

08003fcc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003fcc:	b500      	push	{lr}
 8003fce:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	9303      	str	r3, [sp, #12]
 8003fd4:	9304      	str	r3, [sp, #16]
 8003fd6:	9305      	str	r3, [sp, #20]
 8003fd8:	9306      	str	r3, [sp, #24]
 8003fda:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI1)
 8003fdc:	6802      	ldr	r2, [r0, #0]
 8003fde:	4b12      	ldr	r3, [pc, #72]	; (8004028 <HAL_SPI_MspInit+0x5c>)
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d002      	beq.n	8003fea <HAL_SPI_MspInit+0x1e>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003fe4:	b009      	add	sp, #36	; 0x24
 8003fe6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003fea:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8003fee:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ff0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003ff4:	661a      	str	r2, [r3, #96]	; 0x60
 8003ff6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ff8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003ffc:	9201      	str	r2, [sp, #4]
 8003ffe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004000:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004002:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004006:	64da      	str	r2, [r3, #76]	; 0x4c
 8004008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800400a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800400e:	9302      	str	r3, [sp, #8]
 8004010:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8004012:	231c      	movs	r3, #28
 8004014:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004016:	2302      	movs	r3, #2
 8004018:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800401a:	2305      	movs	r3, #5
 800401c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800401e:	a903      	add	r1, sp, #12
 8004020:	4802      	ldr	r0, [pc, #8]	; (800402c <HAL_SPI_MspInit+0x60>)
 8004022:	f002 fd1f 	bl	8006a64 <HAL_GPIO_Init>
}
 8004026:	e7dd      	b.n	8003fe4 <HAL_SPI_MspInit+0x18>
 8004028:	40013000 	.word	0x40013000
 800402c:	48001800 	.word	0x48001800

08004030 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004030:	b500      	push	{lr}
 8004032:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004034:	4b0b      	ldr	r3, [pc, #44]	; (8004064 <HAL_MspInit+0x34>)
 8004036:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004038:	f042 0201 	orr.w	r2, r2, #1
 800403c:	661a      	str	r2, [r3, #96]	; 0x60
 800403e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004040:	f002 0201 	and.w	r2, r2, #1
 8004044:	9200      	str	r2, [sp, #0]
 8004046:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004048:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800404a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800404e:	659a      	str	r2, [r3, #88]	; 0x58
 8004050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004056:	9301      	str	r3, [sp, #4]
 8004058:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800405a:	f004 fa7f 	bl	800855c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800405e:	b003      	add	sp, #12
 8004060:	f85d fb04 	ldr.w	pc, [sp], #4
 8004064:	40021000 	.word	0x40021000

08004068 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004068:	e7fe      	b.n	8004068 <NMI_Handler>

0800406a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800406a:	e7fe      	b.n	800406a <HardFault_Handler>

0800406c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800406c:	e7fe      	b.n	800406c <MemManage_Handler>

0800406e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800406e:	e7fe      	b.n	800406e <BusFault_Handler>

08004070 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004070:	e7fe      	b.n	8004070 <UsageFault_Handler>

08004072 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004072:	4770      	bx	lr

08004074 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004074:	4770      	bx	lr

08004076 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004076:	4770      	bx	lr

08004078 <SysTick_Handler>:
volatile	uint8_t	milliseconds 	= 0;
extern bool cycle;
extern uint8_t FPS;

void SysTick_Handler(void)
{
 8004078:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800407a:	f001 f97d 	bl	8005378 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  	// Here the frame rate of TERRSKO is set to values of 10 to 100 FPS
    if (milliseconds >= FPS) {
 800407e:	4b09      	ldr	r3, [pc, #36]	; (80040a4 <SysTick_Handler+0x2c>)
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	b2db      	uxtb	r3, r3
 8004084:	4a08      	ldr	r2, [pc, #32]	; (80040a8 <SysTick_Handler+0x30>)
 8004086:	7812      	ldrb	r2, [r2, #0]
 8004088:	4293      	cmp	r3, r2
 800408a:	d305      	bcc.n	8004098 <SysTick_Handler+0x20>
    	milliseconds = 0;
 800408c:	4b05      	ldr	r3, [pc, #20]	; (80040a4 <SysTick_Handler+0x2c>)
 800408e:	2200      	movs	r2, #0
 8004090:	701a      	strb	r2, [r3, #0]
    	cycle = true;
 8004092:	4b06      	ldr	r3, [pc, #24]	; (80040ac <SysTick_Handler+0x34>)
 8004094:	2201      	movs	r2, #1
 8004096:	701a      	strb	r2, [r3, #0]
    }
    milliseconds++;
 8004098:	4a02      	ldr	r2, [pc, #8]	; (80040a4 <SysTick_Handler+0x2c>)
 800409a:	7813      	ldrb	r3, [r2, #0]
 800409c:	3301      	adds	r3, #1
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	7013      	strb	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 80040a2:	bd08      	pop	{r3, pc}
 80040a4:	20011118 	.word	0x20011118
 80040a8:	20000000 	.word	0x20000000
 80040ac:	20000950 	.word	0x20000950

080040b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80040b0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 80040b2:	4802      	ldr	r0, [pc, #8]	; (80040bc <DMA1_Channel1_IRQHandler+0xc>)
 80040b4:	f002 fb41 	bl	800673a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80040b8:	bd08      	pop	{r3, pc}
 80040ba:	bf00      	nop
 80040bc:	200006d8 	.word	0x200006d8

080040c0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80040c0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80040c2:	4802      	ldr	r0, [pc, #8]	; (80040cc <DMA1_Channel3_IRQHandler+0xc>)
 80040c4:	f002 fb39 	bl	800673a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80040c8:	bd08      	pop	{r3, pc}
 80040ca:	bf00      	nop
 80040cc:	200007f8 	.word	0x200007f8

080040d0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80040d0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80040d2:	4802      	ldr	r0, [pc, #8]	; (80040dc <DMA1_Channel4_IRQHandler+0xc>)
 80040d4:	f002 fb31 	bl	800673a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80040d8:	bd08      	pop	{r3, pc}
 80040da:	bf00      	nop
 80040dc:	20000858 	.word	0x20000858

080040e0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80040e0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 80040e2:	4802      	ldr	r0, [pc, #8]	; (80040ec <DMA1_Channel5_IRQHandler+0xc>)
 80040e4:	f002 fb29 	bl	800673a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80040e8:	bd08      	pop	{r3, pc}
 80040ea:	bf00      	nop
 80040ec:	2000062c 	.word	0x2000062c

080040f0 <DMA1_Channel6_IRQHandler>:
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80040f0:	4770      	bx	lr

080040f2 <DMA1_Channel7_IRQHandler>:
  /* USER CODE END DMA1_Channel7_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80040f2:	4770      	bx	lr

080040f4 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80040f4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80040f6:	4802      	ldr	r0, [pc, #8]	; (8004100 <USB_LP_IRQHandler+0xc>)
 80040f8:	f003 ff67 	bl	8007fca <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80040fc:	bd08      	pop	{r3, pc}
 80040fe:	bf00      	nop
 8004100:	200129dc 	.word	0x200129dc

08004104 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8004104:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004106:	4802      	ldr	r0, [pc, #8]	; (8004110 <I2C1_EV_IRQHandler+0xc>)
 8004108:	f002 fe42 	bl	8006d90 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800410c:	bd08      	pop	{r3, pc}
 800410e:	bf00      	nop
 8004110:	200008b8 	.word	0x200008b8

08004114 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004114:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004116:	4802      	ldr	r0, [pc, #8]	; (8004120 <I2C1_ER_IRQHandler+0xc>)
 8004118:	f003 f905 	bl	8007326 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800411c:	bd08      	pop	{r3, pc}
 800411e:	bf00      	nop
 8004120:	200008b8 	.word	0x200008b8

08004124 <EXTI0_IRQHandler>:
//	}
//}
/*	TIM2 IS READY FOR ACTIVITY IN FREQUENCY: 1HZ */

void EXTI0_IRQHandler() {
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_0)) {
 8004124:	4b05      	ldr	r3, [pc, #20]	; (800413c <EXTI0_IRQHandler+0x18>)
 8004126:	695b      	ldr	r3, [r3, #20]
 8004128:	f013 0f01 	tst.w	r3, #1
 800412c:	d002      	beq.n	8004134 <EXTI0_IRQHandler+0x10>
			act_up = true;
 800412e:	4b04      	ldr	r3, [pc, #16]	; (8004140 <EXTI0_IRQHandler+0x1c>)
 8004130:	2201      	movs	r2, #1
 8004132:	701a      	strb	r2, [r3, #0]
	}
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 8004134:	4b01      	ldr	r3, [pc, #4]	; (800413c <EXTI0_IRQHandler+0x18>)
 8004136:	2201      	movs	r2, #1
 8004138:	615a      	str	r2, [r3, #20]
}
 800413a:	4770      	bx	lr
 800413c:	40010400 	.word	0x40010400
 8004140:	2000046b 	.word	0x2000046b

08004144 <EXTI1_IRQHandler>:
void EXTI1_IRQHandler() {
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_1)) {
 8004144:	4b05      	ldr	r3, [pc, #20]	; (800415c <EXTI1_IRQHandler+0x18>)
 8004146:	695b      	ldr	r3, [r3, #20]
 8004148:	f013 0f02 	tst.w	r3, #2
 800414c:	d002      	beq.n	8004154 <EXTI1_IRQHandler+0x10>
		act_left = true;
 800414e:	4b04      	ldr	r3, [pc, #16]	; (8004160 <EXTI1_IRQHandler+0x1c>)
 8004150:	2201      	movs	r2, #1
 8004152:	701a      	strb	r2, [r3, #0]
	}
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_1);
 8004154:	4b01      	ldr	r3, [pc, #4]	; (800415c <EXTI1_IRQHandler+0x18>)
 8004156:	2202      	movs	r2, #2
 8004158:	615a      	str	r2, [r3, #20]
}
 800415a:	4770      	bx	lr
 800415c:	40010400 	.word	0x40010400
 8004160:	20000469 	.word	0x20000469

08004164 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler() {
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6)) {
 8004164:	4b0b      	ldr	r3, [pc, #44]	; (8004194 <EXTI9_5_IRQHandler+0x30>)
 8004166:	695b      	ldr	r3, [r3, #20]
 8004168:	f013 0f40 	tst.w	r3, #64	; 0x40
 800416c:	d002      	beq.n	8004174 <EXTI9_5_IRQHandler+0x10>
		act_down = true;
 800416e:	4b0a      	ldr	r3, [pc, #40]	; (8004198 <EXTI9_5_IRQHandler+0x34>)
 8004170:	2201      	movs	r2, #1
 8004172:	701a      	strb	r2, [r3, #0]
	}
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_8)) {
 8004174:	4b07      	ldr	r3, [pc, #28]	; (8004194 <EXTI9_5_IRQHandler+0x30>)
 8004176:	695b      	ldr	r3, [r3, #20]
 8004178:	f413 7f80 	tst.w	r3, #256	; 0x100
 800417c:	d002      	beq.n	8004184 <EXTI9_5_IRQHandler+0x20>
		act_right = true;
 800417e:	4b07      	ldr	r3, [pc, #28]	; (800419c <EXTI9_5_IRQHandler+0x38>)
 8004180:	2201      	movs	r2, #1
 8004182:	701a      	strb	r2, [r3, #0]
	}
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6);
 8004184:	4b03      	ldr	r3, [pc, #12]	; (8004194 <EXTI9_5_IRQHandler+0x30>)
 8004186:	2240      	movs	r2, #64	; 0x40
 8004188:	615a      	str	r2, [r3, #20]
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8);
 800418a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800418e:	615a      	str	r2, [r3, #20]
}
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	40010400 	.word	0x40010400
 8004198:	20000468 	.word	0x20000468
 800419c:	2000046a 	.word	0x2000046a

080041a0 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80041a0:	2001      	movs	r0, #1
 80041a2:	4770      	bx	lr

080041a4 <_kill>:

int _kill(int pid, int sig)
{
 80041a4:	b508      	push	{r3, lr}
	errno = EINVAL;
 80041a6:	f00a f8b1 	bl	800e30c <__errno>
 80041aa:	2316      	movs	r3, #22
 80041ac:	6003      	str	r3, [r0, #0]
	return -1;
}
 80041ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80041b2:	bd08      	pop	{r3, pc}

080041b4 <_exit>:

void _exit (int status)
{
 80041b4:	b508      	push	{r3, lr}
	_kill(status, -1);
 80041b6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80041ba:	f7ff fff3 	bl	80041a4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80041be:	e7fe      	b.n	80041be <_exit+0xa>

080041c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80041c0:	b570      	push	{r4, r5, r6, lr}
 80041c2:	460c      	mov	r4, r1
 80041c4:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041c6:	2500      	movs	r5, #0
 80041c8:	e006      	b.n	80041d8 <_read+0x18>
	{
		*ptr++ = __io_getchar();
 80041ca:	f3af 8000 	nop.w
 80041ce:	4621      	mov	r1, r4
 80041d0:	f801 0b01 	strb.w	r0, [r1], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041d4:	3501      	adds	r5, #1
		*ptr++ = __io_getchar();
 80041d6:	460c      	mov	r4, r1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041d8:	42b5      	cmp	r5, r6
 80041da:	dbf6      	blt.n	80041ca <_read+0xa>
	}

return len;
}
 80041dc:	4630      	mov	r0, r6
 80041de:	bd70      	pop	{r4, r5, r6, pc}

080041e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80041e0:	b570      	push	{r4, r5, r6, lr}
 80041e2:	460c      	mov	r4, r1
 80041e4:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041e6:	2500      	movs	r5, #0
 80041e8:	e004      	b.n	80041f4 <_write+0x14>
	{
		__io_putchar(*ptr++);
 80041ea:	f814 0b01 	ldrb.w	r0, [r4], #1
 80041ee:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041f2:	3501      	adds	r5, #1
 80041f4:	42b5      	cmp	r5, r6
 80041f6:	dbf8      	blt.n	80041ea <_write+0xa>
	}
	return len;
}
 80041f8:	4630      	mov	r0, r6
 80041fa:	bd70      	pop	{r4, r5, r6, pc}

080041fc <_close>:

int _close(int file)
{
	return -1;
}
 80041fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004200:	4770      	bx	lr

08004202 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004202:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004206:	604b      	str	r3, [r1, #4]
	return 0;
}
 8004208:	2000      	movs	r0, #0
 800420a:	4770      	bx	lr

0800420c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800420c:	2001      	movs	r0, #1
 800420e:	4770      	bx	lr

08004210 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004210:	2000      	movs	r0, #0
 8004212:	4770      	bx	lr

08004214 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004214:	b510      	push	{r4, lr}
 8004216:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004218:	4a0c      	ldr	r2, [pc, #48]	; (800424c <_sbrk+0x38>)
 800421a:	490d      	ldr	r1, [pc, #52]	; (8004250 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800421c:	480d      	ldr	r0, [pc, #52]	; (8004254 <_sbrk+0x40>)
 800421e:	6800      	ldr	r0, [r0, #0]
 8004220:	b140      	cbz	r0, 8004234 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004222:	480c      	ldr	r0, [pc, #48]	; (8004254 <_sbrk+0x40>)
 8004224:	6800      	ldr	r0, [r0, #0]
 8004226:	4403      	add	r3, r0
 8004228:	1a52      	subs	r2, r2, r1
 800422a:	4293      	cmp	r3, r2
 800422c:	d806      	bhi.n	800423c <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800422e:	4a09      	ldr	r2, [pc, #36]	; (8004254 <_sbrk+0x40>)
 8004230:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8004232:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8004234:	4807      	ldr	r0, [pc, #28]	; (8004254 <_sbrk+0x40>)
 8004236:	4c08      	ldr	r4, [pc, #32]	; (8004258 <_sbrk+0x44>)
 8004238:	6004      	str	r4, [r0, #0]
 800423a:	e7f2      	b.n	8004222 <_sbrk+0xe>
    errno = ENOMEM;
 800423c:	f00a f866 	bl	800e30c <__errno>
 8004240:	230c      	movs	r3, #12
 8004242:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8004244:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004248:	e7f3      	b.n	8004232 <_sbrk+0x1e>
 800424a:	bf00      	nop
 800424c:	20020000 	.word	0x20020000
 8004250:	00000400 	.word	0x00000400
 8004254:	2001111c 	.word	0x2001111c
 8004258:	20012f00 	.word	0x20012f00

0800425c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800425c:	4a03      	ldr	r2, [pc, #12]	; (800426c <SystemInit+0x10>)
 800425e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004262:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004266:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800426a:	4770      	bx	lr
 800426c:	e000ed00 	.word	0xe000ed00

08004270 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim20);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004270:	b084      	sub	sp, #16

  if(tim_baseHandle->Instance==TIM5)
 8004272:	6803      	ldr	r3, [r0, #0]
 8004274:	4a1c      	ldr	r2, [pc, #112]	; (80042e8 <HAL_TIM_Base_MspInit+0x78>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d013      	beq.n	80042a2 <HAL_TIM_Base_MspInit+0x32>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM8)
 800427a:	4a1c      	ldr	r2, [pc, #112]	; (80042ec <HAL_TIM_Base_MspInit+0x7c>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d01c      	beq.n	80042ba <HAL_TIM_Base_MspInit+0x4a>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM15)
 8004280:	4a1b      	ldr	r2, [pc, #108]	; (80042f0 <HAL_TIM_Base_MspInit+0x80>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d024      	beq.n	80042d0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM20)
 8004286:	4a1b      	ldr	r2, [pc, #108]	; (80042f4 <HAL_TIM_Base_MspInit+0x84>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d114      	bne.n	80042b6 <HAL_TIM_Base_MspInit+0x46>
  {
  /* USER CODE BEGIN TIM20_MspInit 0 */

  /* USER CODE END TIM20_MspInit 0 */
    /* TIM20 clock enable */
    __HAL_RCC_TIM20_CLK_ENABLE();
 800428c:	4b1a      	ldr	r3, [pc, #104]	; (80042f8 <HAL_TIM_Base_MspInit+0x88>)
 800428e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004290:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004294:	661a      	str	r2, [r3, #96]	; 0x60
 8004296:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004298:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800429c:	9303      	str	r3, [sp, #12]
 800429e:	9b03      	ldr	r3, [sp, #12]
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 80042a0:	e009      	b.n	80042b6 <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80042a2:	4b15      	ldr	r3, [pc, #84]	; (80042f8 <HAL_TIM_Base_MspInit+0x88>)
 80042a4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80042a6:	f042 0208 	orr.w	r2, r2, #8
 80042aa:	659a      	str	r2, [r3, #88]	; 0x58
 80042ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ae:	f003 0308 	and.w	r3, r3, #8
 80042b2:	9300      	str	r3, [sp, #0]
 80042b4:	9b00      	ldr	r3, [sp, #0]
}
 80042b6:	b004      	add	sp, #16
 80042b8:	4770      	bx	lr
    __HAL_RCC_TIM8_CLK_ENABLE();
 80042ba:	4b0f      	ldr	r3, [pc, #60]	; (80042f8 <HAL_TIM_Base_MspInit+0x88>)
 80042bc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80042be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80042c2:	661a      	str	r2, [r3, #96]	; 0x60
 80042c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042ca:	9301      	str	r3, [sp, #4]
 80042cc:	9b01      	ldr	r3, [sp, #4]
 80042ce:	e7f2      	b.n	80042b6 <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80042d0:	4b09      	ldr	r3, [pc, #36]	; (80042f8 <HAL_TIM_Base_MspInit+0x88>)
 80042d2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80042d4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80042d8:	661a      	str	r2, [r3, #96]	; 0x60
 80042da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042e0:	9302      	str	r3, [sp, #8]
 80042e2:	9b02      	ldr	r3, [sp, #8]
 80042e4:	e7e7      	b.n	80042b6 <HAL_TIM_Base_MspInit+0x46>
 80042e6:	bf00      	nop
 80042e8:	40000c00 	.word	0x40000c00
 80042ec:	40013400 	.word	0x40013400
 80042f0:	40014000 	.word	0x40014000
 80042f4:	40015000 	.word	0x40015000
 80042f8:	40021000 	.word	0x40021000

080042fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80042fc:	b500      	push	{lr}
 80042fe:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004300:	2300      	movs	r3, #0
 8004302:	9305      	str	r3, [sp, #20]
 8004304:	9306      	str	r3, [sp, #24]
 8004306:	9307      	str	r3, [sp, #28]
 8004308:	9308      	str	r3, [sp, #32]
 800430a:	9309      	str	r3, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM5)
 800430c:	6803      	ldr	r3, [r0, #0]
 800430e:	4a33      	ldr	r2, [pc, #204]	; (80043dc <HAL_TIM_MspPostInit+0xe0>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d00b      	beq.n	800432c <HAL_TIM_MspPostInit+0x30>

  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 8004314:	4a32      	ldr	r2, [pc, #200]	; (80043e0 <HAL_TIM_MspPostInit+0xe4>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d01e      	beq.n	8004358 <HAL_TIM_MspPostInit+0x5c>

  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM15)
 800431a:	4a32      	ldr	r2, [pc, #200]	; (80043e4 <HAL_TIM_MspPostInit+0xe8>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d031      	beq.n	8004384 <HAL_TIM_MspPostInit+0x88>

  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM20)
 8004320:	4a31      	ldr	r2, [pc, #196]	; (80043e8 <HAL_TIM_MspPostInit+0xec>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d044      	beq.n	80043b0 <HAL_TIM_MspPostInit+0xb4>
  /* USER CODE BEGIN TIM20_MspPostInit 1 */

  /* USER CODE END TIM20_MspPostInit 1 */
  }

}
 8004326:	b00b      	add	sp, #44	; 0x2c
 8004328:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800432c:	4b2f      	ldr	r3, [pc, #188]	; (80043ec <HAL_TIM_MspPostInit+0xf0>)
 800432e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004330:	f042 0220 	orr.w	r2, r2, #32
 8004334:	64da      	str	r2, [r3, #76]	; 0x4c
 8004336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004338:	f003 0320 	and.w	r3, r3, #32
 800433c:	9301      	str	r3, [sp, #4]
 800433e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = PWM2_Pin|PWM3_Pin|PWM4_Pin;
 8004340:	f44f 7360 	mov.w	r3, #896	; 0x380
 8004344:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004346:	2302      	movs	r3, #2
 8004348:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM5;
 800434a:	2306      	movs	r3, #6
 800434c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800434e:	a905      	add	r1, sp, #20
 8004350:	4827      	ldr	r0, [pc, #156]	; (80043f0 <HAL_TIM_MspPostInit+0xf4>)
 8004352:	f002 fb87 	bl	8006a64 <HAL_GPIO_Init>
 8004356:	e7e6      	b.n	8004326 <HAL_TIM_MspPostInit+0x2a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004358:	4b24      	ldr	r3, [pc, #144]	; (80043ec <HAL_TIM_MspPostInit+0xf0>)
 800435a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800435c:	f042 0204 	orr.w	r2, r2, #4
 8004360:	64da      	str	r2, [r3, #76]	; 0x4c
 8004362:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004364:	f003 0304 	and.w	r3, r3, #4
 8004368:	9302      	str	r3, [sp, #8]
 800436a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = PWM10_Pin|PWM11_Pin|PWM12_Pin|PWM13_Pin;
 800436c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8004370:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004372:	2302      	movs	r3, #2
 8004374:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8004376:	2304      	movs	r3, #4
 8004378:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800437a:	a905      	add	r1, sp, #20
 800437c:	481d      	ldr	r0, [pc, #116]	; (80043f4 <HAL_TIM_MspPostInit+0xf8>)
 800437e:	f002 fb71 	bl	8006a64 <HAL_GPIO_Init>
 8004382:	e7d0      	b.n	8004326 <HAL_TIM_MspPostInit+0x2a>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004384:	4b19      	ldr	r3, [pc, #100]	; (80043ec <HAL_TIM_MspPostInit+0xf0>)
 8004386:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004388:	f042 0220 	orr.w	r2, r2, #32
 800438c:	64da      	str	r2, [r3, #76]	; 0x4c
 800438e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004390:	f003 0320 	and.w	r3, r3, #32
 8004394:	9303      	str	r3, [sp, #12]
 8004396:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = PWM5_Pin;
 8004398:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800439c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800439e:	2302      	movs	r3, #2
 80043a0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
 80043a2:	2303      	movs	r3, #3
 80043a4:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(PWM5_GPIO_Port, &GPIO_InitStruct);
 80043a6:	a905      	add	r1, sp, #20
 80043a8:	4811      	ldr	r0, [pc, #68]	; (80043f0 <HAL_TIM_MspPostInit+0xf4>)
 80043aa:	f002 fb5b 	bl	8006a64 <HAL_GPIO_Init>
 80043ae:	e7ba      	b.n	8004326 <HAL_TIM_MspPostInit+0x2a>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80043b0:	4b0e      	ldr	r3, [pc, #56]	; (80043ec <HAL_TIM_MspPostInit+0xf0>)
 80043b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043b4:	f042 0220 	orr.w	r2, r2, #32
 80043b8:	64da      	str	r2, [r3, #76]	; 0x4c
 80043ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043bc:	f003 0320 	and.w	r3, r3, #32
 80043c0:	9304      	str	r3, [sp, #16]
 80043c2:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = PWM6_Pin|PWM7_Pin|PWM8_Pin|PWM9_Pin;
 80043c4:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80043c8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ca:	2302      	movs	r3, #2
 80043cc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM20;
 80043ce:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80043d0:	a905      	add	r1, sp, #20
 80043d2:	4807      	ldr	r0, [pc, #28]	; (80043f0 <HAL_TIM_MspPostInit+0xf4>)
 80043d4:	f002 fb46 	bl	8006a64 <HAL_GPIO_Init>
}
 80043d8:	e7a5      	b.n	8004326 <HAL_TIM_MspPostInit+0x2a>
 80043da:	bf00      	nop
 80043dc:	40000c00 	.word	0x40000c00
 80043e0:	40013400 	.word	0x40013400
 80043e4:	40014000 	.word	0x40014000
 80043e8:	40015000 	.word	0x40015000
 80043ec:	40021000 	.word	0x40021000
 80043f0:	48001400 	.word	0x48001400
 80043f4:	48000800 	.word	0x48000800

080043f8 <MX_TIM5_Init>:
{
 80043f8:	b500      	push	{lr}
 80043fa:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80043fc:	2300      	movs	r3, #0
 80043fe:	930a      	str	r3, [sp, #40]	; 0x28
 8004400:	930b      	str	r3, [sp, #44]	; 0x2c
 8004402:	930c      	str	r3, [sp, #48]	; 0x30
 8004404:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004406:	9307      	str	r3, [sp, #28]
 8004408:	9308      	str	r3, [sp, #32]
 800440a:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 800440c:	9300      	str	r3, [sp, #0]
 800440e:	9301      	str	r3, [sp, #4]
 8004410:	9302      	str	r3, [sp, #8]
 8004412:	9303      	str	r3, [sp, #12]
 8004414:	9304      	str	r3, [sp, #16]
 8004416:	9305      	str	r3, [sp, #20]
 8004418:	9306      	str	r3, [sp, #24]
  htim5.Instance = TIM5;
 800441a:	4830      	ldr	r0, [pc, #192]	; (80044dc <MX_TIM5_Init+0xe4>)
 800441c:	4a30      	ldr	r2, [pc, #192]	; (80044e0 <MX_TIM5_Init+0xe8>)
 800441e:	6002      	str	r2, [r0, #0]
  htim5.Init.Prescaler = 10;
 8004420:	220a      	movs	r2, #10
 8004422:	6042      	str	r2, [r0, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004424:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 10000;
 8004426:	f242 7210 	movw	r2, #10000	; 0x2710
 800442a:	60c2      	str	r2, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800442c:	6103      	str	r3, [r0, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800442e:	2380      	movs	r3, #128	; 0x80
 8004430:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004432:	f005 f98d 	bl	8009750 <HAL_TIM_Base_Init>
 8004436:	2800      	cmp	r0, #0
 8004438:	d13a      	bne.n	80044b0 <MX_TIM5_Init+0xb8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800443a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800443e:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004440:	a90a      	add	r1, sp, #40	; 0x28
 8004442:	4826      	ldr	r0, [pc, #152]	; (80044dc <MX_TIM5_Init+0xe4>)
 8004444:	f005 fadc 	bl	8009a00 <HAL_TIM_ConfigClockSource>
 8004448:	2800      	cmp	r0, #0
 800444a:	d134      	bne.n	80044b6 <MX_TIM5_Init+0xbe>
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800444c:	4823      	ldr	r0, [pc, #140]	; (80044dc <MX_TIM5_Init+0xe4>)
 800444e:	f005 f9af 	bl	80097b0 <HAL_TIM_PWM_Init>
 8004452:	2800      	cmp	r0, #0
 8004454:	d132      	bne.n	80044bc <MX_TIM5_Init+0xc4>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004456:	2300      	movs	r3, #0
 8004458:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800445a:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800445c:	a907      	add	r1, sp, #28
 800445e:	481f      	ldr	r0, [pc, #124]	; (80044dc <MX_TIM5_Init+0xe4>)
 8004460:	f005 fb78 	bl	8009b54 <HAL_TIMEx_MasterConfigSynchronization>
 8004464:	bb68      	cbnz	r0, 80044c2 <MX_TIM5_Init+0xca>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004466:	2360      	movs	r3, #96	; 0x60
 8004468:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 200;
 800446a:	23c8      	movs	r3, #200	; 0xc8
 800446c:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800446e:	2300      	movs	r3, #0
 8004470:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004472:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004474:	2204      	movs	r2, #4
 8004476:	4669      	mov	r1, sp
 8004478:	4818      	ldr	r0, [pc, #96]	; (80044dc <MX_TIM5_Init+0xe4>)
 800447a:	f005 fa17 	bl	80098ac <HAL_TIM_PWM_ConfigChannel>
 800447e:	bb18      	cbnz	r0, 80044c8 <MX_TIM5_Init+0xd0>
  sConfigOC.Pulse = 400;
 8004480:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8004484:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004486:	2208      	movs	r2, #8
 8004488:	4669      	mov	r1, sp
 800448a:	4814      	ldr	r0, [pc, #80]	; (80044dc <MX_TIM5_Init+0xe4>)
 800448c:	f005 fa0e 	bl	80098ac <HAL_TIM_PWM_ConfigChannel>
 8004490:	b9e8      	cbnz	r0, 80044ce <MX_TIM5_Init+0xd6>
  sConfigOC.Pulse = 600;
 8004492:	f44f 7316 	mov.w	r3, #600	; 0x258
 8004496:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004498:	220c      	movs	r2, #12
 800449a:	4669      	mov	r1, sp
 800449c:	480f      	ldr	r0, [pc, #60]	; (80044dc <MX_TIM5_Init+0xe4>)
 800449e:	f005 fa05 	bl	80098ac <HAL_TIM_PWM_ConfigChannel>
 80044a2:	b9b8      	cbnz	r0, 80044d4 <MX_TIM5_Init+0xdc>
  HAL_TIM_MspPostInit(&htim5);
 80044a4:	480d      	ldr	r0, [pc, #52]	; (80044dc <MX_TIM5_Init+0xe4>)
 80044a6:	f7ff ff29 	bl	80042fc <HAL_TIM_MspPostInit>
}
 80044aa:	b00f      	add	sp, #60	; 0x3c
 80044ac:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80044b0:	f7fd fd62 	bl	8001f78 <Error_Handler>
 80044b4:	e7c1      	b.n	800443a <MX_TIM5_Init+0x42>
    Error_Handler();
 80044b6:	f7fd fd5f 	bl	8001f78 <Error_Handler>
 80044ba:	e7c7      	b.n	800444c <MX_TIM5_Init+0x54>
    Error_Handler();
 80044bc:	f7fd fd5c 	bl	8001f78 <Error_Handler>
 80044c0:	e7c9      	b.n	8004456 <MX_TIM5_Init+0x5e>
    Error_Handler();
 80044c2:	f7fd fd59 	bl	8001f78 <Error_Handler>
 80044c6:	e7ce      	b.n	8004466 <MX_TIM5_Init+0x6e>
    Error_Handler();
 80044c8:	f7fd fd56 	bl	8001f78 <Error_Handler>
 80044cc:	e7d8      	b.n	8004480 <MX_TIM5_Init+0x88>
    Error_Handler();
 80044ce:	f7fd fd53 	bl	8001f78 <Error_Handler>
 80044d2:	e7de      	b.n	8004492 <MX_TIM5_Init+0x9a>
    Error_Handler();
 80044d4:	f7fd fd50 	bl	8001f78 <Error_Handler>
 80044d8:	e7e4      	b.n	80044a4 <MX_TIM5_Init+0xac>
 80044da:	bf00      	nop
 80044dc:	200111b8 	.word	0x200111b8
 80044e0:	40000c00 	.word	0x40000c00

080044e4 <MX_TIM8_Init>:
{
 80044e4:	b510      	push	{r4, lr}
 80044e6:	b09c      	sub	sp, #112	; 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80044e8:	2400      	movs	r4, #0
 80044ea:	9418      	str	r4, [sp, #96]	; 0x60
 80044ec:	9419      	str	r4, [sp, #100]	; 0x64
 80044ee:	941a      	str	r4, [sp, #104]	; 0x68
 80044f0:	941b      	str	r4, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044f2:	9415      	str	r4, [sp, #84]	; 0x54
 80044f4:	9416      	str	r4, [sp, #88]	; 0x58
 80044f6:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 80044f8:	940e      	str	r4, [sp, #56]	; 0x38
 80044fa:	940f      	str	r4, [sp, #60]	; 0x3c
 80044fc:	9410      	str	r4, [sp, #64]	; 0x40
 80044fe:	9411      	str	r4, [sp, #68]	; 0x44
 8004500:	9412      	str	r4, [sp, #72]	; 0x48
 8004502:	9413      	str	r4, [sp, #76]	; 0x4c
 8004504:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004506:	2234      	movs	r2, #52	; 0x34
 8004508:	4621      	mov	r1, r4
 800450a:	a801      	add	r0, sp, #4
 800450c:	f009 ff38 	bl	800e380 <memset>
  htim8.Instance = TIM8;
 8004510:	4846      	ldr	r0, [pc, #280]	; (800462c <MX_TIM8_Init+0x148>)
 8004512:	4b47      	ldr	r3, [pc, #284]	; (8004630 <MX_TIM8_Init+0x14c>)
 8004514:	6003      	str	r3, [r0, #0]
  htim8.Init.Prescaler = 0;
 8004516:	6044      	str	r4, [r0, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004518:	6084      	str	r4, [r0, #8]
  htim8.Init.Period = 65535;
 800451a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800451e:	60c3      	str	r3, [r0, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004520:	6104      	str	r4, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 8004522:	6144      	str	r4, [r0, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004524:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8004526:	f005 f913 	bl	8009750 <HAL_TIM_Base_Init>
 800452a:	2800      	cmp	r0, #0
 800452c:	d162      	bne.n	80045f4 <MX_TIM8_Init+0x110>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800452e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004532:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8004534:	a918      	add	r1, sp, #96	; 0x60
 8004536:	483d      	ldr	r0, [pc, #244]	; (800462c <MX_TIM8_Init+0x148>)
 8004538:	f005 fa62 	bl	8009a00 <HAL_TIM_ConfigClockSource>
 800453c:	2800      	cmp	r0, #0
 800453e:	d15c      	bne.n	80045fa <MX_TIM8_Init+0x116>
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8004540:	483a      	ldr	r0, [pc, #232]	; (800462c <MX_TIM8_Init+0x148>)
 8004542:	f005 f935 	bl	80097b0 <HAL_TIM_PWM_Init>
 8004546:	2800      	cmp	r0, #0
 8004548:	d15a      	bne.n	8004600 <MX_TIM8_Init+0x11c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800454a:	2300      	movs	r3, #0
 800454c:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800454e:	9316      	str	r3, [sp, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004550:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004552:	a915      	add	r1, sp, #84	; 0x54
 8004554:	4835      	ldr	r0, [pc, #212]	; (800462c <MX_TIM8_Init+0x148>)
 8004556:	f005 fafd 	bl	8009b54 <HAL_TIMEx_MasterConfigSynchronization>
 800455a:	2800      	cmp	r0, #0
 800455c:	d153      	bne.n	8004606 <MX_TIM8_Init+0x122>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800455e:	2360      	movs	r3, #96	; 0x60
 8004560:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 1000;
 8004562:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004566:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004568:	2200      	movs	r2, #0
 800456a:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800456c:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800456e:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004570:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004572:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004574:	a90e      	add	r1, sp, #56	; 0x38
 8004576:	482d      	ldr	r0, [pc, #180]	; (800462c <MX_TIM8_Init+0x148>)
 8004578:	f005 f998 	bl	80098ac <HAL_TIM_PWM_ConfigChannel>
 800457c:	2800      	cmp	r0, #0
 800457e:	d145      	bne.n	800460c <MX_TIM8_Init+0x128>
  sConfigOC.Pulse = 2000;
 8004580:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004584:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004586:	2204      	movs	r2, #4
 8004588:	a90e      	add	r1, sp, #56	; 0x38
 800458a:	4828      	ldr	r0, [pc, #160]	; (800462c <MX_TIM8_Init+0x148>)
 800458c:	f005 f98e 	bl	80098ac <HAL_TIM_PWM_ConfigChannel>
 8004590:	2800      	cmp	r0, #0
 8004592:	d13e      	bne.n	8004612 <MX_TIM8_Init+0x12e>
  sConfigOC.Pulse = 4000;
 8004594:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8004598:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800459a:	2208      	movs	r2, #8
 800459c:	a90e      	add	r1, sp, #56	; 0x38
 800459e:	4823      	ldr	r0, [pc, #140]	; (800462c <MX_TIM8_Init+0x148>)
 80045a0:	f005 f984 	bl	80098ac <HAL_TIM_PWM_ConfigChannel>
 80045a4:	2800      	cmp	r0, #0
 80045a6:	d137      	bne.n	8004618 <MX_TIM8_Init+0x134>
  sConfigOC.Pulse = 8000;
 80045a8:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80045ac:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80045ae:	220c      	movs	r2, #12
 80045b0:	a90e      	add	r1, sp, #56	; 0x38
 80045b2:	481e      	ldr	r0, [pc, #120]	; (800462c <MX_TIM8_Init+0x148>)
 80045b4:	f005 f97a 	bl	80098ac <HAL_TIM_PWM_ConfigChannel>
 80045b8:	2800      	cmp	r0, #0
 80045ba:	d130      	bne.n	800461e <MX_TIM8_Init+0x13a>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80045bc:	2300      	movs	r3, #0
 80045be:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80045c0:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80045c2:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80045c4:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80045c6:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80045c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80045cc:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80045ce:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80045d0:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80045d2:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80045d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045d8:	920a      	str	r2, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80045da:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80045dc:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80045de:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80045e0:	a901      	add	r1, sp, #4
 80045e2:	4812      	ldr	r0, [pc, #72]	; (800462c <MX_TIM8_Init+0x148>)
 80045e4:	f005 fb0c 	bl	8009c00 <HAL_TIMEx_ConfigBreakDeadTime>
 80045e8:	b9e0      	cbnz	r0, 8004624 <MX_TIM8_Init+0x140>
  HAL_TIM_MspPostInit(&htim8);
 80045ea:	4810      	ldr	r0, [pc, #64]	; (800462c <MX_TIM8_Init+0x148>)
 80045ec:	f7ff fe86 	bl	80042fc <HAL_TIM_MspPostInit>
}
 80045f0:	b01c      	add	sp, #112	; 0x70
 80045f2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80045f4:	f7fd fcc0 	bl	8001f78 <Error_Handler>
 80045f8:	e799      	b.n	800452e <MX_TIM8_Init+0x4a>
    Error_Handler();
 80045fa:	f7fd fcbd 	bl	8001f78 <Error_Handler>
 80045fe:	e79f      	b.n	8004540 <MX_TIM8_Init+0x5c>
    Error_Handler();
 8004600:	f7fd fcba 	bl	8001f78 <Error_Handler>
 8004604:	e7a1      	b.n	800454a <MX_TIM8_Init+0x66>
    Error_Handler();
 8004606:	f7fd fcb7 	bl	8001f78 <Error_Handler>
 800460a:	e7a8      	b.n	800455e <MX_TIM8_Init+0x7a>
    Error_Handler();
 800460c:	f7fd fcb4 	bl	8001f78 <Error_Handler>
 8004610:	e7b6      	b.n	8004580 <MX_TIM8_Init+0x9c>
    Error_Handler();
 8004612:	f7fd fcb1 	bl	8001f78 <Error_Handler>
 8004616:	e7bd      	b.n	8004594 <MX_TIM8_Init+0xb0>
    Error_Handler();
 8004618:	f7fd fcae 	bl	8001f78 <Error_Handler>
 800461c:	e7c4      	b.n	80045a8 <MX_TIM8_Init+0xc4>
    Error_Handler();
 800461e:	f7fd fcab 	bl	8001f78 <Error_Handler>
 8004622:	e7cb      	b.n	80045bc <MX_TIM8_Init+0xd8>
    Error_Handler();
 8004624:	f7fd fca8 	bl	8001f78 <Error_Handler>
 8004628:	e7df      	b.n	80045ea <MX_TIM8_Init+0x106>
 800462a:	bf00      	nop
 800462c:	20011204 	.word	0x20011204
 8004630:	40013400 	.word	0x40013400

08004634 <MX_TIM15_Init>:
{
 8004634:	b510      	push	{r4, lr}
 8004636:	b09c      	sub	sp, #112	; 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004638:	2400      	movs	r4, #0
 800463a:	9418      	str	r4, [sp, #96]	; 0x60
 800463c:	9419      	str	r4, [sp, #100]	; 0x64
 800463e:	941a      	str	r4, [sp, #104]	; 0x68
 8004640:	941b      	str	r4, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004642:	9415      	str	r4, [sp, #84]	; 0x54
 8004644:	9416      	str	r4, [sp, #88]	; 0x58
 8004646:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004648:	940e      	str	r4, [sp, #56]	; 0x38
 800464a:	940f      	str	r4, [sp, #60]	; 0x3c
 800464c:	9410      	str	r4, [sp, #64]	; 0x40
 800464e:	9411      	str	r4, [sp, #68]	; 0x44
 8004650:	9412      	str	r4, [sp, #72]	; 0x48
 8004652:	9413      	str	r4, [sp, #76]	; 0x4c
 8004654:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004656:	2234      	movs	r2, #52	; 0x34
 8004658:	4621      	mov	r1, r4
 800465a:	a801      	add	r0, sp, #4
 800465c:	f009 fe90 	bl	800e380 <memset>
  htim15.Instance = TIM15;
 8004660:	482e      	ldr	r0, [pc, #184]	; (800471c <MX_TIM15_Init+0xe8>)
 8004662:	4b2f      	ldr	r3, [pc, #188]	; (8004720 <MX_TIM15_Init+0xec>)
 8004664:	6003      	str	r3, [r0, #0]
  htim15.Init.Prescaler = 0;
 8004666:	6044      	str	r4, [r0, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004668:	6084      	str	r4, [r0, #8]
  htim15.Init.Period = 32768;
 800466a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800466e:	60c3      	str	r3, [r0, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004670:	6104      	str	r4, [r0, #16]
  htim15.Init.RepetitionCounter = 0;
 8004672:	6144      	str	r4, [r0, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004674:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8004676:	f005 f86b 	bl	8009750 <HAL_TIM_Base_Init>
 800467a:	2800      	cmp	r0, #0
 800467c:	d13c      	bne.n	80046f8 <MX_TIM15_Init+0xc4>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800467e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004682:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8004684:	a918      	add	r1, sp, #96	; 0x60
 8004686:	4825      	ldr	r0, [pc, #148]	; (800471c <MX_TIM15_Init+0xe8>)
 8004688:	f005 f9ba 	bl	8009a00 <HAL_TIM_ConfigClockSource>
 800468c:	2800      	cmp	r0, #0
 800468e:	d136      	bne.n	80046fe <MX_TIM15_Init+0xca>
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8004690:	4822      	ldr	r0, [pc, #136]	; (800471c <MX_TIM15_Init+0xe8>)
 8004692:	f005 f88d 	bl	80097b0 <HAL_TIM_PWM_Init>
 8004696:	2800      	cmp	r0, #0
 8004698:	d134      	bne.n	8004704 <MX_TIM15_Init+0xd0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800469a:	2300      	movs	r3, #0
 800469c:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800469e:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80046a0:	a915      	add	r1, sp, #84	; 0x54
 80046a2:	481e      	ldr	r0, [pc, #120]	; (800471c <MX_TIM15_Init+0xe8>)
 80046a4:	f005 fa56 	bl	8009b54 <HAL_TIMEx_MasterConfigSynchronization>
 80046a8:	2800      	cmp	r0, #0
 80046aa:	d12e      	bne.n	800470a <MX_TIM15_Init+0xd6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80046ac:	2360      	movs	r3, #96	; 0x60
 80046ae:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 16000;
 80046b0:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 80046b4:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80046b6:	2300      	movs	r3, #0
 80046b8:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80046ba:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80046bc:	9312      	str	r3, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80046be:	9313      	str	r3, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80046c0:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80046c2:	2204      	movs	r2, #4
 80046c4:	a90e      	add	r1, sp, #56	; 0x38
 80046c6:	4815      	ldr	r0, [pc, #84]	; (800471c <MX_TIM15_Init+0xe8>)
 80046c8:	f005 f8f0 	bl	80098ac <HAL_TIM_PWM_ConfigChannel>
 80046cc:	bb00      	cbnz	r0, 8004710 <MX_TIM15_Init+0xdc>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80046ce:	2300      	movs	r3, #0
 80046d0:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80046d2:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80046d4:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80046d6:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80046d8:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80046da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80046de:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80046e0:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80046e2:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80046e4:	a901      	add	r1, sp, #4
 80046e6:	480d      	ldr	r0, [pc, #52]	; (800471c <MX_TIM15_Init+0xe8>)
 80046e8:	f005 fa8a 	bl	8009c00 <HAL_TIMEx_ConfigBreakDeadTime>
 80046ec:	b998      	cbnz	r0, 8004716 <MX_TIM15_Init+0xe2>
  HAL_TIM_MspPostInit(&htim15);
 80046ee:	480b      	ldr	r0, [pc, #44]	; (800471c <MX_TIM15_Init+0xe8>)
 80046f0:	f7ff fe04 	bl	80042fc <HAL_TIM_MspPostInit>
}
 80046f4:	b01c      	add	sp, #112	; 0x70
 80046f6:	bd10      	pop	{r4, pc}
    Error_Handler();
 80046f8:	f7fd fc3e 	bl	8001f78 <Error_Handler>
 80046fc:	e7bf      	b.n	800467e <MX_TIM15_Init+0x4a>
    Error_Handler();
 80046fe:	f7fd fc3b 	bl	8001f78 <Error_Handler>
 8004702:	e7c5      	b.n	8004690 <MX_TIM15_Init+0x5c>
    Error_Handler();
 8004704:	f7fd fc38 	bl	8001f78 <Error_Handler>
 8004708:	e7c7      	b.n	800469a <MX_TIM15_Init+0x66>
    Error_Handler();
 800470a:	f7fd fc35 	bl	8001f78 <Error_Handler>
 800470e:	e7cd      	b.n	80046ac <MX_TIM15_Init+0x78>
    Error_Handler();
 8004710:	f7fd fc32 	bl	8001f78 <Error_Handler>
 8004714:	e7db      	b.n	80046ce <MX_TIM15_Init+0x9a>
    Error_Handler();
 8004716:	f7fd fc2f 	bl	8001f78 <Error_Handler>
 800471a:	e7e8      	b.n	80046ee <MX_TIM15_Init+0xba>
 800471c:	20011120 	.word	0x20011120
 8004720:	40014000 	.word	0x40014000

08004724 <MX_TIM20_Init>:
{
 8004724:	b510      	push	{r4, lr}
 8004726:	b09c      	sub	sp, #112	; 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004728:	2400      	movs	r4, #0
 800472a:	9418      	str	r4, [sp, #96]	; 0x60
 800472c:	9419      	str	r4, [sp, #100]	; 0x64
 800472e:	941a      	str	r4, [sp, #104]	; 0x68
 8004730:	941b      	str	r4, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004732:	9415      	str	r4, [sp, #84]	; 0x54
 8004734:	9416      	str	r4, [sp, #88]	; 0x58
 8004736:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004738:	940e      	str	r4, [sp, #56]	; 0x38
 800473a:	940f      	str	r4, [sp, #60]	; 0x3c
 800473c:	9410      	str	r4, [sp, #64]	; 0x40
 800473e:	9411      	str	r4, [sp, #68]	; 0x44
 8004740:	9412      	str	r4, [sp, #72]	; 0x48
 8004742:	9413      	str	r4, [sp, #76]	; 0x4c
 8004744:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004746:	2234      	movs	r2, #52	; 0x34
 8004748:	4621      	mov	r1, r4
 800474a:	a801      	add	r0, sp, #4
 800474c:	f009 fe18 	bl	800e380 <memset>
  htim20.Instance = TIM20;
 8004750:	4846      	ldr	r0, [pc, #280]	; (800486c <MX_TIM20_Init+0x148>)
 8004752:	4b47      	ldr	r3, [pc, #284]	; (8004870 <MX_TIM20_Init+0x14c>)
 8004754:	6003      	str	r3, [r0, #0]
  htim20.Init.Prescaler = 0;
 8004756:	6044      	str	r4, [r0, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004758:	6084      	str	r4, [r0, #8]
  htim20.Init.Period = 16000;
 800475a:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 800475e:	60c3      	str	r3, [r0, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004760:	6104      	str	r4, [r0, #16]
  htim20.Init.RepetitionCounter = 0;
 8004762:	6144      	str	r4, [r0, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004764:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8004766:	f004 fff3 	bl	8009750 <HAL_TIM_Base_Init>
 800476a:	2800      	cmp	r0, #0
 800476c:	d162      	bne.n	8004834 <MX_TIM20_Init+0x110>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800476e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004772:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 8004774:	a918      	add	r1, sp, #96	; 0x60
 8004776:	483d      	ldr	r0, [pc, #244]	; (800486c <MX_TIM20_Init+0x148>)
 8004778:	f005 f942 	bl	8009a00 <HAL_TIM_ConfigClockSource>
 800477c:	2800      	cmp	r0, #0
 800477e:	d15c      	bne.n	800483a <MX_TIM20_Init+0x116>
  if (HAL_TIM_PWM_Init(&htim20) != HAL_OK)
 8004780:	483a      	ldr	r0, [pc, #232]	; (800486c <MX_TIM20_Init+0x148>)
 8004782:	f005 f815 	bl	80097b0 <HAL_TIM_PWM_Init>
 8004786:	2800      	cmp	r0, #0
 8004788:	d15a      	bne.n	8004840 <MX_TIM20_Init+0x11c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800478a:	2300      	movs	r3, #0
 800478c:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800478e:	9316      	str	r3, [sp, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004790:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8004792:	a915      	add	r1, sp, #84	; 0x54
 8004794:	4835      	ldr	r0, [pc, #212]	; (800486c <MX_TIM20_Init+0x148>)
 8004796:	f005 f9dd 	bl	8009b54 <HAL_TIMEx_MasterConfigSynchronization>
 800479a:	2800      	cmp	r0, #0
 800479c:	d153      	bne.n	8004846 <MX_TIM20_Init+0x122>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800479e:	2360      	movs	r3, #96	; 0x60
 80047a0:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 8000;
 80047a2:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80047a6:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047a8:	2200      	movs	r2, #0
 80047aa:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80047ac:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80047ae:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80047b0:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80047b2:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80047b4:	a90e      	add	r1, sp, #56	; 0x38
 80047b6:	482d      	ldr	r0, [pc, #180]	; (800486c <MX_TIM20_Init+0x148>)
 80047b8:	f005 f878 	bl	80098ac <HAL_TIM_PWM_ConfigChannel>
 80047bc:	2800      	cmp	r0, #0
 80047be:	d145      	bne.n	800484c <MX_TIM20_Init+0x128>
  sConfigOC.Pulse = 10000;
 80047c0:	f242 7310 	movw	r3, #10000	; 0x2710
 80047c4:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80047c6:	2204      	movs	r2, #4
 80047c8:	a90e      	add	r1, sp, #56	; 0x38
 80047ca:	4828      	ldr	r0, [pc, #160]	; (800486c <MX_TIM20_Init+0x148>)
 80047cc:	f005 f86e 	bl	80098ac <HAL_TIM_PWM_ConfigChannel>
 80047d0:	2800      	cmp	r0, #0
 80047d2:	d13e      	bne.n	8004852 <MX_TIM20_Init+0x12e>
  sConfigOC.Pulse = 12000;
 80047d4:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 80047d8:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80047da:	2208      	movs	r2, #8
 80047dc:	a90e      	add	r1, sp, #56	; 0x38
 80047de:	4823      	ldr	r0, [pc, #140]	; (800486c <MX_TIM20_Init+0x148>)
 80047e0:	f005 f864 	bl	80098ac <HAL_TIM_PWM_ConfigChannel>
 80047e4:	2800      	cmp	r0, #0
 80047e6:	d137      	bne.n	8004858 <MX_TIM20_Init+0x134>
  sConfigOC.Pulse = 15000;
 80047e8:	f643 2398 	movw	r3, #15000	; 0x3a98
 80047ec:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80047ee:	220c      	movs	r2, #12
 80047f0:	a90e      	add	r1, sp, #56	; 0x38
 80047f2:	481e      	ldr	r0, [pc, #120]	; (800486c <MX_TIM20_Init+0x148>)
 80047f4:	f005 f85a 	bl	80098ac <HAL_TIM_PWM_ConfigChannel>
 80047f8:	2800      	cmp	r0, #0
 80047fa:	d130      	bne.n	800485e <MX_TIM20_Init+0x13a>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80047fc:	2300      	movs	r3, #0
 80047fe:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004800:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004802:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004804:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004806:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004808:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800480c:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800480e:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8004810:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004812:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004814:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004818:	920a      	str	r2, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800481a:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800481c:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800481e:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim20, &sBreakDeadTimeConfig) != HAL_OK)
 8004820:	a901      	add	r1, sp, #4
 8004822:	4812      	ldr	r0, [pc, #72]	; (800486c <MX_TIM20_Init+0x148>)
 8004824:	f005 f9ec 	bl	8009c00 <HAL_TIMEx_ConfigBreakDeadTime>
 8004828:	b9e0      	cbnz	r0, 8004864 <MX_TIM20_Init+0x140>
  HAL_TIM_MspPostInit(&htim20);
 800482a:	4810      	ldr	r0, [pc, #64]	; (800486c <MX_TIM20_Init+0x148>)
 800482c:	f7ff fd66 	bl	80042fc <HAL_TIM_MspPostInit>
}
 8004830:	b01c      	add	sp, #112	; 0x70
 8004832:	bd10      	pop	{r4, pc}
    Error_Handler();
 8004834:	f7fd fba0 	bl	8001f78 <Error_Handler>
 8004838:	e799      	b.n	800476e <MX_TIM20_Init+0x4a>
    Error_Handler();
 800483a:	f7fd fb9d 	bl	8001f78 <Error_Handler>
 800483e:	e79f      	b.n	8004780 <MX_TIM20_Init+0x5c>
    Error_Handler();
 8004840:	f7fd fb9a 	bl	8001f78 <Error_Handler>
 8004844:	e7a1      	b.n	800478a <MX_TIM20_Init+0x66>
    Error_Handler();
 8004846:	f7fd fb97 	bl	8001f78 <Error_Handler>
 800484a:	e7a8      	b.n	800479e <MX_TIM20_Init+0x7a>
    Error_Handler();
 800484c:	f7fd fb94 	bl	8001f78 <Error_Handler>
 8004850:	e7b6      	b.n	80047c0 <MX_TIM20_Init+0x9c>
    Error_Handler();
 8004852:	f7fd fb91 	bl	8001f78 <Error_Handler>
 8004856:	e7bd      	b.n	80047d4 <MX_TIM20_Init+0xb0>
    Error_Handler();
 8004858:	f7fd fb8e 	bl	8001f78 <Error_Handler>
 800485c:	e7c4      	b.n	80047e8 <MX_TIM20_Init+0xc4>
    Error_Handler();
 800485e:	f7fd fb8b 	bl	8001f78 <Error_Handler>
 8004862:	e7cb      	b.n	80047fc <MX_TIM20_Init+0xd8>
    Error_Handler();
 8004864:	f7fd fb88 	bl	8001f78 <Error_Handler>
 8004868:	e7df      	b.n	800482a <MX_TIM20_Init+0x106>
 800486a:	bf00      	nop
 800486c:	2001116c 	.word	0x2001116c
 8004870:	40015000 	.word	0x40015000

08004874 <MX_UART4_Init>:
UART_HandleTypeDef huart3;


/* UART4 init function */
void MX_UART4_Init(void)
{
 8004874:	b508      	push	{r3, lr}
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004876:	4817      	ldr	r0, [pc, #92]	; (80048d4 <MX_UART4_Init+0x60>)
 8004878:	4b17      	ldr	r3, [pc, #92]	; (80048d8 <MX_UART4_Init+0x64>)
 800487a:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 115200;
 800487c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004880:	6043      	str	r3, [r0, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004882:	2300      	movs	r3, #0
 8004884:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004886:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004888:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800488a:	220c      	movs	r2, #12
 800488c:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800488e:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004890:	61c3      	str	r3, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004892:	6203      	str	r3, [r0, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004894:	6243      	str	r3, [r0, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004896:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004898:	f005 fced 	bl	800a276 <HAL_UART_Init>
 800489c:	b970      	cbnz	r0, 80048bc <MX_UART4_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800489e:	2100      	movs	r1, #0
 80048a0:	480c      	ldr	r0, [pc, #48]	; (80048d4 <MX_UART4_Init+0x60>)
 80048a2:	f005 fd60 	bl	800a366 <HAL_UARTEx_SetTxFifoThreshold>
 80048a6:	b960      	cbnz	r0, 80048c2 <MX_UART4_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80048a8:	2100      	movs	r1, #0
 80048aa:	480a      	ldr	r0, [pc, #40]	; (80048d4 <MX_UART4_Init+0x60>)
 80048ac:	f005 fd80 	bl	800a3b0 <HAL_UARTEx_SetRxFifoThreshold>
 80048b0:	b950      	cbnz	r0, 80048c8 <MX_UART4_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80048b2:	4808      	ldr	r0, [pc, #32]	; (80048d4 <MX_UART4_Init+0x60>)
 80048b4:	f005 fd38 	bl	800a328 <HAL_UARTEx_DisableFifoMode>
 80048b8:	b948      	cbnz	r0, 80048ce <MX_UART4_Init+0x5a>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80048ba:	bd08      	pop	{r3, pc}
    Error_Handler();
 80048bc:	f7fd fb5c 	bl	8001f78 <Error_Handler>
 80048c0:	e7ed      	b.n	800489e <MX_UART4_Init+0x2a>
    Error_Handler();
 80048c2:	f7fd fb59 	bl	8001f78 <Error_Handler>
 80048c6:	e7ef      	b.n	80048a8 <MX_UART4_Init+0x34>
    Error_Handler();
 80048c8:	f7fd fb56 	bl	8001f78 <Error_Handler>
 80048cc:	e7f1      	b.n	80048b2 <MX_UART4_Init+0x3e>
    Error_Handler();
 80048ce:	f7fd fb53 	bl	8001f78 <Error_Handler>
}
 80048d2:	e7f2      	b.n	80048ba <MX_UART4_Init+0x46>
 80048d4:	20011370 	.word	0x20011370
 80048d8:	40004c00 	.word	0x40004c00

080048dc <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80048dc:	b508      	push	{r3, lr}
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80048de:	4817      	ldr	r0, [pc, #92]	; (800493c <MX_UART5_Init+0x60>)
 80048e0:	4b17      	ldr	r3, [pc, #92]	; (8004940 <MX_UART5_Init+0x64>)
 80048e2:	6003      	str	r3, [r0, #0]
  huart5.Init.BaudRate = 115200;
 80048e4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80048e8:	6043      	str	r3, [r0, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80048ea:	2300      	movs	r3, #0
 80048ec:	6083      	str	r3, [r0, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80048ee:	60c3      	str	r3, [r0, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80048f0:	6103      	str	r3, [r0, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80048f2:	220c      	movs	r2, #12
 80048f4:	6142      	str	r2, [r0, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048f6:	6183      	str	r3, [r0, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80048f8:	61c3      	str	r3, [r0, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80048fa:	6203      	str	r3, [r0, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80048fc:	6243      	str	r3, [r0, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80048fe:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8004900:	f005 fcb9 	bl	800a276 <HAL_UART_Init>
 8004904:	b970      	cbnz	r0, 8004924 <MX_UART5_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004906:	2100      	movs	r1, #0
 8004908:	480c      	ldr	r0, [pc, #48]	; (800493c <MX_UART5_Init+0x60>)
 800490a:	f005 fd2c 	bl	800a366 <HAL_UARTEx_SetTxFifoThreshold>
 800490e:	b960      	cbnz	r0, 800492a <MX_UART5_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004910:	2100      	movs	r1, #0
 8004912:	480a      	ldr	r0, [pc, #40]	; (800493c <MX_UART5_Init+0x60>)
 8004914:	f005 fd4c 	bl	800a3b0 <HAL_UARTEx_SetRxFifoThreshold>
 8004918:	b950      	cbnz	r0, 8004930 <MX_UART5_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 800491a:	4808      	ldr	r0, [pc, #32]	; (800493c <MX_UART5_Init+0x60>)
 800491c:	f005 fd04 	bl	800a328 <HAL_UARTEx_DisableFifoMode>
 8004920:	b948      	cbnz	r0, 8004936 <MX_UART5_Init+0x5a>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8004922:	bd08      	pop	{r3, pc}
    Error_Handler();
 8004924:	f7fd fb28 	bl	8001f78 <Error_Handler>
 8004928:	e7ed      	b.n	8004906 <MX_UART5_Init+0x2a>
    Error_Handler();
 800492a:	f7fd fb25 	bl	8001f78 <Error_Handler>
 800492e:	e7ef      	b.n	8004910 <MX_UART5_Init+0x34>
    Error_Handler();
 8004930:	f7fd fb22 	bl	8001f78 <Error_Handler>
 8004934:	e7f1      	b.n	800491a <MX_UART5_Init+0x3e>
    Error_Handler();
 8004936:	f7fd fb1f 	bl	8001f78 <Error_Handler>
}
 800493a:	e7f2      	b.n	8004922 <MX_UART5_Init+0x46>
 800493c:	20011400 	.word	0x20011400
 8004940:	40005000 	.word	0x40005000

08004944 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004944:	b570      	push	{r4, r5, r6, lr}
 8004946:	b0a6      	sub	sp, #152	; 0x98

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8004948:	2220      	movs	r2, #32
 800494a:	2100      	movs	r1, #0
 800494c:	a81e      	add	r0, sp, #120	; 0x78
 800494e:	f009 fd17 	bl	800e380 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004952:	2100      	movs	r1, #0
 8004954:	9118      	str	r1, [sp, #96]	; 0x60
 8004956:	9119      	str	r1, [sp, #100]	; 0x64
 8004958:	911a      	str	r1, [sp, #104]	; 0x68
 800495a:	911b      	str	r1, [sp, #108]	; 0x6c
 800495c:	911c      	str	r1, [sp, #112]	; 0x70
 800495e:	911d      	str	r1, [sp, #116]	; 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004960:	2254      	movs	r2, #84	; 0x54
 8004962:	a803      	add	r0, sp, #12
 8004964:	f009 fd0c 	bl	800e380 <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004968:	2301      	movs	r3, #1
 800496a:	9303      	str	r3, [sp, #12]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800496c:	a803      	add	r0, sp, #12
 800496e:	f004 fa8b 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 8004972:	2800      	cmp	r0, #0
 8004974:	f040 80d2 	bne.w	8004b1c <MX_USART1_UART_Init+0x1d8>
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8004978:	4b6a      	ldr	r3, [pc, #424]	; (8004b24 <MX_USART1_UART_Init+0x1e0>)
 800497a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800497c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004980:	661a      	str	r2, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004982:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004984:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004988:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 800498a:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800498c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800498e:	f042 0201 	orr.w	r2, r2, #1
 8004992:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004994:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004996:	f002 0201 	and.w	r2, r2, #1
 800499a:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 800499c:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800499e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049a4:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80049a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ac:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80049ae:	9b00      	ldr	r3, [sp, #0]
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
  /**USART1 GPIO Configuration
  PA10   ------> USART1_RX
  PG9   ------> USART1_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 80049b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80049b4:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80049b6:	2602      	movs	r6, #2
 80049b8:	9619      	str	r6, [sp, #100]	; 0x64
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80049ba:	2400      	movs	r4, #0
 80049bc:	941a      	str	r4, [sp, #104]	; 0x68
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80049be:	941b      	str	r4, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80049c0:	941c      	str	r4, [sp, #112]	; 0x70
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80049c2:	2507      	movs	r5, #7
 80049c4:	951d      	str	r5, [sp, #116]	; 0x74
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049c6:	a918      	add	r1, sp, #96	; 0x60
 80049c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049cc:	f005 fdde 	bl	800a58c <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80049d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049d4:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80049d6:	9619      	str	r6, [sp, #100]	; 0x64
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80049d8:	941a      	str	r4, [sp, #104]	; 0x68
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80049da:	941b      	str	r4, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80049dc:	941c      	str	r4, [sp, #112]	; 0x70
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80049de:	951d      	str	r5, [sp, #116]	; 0x74
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80049e0:	a918      	add	r1, sp, #96	; 0x60
 80049e2:	4851      	ldr	r0, [pc, #324]	; (8004b28 <MX_USART1_UART_Init+0x1e4>)
 80049e4:	f005 fdd2 	bl	800a58c <LL_GPIO_Init>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 80049e8:	4b50      	ldr	r3, [pc, #320]	; (8004b2c <MX_USART1_UART_Init+0x1e8>)
 80049ea:	f8d3 2814 	ldr.w	r2, [r3, #2068]	; 0x814
 80049ee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80049f2:	f042 0218 	orr.w	r2, r2, #24
 80049f6:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80049fa:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80049fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a00:	f022 0210 	bic.w	r2, r2, #16
 8004a04:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8004a06:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004a08:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8004a0c:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8004a0e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004a10:	f022 0220 	bic.w	r2, r2, #32
 8004a14:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8004a16:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004a18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a1c:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8004a1e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004a20:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a24:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8004a26:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004a28:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004a2c:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8004a2e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004a30:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004a34:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8004a36:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 8004a3a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004a3e:	f042 0219 	orr.w	r2, r2, #25
 8004a42:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004a46:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004a4a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a4e:	f022 0210 	bic.w	r2, r2, #16
 8004a52:	f042 0210 	orr.w	r2, r2, #16
 8004a56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8004a5a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004a5e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8004a62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8004a66:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004a6a:	f022 0220 	bic.w	r2, r2, #32
 8004a6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8004a72:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004a76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8004a7e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004a82:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004a86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8004a8a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004a8e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004a92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8004a96:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004a9a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004a9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8004aa2:	941e      	str	r4, [sp, #120]	; 0x78
  USART_InitStruct.BaudRate = 115200;
 8004aa4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004aa8:	931f      	str	r3, [sp, #124]	; 0x7c
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8004aaa:	9420      	str	r4, [sp, #128]	; 0x80
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004aac:	9421      	str	r4, [sp, #132]	; 0x84
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8004aae:	9422      	str	r4, [sp, #136]	; 0x88
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8004ab0:	230c      	movs	r3, #12
 8004ab2:	9323      	str	r3, [sp, #140]	; 0x8c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8004ab4:	9424      	str	r4, [sp, #144]	; 0x90
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8004ab6:	9425      	str	r4, [sp, #148]	; 0x94
  LL_USART_Init(USART1, &USART_InitStruct);
 8004ab8:	a91e      	add	r1, sp, #120	; 0x78
 8004aba:	481d      	ldr	r0, [pc, #116]	; (8004b30 <MX_USART1_UART_Init+0x1ec>)
 8004abc:	f005 ff7c 	bl	800a9b8 <LL_USART_Init>
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8004ac0:	4b1c      	ldr	r3, [pc, #112]	; (8004b34 <MX_USART1_UART_Init+0x1f0>)
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac2:	e853 2f00 	ldrex	r2, [r3]
 8004ac6:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aca:	e843 2100 	strex	r1, r2, [r3]
 8004ace:	2900      	cmp	r1, #0
 8004ad0:	d1f6      	bne.n	8004ac0 <MX_USART1_UART_Init+0x17c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad2:	e853 2f00 	ldrex	r2, [r3]
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8004ad6:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ada:	e843 2100 	strex	r1, r2, [r3]
 8004ade:	2900      	cmp	r1, #0
 8004ae0:	d1f7      	bne.n	8004ad2 <MX_USART1_UART_Init+0x18e>
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8004ae2:	4b13      	ldr	r3, [pc, #76]	; (8004b30 <MX_USART1_UART_Init+0x1ec>)
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8004aea:	601a      	str	r2, [r3, #0]
{
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004aec:	685a      	ldr	r2, [r3, #4]
 8004aee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004af2:	605a      	str	r2, [r3, #4]

  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8004af4:	689a      	ldr	r2, [r3, #8]
 8004af6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004afa:	609a      	str	r2, [r3, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	f042 0201 	orr.w	r2, r2, #1
 8004b02:	601a      	str	r2, [r3, #0]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8004b04:	4b0a      	ldr	r3, [pc, #40]	; (8004b30 <MX_USART1_UART_Init+0x1ec>)
 8004b06:	69db      	ldr	r3, [r3, #28]
 8004b08:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8004b0c:	d0fa      	beq.n	8004b04 <MX_USART1_UART_Init+0x1c0>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8004b0e:	4b08      	ldr	r3, [pc, #32]	; (8004b30 <MX_USART1_UART_Init+0x1ec>)
 8004b10:	69db      	ldr	r3, [r3, #28]
 8004b12:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8004b16:	d0f5      	beq.n	8004b04 <MX_USART1_UART_Init+0x1c0>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004b18:	b026      	add	sp, #152	; 0x98
 8004b1a:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8004b1c:	f7fd fa2c 	bl	8001f78 <Error_Handler>
 8004b20:	e72a      	b.n	8004978 <MX_USART1_UART_Init+0x34>
 8004b22:	bf00      	nop
 8004b24:	40021000 	.word	0x40021000
 8004b28:	48001800 	.word	0x48001800
 8004b2c:	40020000 	.word	0x40020000
 8004b30:	40013800 	.word	0x40013800
 8004b34:	40013808 	.word	0x40013808

08004b38 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004b38:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004b3a:	4817      	ldr	r0, [pc, #92]	; (8004b98 <MX_USART2_UART_Init+0x60>)
 8004b3c:	4b17      	ldr	r3, [pc, #92]	; (8004b9c <MX_USART2_UART_Init+0x64>)
 8004b3e:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8004b40:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004b44:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004b46:	2300      	movs	r3, #0
 8004b48:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004b4a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004b4c:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004b4e:	220c      	movs	r2, #12
 8004b50:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b52:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b54:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b56:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004b58:	6243      	str	r3, [r0, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b5a:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004b5c:	f005 fb8b 	bl	800a276 <HAL_UART_Init>
 8004b60:	b970      	cbnz	r0, 8004b80 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b62:	2100      	movs	r1, #0
 8004b64:	480c      	ldr	r0, [pc, #48]	; (8004b98 <MX_USART2_UART_Init+0x60>)
 8004b66:	f005 fbfe 	bl	800a366 <HAL_UARTEx_SetTxFifoThreshold>
 8004b6a:	b960      	cbnz	r0, 8004b86 <MX_USART2_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004b6c:	2100      	movs	r1, #0
 8004b6e:	480a      	ldr	r0, [pc, #40]	; (8004b98 <MX_USART2_UART_Init+0x60>)
 8004b70:	f005 fc1e 	bl	800a3b0 <HAL_UARTEx_SetRxFifoThreshold>
 8004b74:	b950      	cbnz	r0, 8004b8c <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004b76:	4808      	ldr	r0, [pc, #32]	; (8004b98 <MX_USART2_UART_Init+0x60>)
 8004b78:	f005 fbd6 	bl	800a328 <HAL_UARTEx_DisableFifoMode>
 8004b7c:	b948      	cbnz	r0, 8004b92 <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004b7e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8004b80:	f7fd f9fa 	bl	8001f78 <Error_Handler>
 8004b84:	e7ed      	b.n	8004b62 <MX_USART2_UART_Init+0x2a>
    Error_Handler();
 8004b86:	f7fd f9f7 	bl	8001f78 <Error_Handler>
 8004b8a:	e7ef      	b.n	8004b6c <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8004b8c:	f7fd f9f4 	bl	8001f78 <Error_Handler>
 8004b90:	e7f1      	b.n	8004b76 <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 8004b92:	f7fd f9f1 	bl	8001f78 <Error_Handler>
}
 8004b96:	e7f2      	b.n	8004b7e <MX_USART2_UART_Init+0x46>
 8004b98:	20011250 	.word	0x20011250
 8004b9c:	40004400 	.word	0x40004400

08004ba0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004ba0:	b508      	push	{r3, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004ba2:	4817      	ldr	r0, [pc, #92]	; (8004c00 <MX_USART3_UART_Init+0x60>)
 8004ba4:	4b17      	ldr	r3, [pc, #92]	; (8004c04 <MX_USART3_UART_Init+0x64>)
 8004ba6:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 8004ba8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004bac:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004bb2:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004bb4:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004bb6:	220c      	movs	r2, #12
 8004bb8:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004bba:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004bbc:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004bbe:	6203      	str	r3, [r0, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004bc0:	6243      	str	r3, [r0, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004bc2:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004bc4:	f005 fb57 	bl	800a276 <HAL_UART_Init>
 8004bc8:	b970      	cbnz	r0, 8004be8 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004bca:	2100      	movs	r1, #0
 8004bcc:	480c      	ldr	r0, [pc, #48]	; (8004c00 <MX_USART3_UART_Init+0x60>)
 8004bce:	f005 fbca 	bl	800a366 <HAL_UARTEx_SetTxFifoThreshold>
 8004bd2:	b960      	cbnz	r0, 8004bee <MX_USART3_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004bd4:	2100      	movs	r1, #0
 8004bd6:	480a      	ldr	r0, [pc, #40]	; (8004c00 <MX_USART3_UART_Init+0x60>)
 8004bd8:	f005 fbea 	bl	800a3b0 <HAL_UARTEx_SetRxFifoThreshold>
 8004bdc:	b950      	cbnz	r0, 8004bf4 <MX_USART3_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004bde:	4808      	ldr	r0, [pc, #32]	; (8004c00 <MX_USART3_UART_Init+0x60>)
 8004be0:	f005 fba2 	bl	800a328 <HAL_UARTEx_DisableFifoMode>
 8004be4:	b948      	cbnz	r0, 8004bfa <MX_USART3_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004be6:	bd08      	pop	{r3, pc}
    Error_Handler();
 8004be8:	f7fd f9c6 	bl	8001f78 <Error_Handler>
 8004bec:	e7ed      	b.n	8004bca <MX_USART3_UART_Init+0x2a>
    Error_Handler();
 8004bee:	f7fd f9c3 	bl	8001f78 <Error_Handler>
 8004bf2:	e7ef      	b.n	8004bd4 <MX_USART3_UART_Init+0x34>
    Error_Handler();
 8004bf4:	f7fd f9c0 	bl	8001f78 <Error_Handler>
 8004bf8:	e7f1      	b.n	8004bde <MX_USART3_UART_Init+0x3e>
    Error_Handler();
 8004bfa:	f7fd f9bd 	bl	8001f78 <Error_Handler>
}
 8004bfe:	e7f2      	b.n	8004be6 <MX_USART3_UART_Init+0x46>
 8004c00:	200112e0 	.word	0x200112e0
 8004c04:	40004800 	.word	0x40004800

08004c08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004c08:	b570      	push	{r4, r5, r6, lr}
 8004c0a:	b0a4      	sub	sp, #144	; 0x90
 8004c0c:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c0e:	2100      	movs	r1, #0
 8004c10:	911f      	str	r1, [sp, #124]	; 0x7c
 8004c12:	9120      	str	r1, [sp, #128]	; 0x80
 8004c14:	9121      	str	r1, [sp, #132]	; 0x84
 8004c16:	9122      	str	r1, [sp, #136]	; 0x88
 8004c18:	9123      	str	r1, [sp, #140]	; 0x8c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c1a:	2254      	movs	r2, #84	; 0x54
 8004c1c:	a80a      	add	r0, sp, #40	; 0x28
 8004c1e:	f009 fbaf 	bl	800e380 <memset>
  if(uartHandle->Instance==UART4)
 8004c22:	6823      	ldr	r3, [r4, #0]
 8004c24:	4a66      	ldr	r2, [pc, #408]	; (8004dc0 <HAL_UART_MspInit+0x1b8>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d00b      	beq.n	8004c42 <HAL_UART_MspInit+0x3a>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(uartHandle->Instance==UART5)
 8004c2a:	4a66      	ldr	r2, [pc, #408]	; (8004dc4 <HAL_UART_MspInit+0x1bc>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d033      	beq.n	8004c98 <HAL_UART_MspInit+0x90>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8004c30:	4a65      	ldr	r2, [pc, #404]	; (8004dc8 <HAL_UART_MspInit+0x1c0>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d06f      	beq.n	8004d16 <HAL_UART_MspInit+0x10e>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8004c36:	4a65      	ldr	r2, [pc, #404]	; (8004dcc <HAL_UART_MspInit+0x1c4>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	f000 8096 	beq.w	8004d6a <HAL_UART_MspInit+0x162>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004c3e:	b024      	add	sp, #144	; 0x90
 8004c40:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8004c42:	2308      	movs	r3, #8
 8004c44:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c46:	a80a      	add	r0, sp, #40	; 0x28
 8004c48:	f004 f91e 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 8004c4c:	bb08      	cbnz	r0, 8004c92 <HAL_UART_MspInit+0x8a>
    __HAL_RCC_UART4_CLK_ENABLE();
 8004c4e:	4b60      	ldr	r3, [pc, #384]	; (8004dd0 <HAL_UART_MspInit+0x1c8>)
 8004c50:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004c52:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004c56:	659a      	str	r2, [r3, #88]	; 0x58
 8004c58:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004c5a:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8004c5e:	9201      	str	r2, [sp, #4]
 8004c60:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c64:	f042 0204 	orr.w	r2, r2, #4
 8004c68:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c6c:	f003 0304 	and.w	r3, r3, #4
 8004c70:	9302      	str	r3, [sp, #8]
 8004c72:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004c74:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004c78:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	9320      	str	r3, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c82:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8004c84:	2305      	movs	r3, #5
 8004c86:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c88:	a91f      	add	r1, sp, #124	; 0x7c
 8004c8a:	4852      	ldr	r0, [pc, #328]	; (8004dd4 <HAL_UART_MspInit+0x1cc>)
 8004c8c:	f001 feea 	bl	8006a64 <HAL_GPIO_Init>
 8004c90:	e7d5      	b.n	8004c3e <HAL_UART_MspInit+0x36>
      Error_Handler();
 8004c92:	f7fd f971 	bl	8001f78 <Error_Handler>
 8004c96:	e7da      	b.n	8004c4e <HAL_UART_MspInit+0x46>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8004c98:	2310      	movs	r3, #16
 8004c9a:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c9c:	a80a      	add	r0, sp, #40	; 0x28
 8004c9e:	f004 f8f3 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 8004ca2:	2800      	cmp	r0, #0
 8004ca4:	d134      	bne.n	8004d10 <HAL_UART_MspInit+0x108>
    __HAL_RCC_UART5_CLK_ENABLE();
 8004ca6:	4b4a      	ldr	r3, [pc, #296]	; (8004dd0 <HAL_UART_MspInit+0x1c8>)
 8004ca8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004caa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004cae:	659a      	str	r2, [r3, #88]	; 0x58
 8004cb0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004cb2:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004cb6:	9203      	str	r2, [sp, #12]
 8004cb8:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004cba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cbc:	f042 0204 	orr.w	r2, r2, #4
 8004cc0:	64da      	str	r2, [r3, #76]	; 0x4c
 8004cc2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cc4:	f002 0204 	and.w	r2, r2, #4
 8004cc8:	9204      	str	r2, [sp, #16]
 8004cca:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ccc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cce:	f042 0208 	orr.w	r2, r2, #8
 8004cd2:	64da      	str	r2, [r3, #76]	; 0x4c
 8004cd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cd6:	f003 0308 	and.w	r3, r3, #8
 8004cda:	9305      	str	r3, [sp, #20]
 8004cdc:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = LIN_TX_Pin;
 8004cde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ce2:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ce4:	2602      	movs	r6, #2
 8004ce6:	9620      	str	r6, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ce8:	2400      	movs	r4, #0
 8004cea:	9421      	str	r4, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cec:	9422      	str	r4, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8004cee:	2505      	movs	r5, #5
 8004cf0:	9523      	str	r5, [sp, #140]	; 0x8c
    HAL_GPIO_Init(LIN_TX_GPIO_Port, &GPIO_InitStruct);
 8004cf2:	a91f      	add	r1, sp, #124	; 0x7c
 8004cf4:	4837      	ldr	r0, [pc, #220]	; (8004dd4 <HAL_UART_MspInit+0x1cc>)
 8004cf6:	f001 feb5 	bl	8006a64 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LIN_RX_Pin;
 8004cfa:	2304      	movs	r3, #4
 8004cfc:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cfe:	9620      	str	r6, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d00:	9421      	str	r4, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d02:	9422      	str	r4, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8004d04:	9523      	str	r5, [sp, #140]	; 0x8c
    HAL_GPIO_Init(LIN_RX_GPIO_Port, &GPIO_InitStruct);
 8004d06:	a91f      	add	r1, sp, #124	; 0x7c
 8004d08:	4833      	ldr	r0, [pc, #204]	; (8004dd8 <HAL_UART_MspInit+0x1d0>)
 8004d0a:	f001 feab 	bl	8006a64 <HAL_GPIO_Init>
 8004d0e:	e796      	b.n	8004c3e <HAL_UART_MspInit+0x36>
      Error_Handler();
 8004d10:	f7fd f932 	bl	8001f78 <Error_Handler>
 8004d14:	e7c7      	b.n	8004ca6 <HAL_UART_MspInit+0x9e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004d16:	2302      	movs	r3, #2
 8004d18:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d1a:	a80a      	add	r0, sp, #40	; 0x28
 8004d1c:	f004 f8b4 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 8004d20:	bb00      	cbnz	r0, 8004d64 <HAL_UART_MspInit+0x15c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004d22:	4b2b      	ldr	r3, [pc, #172]	; (8004dd0 <HAL_UART_MspInit+0x1c8>)
 8004d24:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004d26:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004d2a:	659a      	str	r2, [r3, #88]	; 0x58
 8004d2c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004d2e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004d32:	9206      	str	r2, [sp, #24]
 8004d34:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d38:	f042 0202 	orr.w	r2, r2, #2
 8004d3c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d40:	f003 0302 	and.w	r3, r3, #2
 8004d44:	9307      	str	r3, [sp, #28]
 8004d46:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8004d48:	2318      	movs	r3, #24
 8004d4a:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d4c:	2302      	movs	r3, #2
 8004d4e:	9320      	str	r3, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d50:	2300      	movs	r3, #0
 8004d52:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d54:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004d56:	2307      	movs	r3, #7
 8004d58:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d5a:	a91f      	add	r1, sp, #124	; 0x7c
 8004d5c:	481f      	ldr	r0, [pc, #124]	; (8004ddc <HAL_UART_MspInit+0x1d4>)
 8004d5e:	f001 fe81 	bl	8006a64 <HAL_GPIO_Init>
 8004d62:	e76c      	b.n	8004c3e <HAL_UART_MspInit+0x36>
      Error_Handler();
 8004d64:	f7fd f908 	bl	8001f78 <Error_Handler>
 8004d68:	e7db      	b.n	8004d22 <HAL_UART_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004d6a:	2304      	movs	r3, #4
 8004d6c:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d6e:	a80a      	add	r0, sp, #40	; 0x28
 8004d70:	f004 f88a 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 8004d74:	bb08      	cbnz	r0, 8004dba <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004d76:	4b16      	ldr	r3, [pc, #88]	; (8004dd0 <HAL_UART_MspInit+0x1c8>)
 8004d78:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004d7a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004d7e:	659a      	str	r2, [r3, #88]	; 0x58
 8004d80:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004d82:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8004d86:	9208      	str	r2, [sp, #32]
 8004d88:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d8c:	f042 0202 	orr.w	r2, r2, #2
 8004d90:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d94:	f003 0302 	and.w	r3, r3, #2
 8004d98:	9309      	str	r3, [sp, #36]	; 0x24
 8004d9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004d9c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004da0:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004da2:	2302      	movs	r3, #2
 8004da4:	9320      	str	r3, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004da6:	2300      	movs	r3, #0
 8004da8:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004daa:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004dac:	2307      	movs	r3, #7
 8004dae:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004db0:	a91f      	add	r1, sp, #124	; 0x7c
 8004db2:	480a      	ldr	r0, [pc, #40]	; (8004ddc <HAL_UART_MspInit+0x1d4>)
 8004db4:	f001 fe56 	bl	8006a64 <HAL_GPIO_Init>
}
 8004db8:	e741      	b.n	8004c3e <HAL_UART_MspInit+0x36>
      Error_Handler();
 8004dba:	f7fd f8dd 	bl	8001f78 <Error_Handler>
 8004dbe:	e7da      	b.n	8004d76 <HAL_UART_MspInit+0x16e>
 8004dc0:	40004c00 	.word	0x40004c00
 8004dc4:	40005000 	.word	0x40005000
 8004dc8:	40004400 	.word	0x40004400
 8004dcc:	40004800 	.word	0x40004800
 8004dd0:	40021000 	.word	0x40021000
 8004dd4:	48000800 	.word	0x48000800
 8004dd8:	48000c00 	.word	0x48000c00
 8004ddc:	48000400 	.word	0x48000400

08004de0 <upper>:
/* Returns upper 4 bits of cell_t
 * 		@param block_t block
 * **/
block_t upper(block_t block) {
	return (block & 0xF0) >> 4;
}
 8004de0:	0900      	lsrs	r0, r0, #4
 8004de2:	4770      	bx	lr

08004de4 <lower>:

/* Returns lower 4 bits of cell_t */
block_t lower(block_t block) {
	return block & 0x0F;
}
 8004de4:	f000 000f 	and.w	r0, r0, #15
 8004de8:	4770      	bx	lr

08004dea <pixel_to_block>:
 */


block_c pixel_to_block(pixel_c pixel_coord) {
	return pixel_coord / BLOCK_WIDTH;
}
 8004dea:	0880      	lsrs	r0, r0, #2
 8004dec:	4770      	bx	lr

08004dee <block_to_pixel>:

pixel_c block_to_pixel(block_c block_coord) {
	return BLOCK_WIDTH + block_coord * BLOCK_WIDTH - 1;
 8004dee:	3001      	adds	r0, #1
 8004df0:	0080      	lsls	r0, r0, #2
 8004df2:	3801      	subs	r0, #1
}
 8004df4:	b280      	uxth	r0, r0
 8004df6:	4770      	bx	lr

08004df8 <block_to_cell_x>:
	return cell_coord;
}

cell_c block_to_cell_x(block_c block_coord) {
	return block_coord / 2;
}
 8004df8:	0840      	lsrs	r0, r0, #1
 8004dfa:	4770      	bx	lr

08004dfc <block_to_cell_y>:

cell_c block_to_cell_y(block_c block_coord) {
	return block_coord;
}
 8004dfc:	4770      	bx	lr

08004dfe <pixel_to_cell_x>:

cell_c pixel_to_cell_x(pixel_c pixel_coord) {
 8004dfe:	b508      	push	{r3, lr}
	return block_to_cell_x(
 8004e00:	f7ff fff3 	bl	8004dea <pixel_to_block>
 8004e04:	f7ff fff8 	bl	8004df8 <block_to_cell_x>
			pixel_to_block(pixel_coord));
}
 8004e08:	bd08      	pop	{r3, pc}

08004e0a <pixel_to_cell_y>:

cell_c pixel_to_cell_y(pixel_c pixel_coord) {
 8004e0a:	b508      	push	{r3, lr}
	return pixel_to_block(pixel_coord);
 8004e0c:	f7ff ffed 	bl	8004dea <pixel_to_block>
}
 8004e10:	bd08      	pop	{r3, pc}

08004e12 <update_guysko_position>:
/*
 * Simpy calculated the movement guysko makes based on his move. But when he goes outside of range of world in
 * x axis, he is teleported on the opposite side of the world. This does not apply for the y axis, where he
 * can be stuck at the botton of the world and of course won't fall down againg from sky.
 */
void update_guysko_position (guysko* player) {
 8004e12:	b510      	push	{r4, lr}
 8004e14:	4604      	mov	r4, r0
//		new_guysko_pos_y = 0;
//	} else if (new_guysko_pos_y > WORLD_HEIGHT_BLOCKS * BLOCK_WIDTH) {
//		new_guysko_pos_y = WORLD_HEIGHT_BLOCKS * BLOCK_WIDTH;
//	}
//	set_position(player->pos, new_guysko_pos_x, new_guysko_pos_y);
	update_position_x(player->pos, player->pos->x, player->mov->x);
 8004e16:	6900      	ldr	r0, [r0, #16]
 8004e18:	68e3      	ldr	r3, [r4, #12]
 8004e1a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004e1e:	f9b0 1000 	ldrsh.w	r1, [r0]
 8004e22:	f000 fa11 	bl	8005248 <update_position_x>
	update_position_y(player->pos, player->pos->y, (-1) * player->mov->y);
 8004e26:	6920      	ldr	r0, [r4, #16]
 8004e28:	68e3      	ldr	r3, [r4, #12]
 8004e2a:	885a      	ldrh	r2, [r3, #2]
 8004e2c:	4252      	negs	r2, r2
 8004e2e:	b212      	sxth	r2, r2
 8004e30:	f9b0 1002 	ldrsh.w	r1, [r0, #2]
 8004e34:	f000 fa21 	bl	800527a <update_position_y>
}
 8004e38:	bd10      	pop	{r4, pc}
	...

08004e3c <update_guysko_move>:
/*
 * Because it is posible at slow speed and high FPS for guysko to move less than one pixel in difference of
 * one frame, the traveled distance that was not displayed in previos frame is at this frame taken into calculation
 * with respect to value in "player->mov->x_remainder".
 */
void update_guysko_move (guysko* player, int FPS) {
 8004e3c:	b510      	push	{r4, lr}
	float mov_x = ((float) 1 / ((float) (1000 / FPS) / (float) player->vel->x)) + player->mov->x_remainder;
 8004e3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004e42:	fb93 f3f1 	sdiv	r3, r3, r1
 8004e46:	ee07 3a90 	vmov	s15, r3
 8004e4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e4e:	6883      	ldr	r3, [r0, #8]
 8004e50:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004e54:	ee07 2a10 	vmov	s14, r2
 8004e58:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004e5c:	eec7 5a87 	vdiv.f32	s11, s15, s14
 8004e60:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004e64:	eec6 6a25 	vdiv.f32	s13, s12, s11
 8004e68:	68c4      	ldr	r4, [r0, #12]
 8004e6a:	ed94 7a01 	vldr	s14, [r4, #4]
 8004e6e:	ee76 6a87 	vadd.f32	s13, s13, s14
	float mov_y = ((float) 1 / ((float) (1000 / FPS) / (float) player->vel->y)) + player->mov->y_remainder;
 8004e72:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004e76:	ee07 3a10 	vmov	s14, r3
 8004e7a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004e7e:	eec7 5a87 	vdiv.f32	s11, s15, s14
 8004e82:	ee86 7a25 	vdiv.f32	s14, s12, s11
 8004e86:	edd4 7a02 	vldr	s15, [r4, #8]
 8004e8a:	ee37 7a27 	vadd.f32	s14, s14, s15

	short pix_move_x = (short) mov_x % 100;
 8004e8e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8004e92:	ee17 3a90 	vmov	r3, s15
 8004e96:	b219      	sxth	r1, r3
 8004e98:	4b17      	ldr	r3, [pc, #92]	; (8004ef8 <update_guysko_move+0xbc>)
 8004e9a:	fb83 c201 	smull	ip, r2, r3, r1
 8004e9e:	ea4f 7ce1 	mov.w	ip, r1, asr #31
 8004ea2:	ebcc 1c62 	rsb	ip, ip, r2, asr #5
 8004ea6:	f04f 0e64 	mov.w	lr, #100	; 0x64
 8004eaa:	fb0e 111c 	mls	r1, lr, ip, r1
 8004eae:	b209      	sxth	r1, r1
	short pix_move_y = (short) mov_y % 100;
 8004eb0:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8004eb4:	ee17 2a90 	vmov	r2, s15
 8004eb8:	b212      	sxth	r2, r2
 8004eba:	fb83 c302 	smull	ip, r3, r3, r2
 8004ebe:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 8004ec2:	ebcc 1363 	rsb	r3, ip, r3, asr #5
 8004ec6:	fb0e 2213 	mls	r2, lr, r3, r2
 8004eca:	b212      	sxth	r2, r2

	player->mov->x_remainder = mov_x - (float) pix_move_x;
 8004ecc:	ee07 1a90 	vmov	s15, r1
 8004ed0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ed4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004ed8:	edc4 6a01 	vstr	s13, [r4, #4]
	player->mov->y_remainder = mov_y - (float) pix_move_y;
 8004edc:	ee07 2a90 	vmov	s15, r2
 8004ee0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ee4:	68c3      	ldr	r3, [r0, #12]
 8004ee6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004eea:	ed83 7a02 	vstr	s14, [r3, #8]

	set_move(player->mov, pix_move_x, pix_move_y);
 8004eee:	68c0      	ldr	r0, [r0, #12]
 8004ef0:	f000 f9a4 	bl	800523c <set_move>
}
 8004ef4:	bd10      	pop	{r4, pc}
 8004ef6:	bf00      	nop
 8004ef8:	51eb851f 	.word	0x51eb851f

08004efc <update_guysko_velocity>:

/*
 * Guysko's velocity is calculated based on force of gravity and his jump acceleration. When calculating
 * velocity of each direction, button input is taken into consideration.
 */
void update_guysko_velocity(guysko* player) {
 8004efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004efe:	4604      	mov	r4, r0

	// TODO: preverba ali se je zaletel v solid levo desno gor, dol?
	// TODO: update movement based on that

//	uint8_t material_u = get_block_with_pixels_from_WORLD(player->pos->x, player->pos->y - GUYSKO_IMG_Y - 1);
	uint8_t material_r = get_block_with_pixels_from_WORLD(player->pos->x + 1, player->pos->y);
 8004f00:	6903      	ldr	r3, [r0, #16]
 8004f02:	8818      	ldrh	r0, [r3, #0]
 8004f04:	f9b3 1002 	ldrsh.w	r1, [r3, #2]
 8004f08:	3001      	adds	r0, #1
 8004f0a:	b289      	uxth	r1, r1
 8004f0c:	b280      	uxth	r0, r0
 8004f0e:	f7fe ffe3 	bl	8003ed8 <get_block_with_pixels_from_WORLD>
 8004f12:	4606      	mov	r6, r0
	uint8_t material_d = get_block_with_pixels_from_WORLD(player->pos->x, player->pos->y + 1);
 8004f14:	6923      	ldr	r3, [r4, #16]
 8004f16:	f9b3 0000 	ldrsh.w	r0, [r3]
 8004f1a:	8859      	ldrh	r1, [r3, #2]
 8004f1c:	3101      	adds	r1, #1
 8004f1e:	b289      	uxth	r1, r1
 8004f20:	b280      	uxth	r0, r0
 8004f22:	f7fe ffd9 	bl	8003ed8 <get_block_with_pixels_from_WORLD>
 8004f26:	4605      	mov	r5, r0
	uint8_t material_l = get_block_with_pixels_from_WORLD(player->pos->x - GUYSKO_IMG_X - 1, player->pos->y);
 8004f28:	6922      	ldr	r2, [r4, #16]
 8004f2a:	8813      	ldrh	r3, [r2, #0]
 8004f2c:	f9b2 1002 	ldrsh.w	r1, [r2, #2]
 8004f30:	3b0d      	subs	r3, #13
 8004f32:	b289      	uxth	r1, r1
 8004f34:	b298      	uxth	r0, r3
 8004f36:	f7fe ffcf 	bl	8003ed8 <get_block_with_pixels_from_WORLD>


	if (move_right) {
 8004f3a:	4b51      	ldr	r3, [pc, #324]	; (8005080 <update_guysko_velocity+0x184>)
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d04f      	beq.n	8004fe2 <update_guysko_velocity+0xe6>
		if (player->vel->x < 0) set_velocity(player->vel, 0 + GUYSKO_WALK_VEL_INC, player->vel->y);
 8004f42:	68a0      	ldr	r0, [r4, #8]
 8004f44:	f9b0 1000 	ldrsh.w	r1, [r0]
 8004f48:	2900      	cmp	r1, #0
 8004f4a:	db37      	blt.n	8004fbc <update_guysko_velocity+0xc0>
		else set_velocity(player->vel, player->vel->x + GUYSKO_WALK_VEL_INC, player->vel->y);
 8004f4c:	b289      	uxth	r1, r1
 8004f4e:	310a      	adds	r1, #10
 8004f50:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8004f54:	b209      	sxth	r1, r1
 8004f56:	f000 f9a9 	bl	80052ac <set_velocity>
		// MAX VELOCITY IN X DIRECTION
		if (player->vel->x > GUYSKO_MAX_RIGHT_VELOCITY) set_velocity(player->vel, GUYSKO_MAX_RIGHT_VELOCITY, player->vel->y);
 8004f5a:	68a0      	ldr	r0, [r4, #8]
 8004f5c:	f9b0 3000 	ldrsh.w	r3, [r0]
 8004f60:	2bc8      	cmp	r3, #200	; 0xc8
 8004f62:	dc31      	bgt.n	8004fc8 <update_guysko_velocity+0xcc>
		action_reset(MOVE_RIGHT_INDEX);
 8004f64:	2007      	movs	r0, #7
 8004f66:	f7fc f86f 	bl	8001048 <action_reset>
		if (isSolid(material_r)) set_velocity(player->vel, 0, player->vel->y);
 8004f6a:	4630      	mov	r0, r6
 8004f6c:	f7fe ffd8 	bl	8003f20 <isSolid>
 8004f70:	bb80      	cbnz	r0, 8004fd4 <update_guysko_velocity+0xd8>
	} else {
		set_velocity(player->vel, 0, player->vel->y);
	}

			// y axis
	set_velocity(player->vel, player->vel->x, player->vel->y + GRAVITY);
 8004f72:	68a0      	ldr	r0, [r4, #8]
 8004f74:	8842      	ldrh	r2, [r0, #2]
 8004f76:	3a05      	subs	r2, #5
 8004f78:	b212      	sxth	r2, r2
 8004f7a:	f9b0 1000 	ldrsh.w	r1, [r0]
 8004f7e:	f000 f995 	bl	80052ac <set_velocity>
	if (isSolid(material_d)) {
 8004f82:	4628      	mov	r0, r5
 8004f84:	f7fe ffcc 	bl	8003f20 <isSolid>
 8004f88:	b170      	cbz	r0, 8004fa8 <update_guysko_velocity+0xac>
		if (move_up) {
 8004f8a:	4b3e      	ldr	r3, [pc, #248]	; (8005084 <update_guysko_velocity+0x188>)
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d061      	beq.n	8005056 <update_guysko_velocity+0x15a>
			set_velocity(player->vel, player->vel->x, player->vel->y + GUYSKO_JUMP_ACCELERATION);
 8004f92:	68a0      	ldr	r0, [r4, #8]
 8004f94:	8842      	ldrh	r2, [r0, #2]
 8004f96:	32c8      	adds	r2, #200	; 0xc8
 8004f98:	b212      	sxth	r2, r2
 8004f9a:	f9b0 1000 	ldrsh.w	r1, [r0]
 8004f9e:	f000 f985 	bl	80052ac <set_velocity>
			action_reset(MOVE_UP_INDEX);
 8004fa2:	2006      	movs	r0, #6
 8004fa4:	f7fc f850 	bl	8001048 <action_reset>
		} else {
			set_velocity(player->vel, player->vel->x, 0);
		}
	}
	// MAX VELOCITY IN Y DIRECTION
	if (player->vel->y < GUYSKO_MAX_DOWN_VELOCITY) {
 8004fa8:	68a0      	ldr	r0, [r4, #8]
 8004faa:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 8004fae:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 8004fb2:	db57      	blt.n	8005064 <update_guysko_velocity+0x168>
		set_velocity(player->vel, player->vel->x, GUYSKO_MAX_DOWN_VELOCITY);
	} else if (player->vel->y > GUYSKO_MAX_UP_VELOCITY) {
 8004fb4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8004fb8:	dc5a      	bgt.n	8005070 <update_guysko_velocity+0x174>
		set_velocity(player->vel, player->vel->x, GUYSKO_MAX_UP_VELOCITY);
	}
	return;

	// TODO: DIFFERENCE OF PREVIOUS AND NEW VELOCITY: FOR DAMAGE OF HIGH FALL
}
 8004fba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (player->vel->x < 0) set_velocity(player->vel, 0 + GUYSKO_WALK_VEL_INC, player->vel->y);
 8004fbc:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8004fc0:	210a      	movs	r1, #10
 8004fc2:	f000 f973 	bl	80052ac <set_velocity>
 8004fc6:	e7c8      	b.n	8004f5a <update_guysko_velocity+0x5e>
		if (player->vel->x > GUYSKO_MAX_RIGHT_VELOCITY) set_velocity(player->vel, GUYSKO_MAX_RIGHT_VELOCITY, player->vel->y);
 8004fc8:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8004fcc:	21c8      	movs	r1, #200	; 0xc8
 8004fce:	f000 f96d 	bl	80052ac <set_velocity>
 8004fd2:	e7c7      	b.n	8004f64 <update_guysko_velocity+0x68>
		if (isSolid(material_r)) set_velocity(player->vel, 0, player->vel->y);
 8004fd4:	68a0      	ldr	r0, [r4, #8]
 8004fd6:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8004fda:	2100      	movs	r1, #0
 8004fdc:	f000 f966 	bl	80052ac <set_velocity>
 8004fe0:	e7c7      	b.n	8004f72 <update_guysko_velocity+0x76>
 8004fe2:	4607      	mov	r7, r0
	} else if (move_left) {
 8004fe4:	4b28      	ldr	r3, [pc, #160]	; (8005088 <update_guysko_velocity+0x18c>)
 8004fe6:	781b      	ldrb	r3, [r3, #0]
 8004fe8:	b373      	cbz	r3, 8005048 <update_guysko_velocity+0x14c>
		if (player->vel->x > 0) set_velocity(player->vel, 0 - GUYSKO_WALK_VEL_INC, player->vel->y);
 8004fea:	68a0      	ldr	r0, [r4, #8]
 8004fec:	f9b0 1000 	ldrsh.w	r1, [r0]
 8004ff0:	2900      	cmp	r1, #0
 8004ff2:	dd1a      	ble.n	800502a <update_guysko_velocity+0x12e>
 8004ff4:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8004ff8:	f06f 0109 	mvn.w	r1, #9
 8004ffc:	f000 f956 	bl	80052ac <set_velocity>
		if (player->vel->x < GUYSKO_MAX_LEFT_VELOCITY) set_velocity(player->vel, GUYSKO_MAX_LEFT_VELOCITY, player->vel->y);
 8005000:	68a0      	ldr	r0, [r4, #8]
 8005002:	f9b0 3000 	ldrsh.w	r3, [r0]
 8005006:	f113 0fc8 	cmn.w	r3, #200	; 0xc8
 800500a:	db16      	blt.n	800503a <update_guysko_velocity+0x13e>
		action_reset(MOVE_LEFT_INDEX);
 800500c:	2009      	movs	r0, #9
 800500e:	f7fc f81b 	bl	8001048 <action_reset>
		if (isSolid(material_l)) set_velocity(player->vel, 0, player->vel->y);
 8005012:	4638      	mov	r0, r7
 8005014:	f7fe ff84 	bl	8003f20 <isSolid>
 8005018:	2800      	cmp	r0, #0
 800501a:	d0aa      	beq.n	8004f72 <update_guysko_velocity+0x76>
 800501c:	68a0      	ldr	r0, [r4, #8]
 800501e:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8005022:	2100      	movs	r1, #0
 8005024:	f000 f942 	bl	80052ac <set_velocity>
 8005028:	e7a3      	b.n	8004f72 <update_guysko_velocity+0x76>
		else set_velocity(player->vel, player->vel->x - GUYSKO_WALK_VEL_INC, player->vel->y);
 800502a:	b289      	uxth	r1, r1
 800502c:	390a      	subs	r1, #10
 800502e:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8005032:	b209      	sxth	r1, r1
 8005034:	f000 f93a 	bl	80052ac <set_velocity>
 8005038:	e7e2      	b.n	8005000 <update_guysko_velocity+0x104>
		if (player->vel->x < GUYSKO_MAX_LEFT_VELOCITY) set_velocity(player->vel, GUYSKO_MAX_LEFT_VELOCITY, player->vel->y);
 800503a:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 800503e:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
 8005042:	f000 f933 	bl	80052ac <set_velocity>
 8005046:	e7e1      	b.n	800500c <update_guysko_velocity+0x110>
		set_velocity(player->vel, 0, player->vel->y);
 8005048:	68a0      	ldr	r0, [r4, #8]
 800504a:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 800504e:	2100      	movs	r1, #0
 8005050:	f000 f92c 	bl	80052ac <set_velocity>
 8005054:	e78d      	b.n	8004f72 <update_guysko_velocity+0x76>
			set_velocity(player->vel, player->vel->x, 0);
 8005056:	68a0      	ldr	r0, [r4, #8]
 8005058:	2200      	movs	r2, #0
 800505a:	f9b0 1000 	ldrsh.w	r1, [r0]
 800505e:	f000 f925 	bl	80052ac <set_velocity>
 8005062:	e7a1      	b.n	8004fa8 <update_guysko_velocity+0xac>
		set_velocity(player->vel, player->vel->x, GUYSKO_MAX_DOWN_VELOCITY);
 8005064:	4a09      	ldr	r2, [pc, #36]	; (800508c <update_guysko_velocity+0x190>)
 8005066:	f9b0 1000 	ldrsh.w	r1, [r0]
 800506a:	f000 f91f 	bl	80052ac <set_velocity>
 800506e:	e7a4      	b.n	8004fba <update_guysko_velocity+0xbe>
		set_velocity(player->vel, player->vel->x, GUYSKO_MAX_UP_VELOCITY);
 8005070:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005074:	f9b0 1000 	ldrsh.w	r1, [r0]
 8005078:	f000 f918 	bl	80052ac <set_velocity>
	return;
 800507c:	e79d      	b.n	8004fba <update_guysko_velocity+0xbe>
 800507e:	bf00      	nop
 8005080:	2000046f 	.word	0x2000046f
 8005084:	20000470 	.word	0x20000470
 8005088:	2000046e 	.word	0x2000046e
 800508c:	fffffe0c 	.word	0xfffffe0c

08005090 <draw_guysko>:
 * corner of guysko's image. The postion of guysko cannot be taken as the postion of guysko on screen,
 * because the screen is only a small part of world. So the starting drawing postion is calculated based on
 * guysko's postion and difference between the START of the left and top corner of the screen and left and
 * top corner of the world.
 */
void draw_guysko (guysko* player) {
 8005090:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005094:	4680      	mov	r8, r0
	int index = 0;
	posx_pixel draw_startPoint_x = world_pixel_to_scene_pixel_x_band(player->pos->x - GUYSKO_IMG_X);
 8005096:	6903      	ldr	r3, [r0, #16]
 8005098:	8818      	ldrh	r0, [r3, #0]
 800509a:	380c      	subs	r0, #12
 800509c:	b200      	sxth	r0, r0
 800509e:	f7fe ff5b 	bl	8003f58 <world_pixel_to_scene_pixel_x_band>
 80050a2:	4607      	mov	r7, r0
	posy_pixel draw_startPoint_y = world_pixel_to_scene_pixel_y_band(player->pos->y - GUYSKO_IMG_Y);
 80050a4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80050a8:	8858      	ldrh	r0, [r3, #2]
 80050aa:	3817      	subs	r0, #23
 80050ac:	b200      	sxth	r0, r0
 80050ae:	f7fe ff5d 	bl	8003f6c <world_pixel_to_scene_pixel_y_band>
 80050b2:	4606      	mov	r6, r0
	// TODO: if guysko is on the edge of world, do not draw the whole guysko!
	for (int i = 0; i < GUYSKO_IMG_SIZE / 2; i += 1) {
 80050b4:	2500      	movs	r5, #0
	int index = 0;
 80050b6:	462c      	mov	r4, r5
	for (int i = 0; i < GUYSKO_IMG_SIZE / 2; i += 1) {
 80050b8:	e00c      	b.n	80050d4 <draw_guysko+0x44>
		uint8_t offset_x = index % (GUYSKO_IMG_X / 2);
		uint8_t offset_y = index / (GUYSKO_IMG_X / 2);
		index++;
		int frst_nibble =	(guysko_r_0[i] & 0b11110000) >> 4;
		int scnd_nibble =	(guysko_r_0[i] & 0b00001111) >> 0;
		if (frst_nibble != 0) UG_DrawPixel(draw_startPoint_x + 2 * offset_x, draw_startPoint_y + offset_y, GUYSKO_R_0[frst_nibble]);
 80050ba:	eb07 0049 	add.w	r0, r7, r9, lsl #1
 80050be:	eb0a 0106 	add.w	r1, sl, r6
 80050c2:	4a22      	ldr	r2, [pc, #136]	; (800514c <draw_guysko+0xbc>)
 80050c4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80050c8:	b209      	sxth	r1, r1
 80050ca:	b200      	sxth	r0, r0
 80050cc:	f006 fe7c 	bl	800bdc8 <UG_DrawPixel>
 80050d0:	e017      	b.n	8005102 <draw_guysko+0x72>
	for (int i = 0; i < GUYSKO_IMG_SIZE / 2; i += 1) {
 80050d2:	3501      	adds	r5, #1
 80050d4:	2d89      	cmp	r5, #137	; 0x89
 80050d6:	dc25      	bgt.n	8005124 <draw_guysko+0x94>
		uint8_t offset_x = index % (GUYSKO_IMG_X / 2);
 80050d8:	4b1d      	ldr	r3, [pc, #116]	; (8005150 <draw_guysko+0xc0>)
 80050da:	fb83 2304 	smull	r2, r3, r3, r4
 80050de:	eba3 73e4 	sub.w	r3, r3, r4, asr #31
 80050e2:	469a      	mov	sl, r3
 80050e4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80050e8:	eba4 0343 	sub.w	r3, r4, r3, lsl #1
 80050ec:	fa5f f983 	uxtb.w	r9, r3
		uint8_t offset_y = index / (GUYSKO_IMG_X / 2);
 80050f0:	fa5f fa8a 	uxtb.w	sl, sl
		index++;
 80050f4:	3401      	adds	r4, #1
		int frst_nibble =	(guysko_r_0[i] & 0b11110000) >> 4;
 80050f6:	4b17      	ldr	r3, [pc, #92]	; (8005154 <draw_guysko+0xc4>)
 80050f8:	5d5b      	ldrb	r3, [r3, r5]
		int scnd_nibble =	(guysko_r_0[i] & 0b00001111) >> 0;
 80050fa:	f003 0b0f 	and.w	fp, r3, #15
		if (frst_nibble != 0) UG_DrawPixel(draw_startPoint_x + 2 * offset_x, draw_startPoint_y + offset_y, GUYSKO_R_0[frst_nibble]);
 80050fe:	091b      	lsrs	r3, r3, #4
 8005100:	d1db      	bne.n	80050ba <draw_guysko+0x2a>
		if (scnd_nibble != 0) UG_DrawPixel(draw_startPoint_x + 2 * offset_x + 1, draw_startPoint_y + offset_y, GUYSKO_R_0[scnd_nibble]);
 8005102:	f1bb 0f00 	cmp.w	fp, #0
 8005106:	d0e4      	beq.n	80050d2 <draw_guysko+0x42>
 8005108:	eb07 0049 	add.w	r0, r7, r9, lsl #1
 800510c:	b280      	uxth	r0, r0
 800510e:	3001      	adds	r0, #1
 8005110:	eb0a 0106 	add.w	r1, sl, r6
 8005114:	4b0d      	ldr	r3, [pc, #52]	; (800514c <draw_guysko+0xbc>)
 8005116:	f833 201b 	ldrh.w	r2, [r3, fp, lsl #1]
 800511a:	b209      	sxth	r1, r1
 800511c:	b200      	sxth	r0, r0
 800511e:	f006 fe53 	bl	800bdc8 <UG_DrawPixel>
 8005122:	e7d6      	b.n	80050d2 <draw_guysko+0x42>
	}

	// flip the guysko image if it is moving left
	player->state++;
 8005124:	f898 3004 	ldrb.w	r3, [r8, #4]
 8005128:	3301      	adds	r3, #1
 800512a:	b2db      	uxtb	r3, r3
 800512c:	f888 3004 	strb.w	r3, [r8, #4]
	if (player->state >= 3) player->state = player->state % 3;
 8005130:	2b02      	cmp	r3, #2
 8005132:	d909      	bls.n	8005148 <draw_guysko+0xb8>
 8005134:	4a08      	ldr	r2, [pc, #32]	; (8005158 <draw_guysko+0xc8>)
 8005136:	fba2 1203 	umull	r1, r2, r2, r3
 800513a:	f002 01fe 	and.w	r1, r2, #254	; 0xfe
 800513e:	eb01 0252 	add.w	r2, r1, r2, lsr #1
 8005142:	1a9b      	subs	r3, r3, r2
 8005144:	f888 3004 	strb.w	r3, [r8, #4]
}
 8005148:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800514c:	2000004c 	.word	0x2000004c
 8005150:	2aaaaaab 	.word	0x2aaaaaab
 8005154:	2000006c 	.word	0x2000006c
 8005158:	aaaaaaab 	.word	0xaaaaaaab

0800515c <refresh_guysko>:
}

/*
 * calls functions that update guysko properties
 */
void refresh_guysko(guysko* player, int FPS) {
 800515c:	b570      	push	{r4, r5, r6, lr}
 800515e:	4604      	mov	r4, r0
 8005160:	460d      	mov	r5, r1
	update_guysko_velocity(player);
 8005162:	f7ff fecb 	bl	8004efc <update_guysko_velocity>
	update_guysko_move(player, FPS);
 8005166:	4629      	mov	r1, r5
 8005168:	4620      	mov	r0, r4
 800516a:	f7ff fe67 	bl	8004e3c <update_guysko_move>
	uint16_t prev_guysko_x = player->pos->x;
 800516e:	6923      	ldr	r3, [r4, #16]
 8005170:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005174:	b2ad      	uxth	r5, r5
	uint16_t prev_guysko_y = player->pos->y;
 8005176:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800517a:	b29e      	uxth	r6, r3
	update_guysko_position(player);
 800517c:	4620      	mov	r0, r4
 800517e:	f7ff fe48 	bl	8004e12 <update_guysko_position>

	// do the following two if and only if at least on one of the x and y
	// components of guysko position is different
	if (!(prev_guysko_x == player->pos->x && prev_guysko_y == player->pos->y)) {
 8005182:	6923      	ldr	r3, [r4, #16]
 8005184:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005188:	4295      	cmp	r5, r2
 800518a:	d103      	bne.n	8005194 <refresh_guysko+0x38>
 800518c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005190:	429e      	cmp	r6, r3
 8005192:	d002      	beq.n	800519a <refresh_guysko+0x3e>
		// NOT WORKING, TODO: fix black lines
		// camouflage (player, prev_guysko_x, prev_guysko_y);
		draw_guysko(player);
 8005194:	4620      	mov	r0, r4
 8005196:	f7ff ff7b 	bl	8005090 <draw_guysko>
	}

}
 800519a:	bd70      	pop	{r4, r5, r6, pc}

0800519c <new_guysko>:
 * @param acceleration	guysko's acceleration
 * @param velocity 			guysko's velocity
 * @param move					difference of position guysko will make inbetween frame
 * @param position 			guysko's new position
 */
guysko* new_guysko() {
 800519c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	guysko* player = malloc(sizeof(guysko));
 80051a0:	2018      	movs	r0, #24
 80051a2:	f009 f8dd 	bl	800e360 <malloc>
 80051a6:	4604      	mov	r4, r0
	life_points *lp = malloc(sizeof(life_points));
 80051a8:	2002      	movs	r0, #2
 80051aa:	f009 f8d9 	bl	800e360 <malloc>
 80051ae:	4680      	mov	r8, r0
	lp->life_points = GUYSKO_MAX_LP;
 80051b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80051b4:	8003      	strh	r3, [r0, #0]
	velocity *guysko_vel = malloc(sizeof(velocity));
 80051b6:	2004      	movs	r0, #4
 80051b8:	f009 f8d2 	bl	800e360 <malloc>
 80051bc:	4606      	mov	r6, r0
	guysko_vel->x = 0;
 80051be:	2700      	movs	r7, #0
 80051c0:	8007      	strh	r7, [r0, #0]
	guysko_vel->y = 0;
 80051c2:	8047      	strh	r7, [r0, #2]
	move *guysko_mov = malloc(sizeof(move));
 80051c4:	200c      	movs	r0, #12
 80051c6:	f009 f8cb 	bl	800e360 <malloc>
 80051ca:	4605      	mov	r5, r0
	guysko_mov->x = 0;
 80051cc:	8007      	strh	r7, [r0, #0]
	guysko_mov->y = 0;
 80051ce:	8047      	strh	r7, [r0, #2]
	guysko_mov->x_remainder = 0;
 80051d0:	2300      	movs	r3, #0
 80051d2:	6043      	str	r3, [r0, #4]
	guysko_mov->y_remainder = 0;
 80051d4:	6083      	str	r3, [r0, #8]
	position *guysko_pos = malloc(sizeof(position));
 80051d6:	2004      	movs	r0, #4
 80051d8:	f009 f8c2 	bl	800e360 <malloc>
	guysko_pos->x = GUYSKO_SPAWN_X;
 80051dc:	2285      	movs	r2, #133	; 0x85
 80051de:	8002      	strh	r2, [r0, #0]
	guysko_pos->y = GUYSKO_SPAWN_Y;
 80051e0:	4a08      	ldr	r2, [pc, #32]	; (8005204 <new_guysko+0x68>)
 80051e2:	8812      	ldrh	r2, [r2, #0]
 80051e4:	8042      	strh	r2, [r0, #2]

	player->lp->life_points = lp->life_points;
 80051e6:	6822      	ldr	r2, [r4, #0]
 80051e8:	f9b8 1000 	ldrsh.w	r1, [r8]
 80051ec:	8011      	strh	r1, [r2, #0]
	player->state 					= 0;
 80051ee:	7127      	strb	r7, [r4, #4]
	player->vel							= guysko_vel;
 80051f0:	60a6      	str	r6, [r4, #8]
	player->mov 						= guysko_mov;
 80051f2:	60e5      	str	r5, [r4, #12]
	player->pos		 					= guysko_pos;
 80051f4:	6120      	str	r0, [r4, #16]
	player->standing_bits		= 0b1111111111111111;
 80051f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80051fa:	82a3      	strh	r3, [r4, #20]

	return player;
}
 80051fc:	4620      	mov	r0, r4
 80051fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005202:	bf00      	nop
 8005204:	200110aa 	.word	0x200110aa

08005208 <new_movables>:
}

/*
 * Initiate linked list with movables. Every species has their own linked list
 */
movable* new_movables() {
 8005208:	b538      	push	{r3, r4, r5, lr}
	movable* beings = (movable*)malloc(sizeof(movable));
 800520a:	2014      	movs	r0, #20
 800520c:	f009 f8a8 	bl	800e360 <malloc>
 8005210:	4604      	mov	r4, r0

	beings->header_cow  = (cow*)malloc(sizeof(cow));
 8005212:	2018      	movs	r0, #24
 8005214:	f009 f8a4 	bl	800e360 <malloc>
 8005218:	4605      	mov	r5, r0
 800521a:	6020      	str	r0, [r4, #0]
	beings->tail_cow	 	= (cow*)malloc(sizeof(cow));
 800521c:	2018      	movs	r0, #24
 800521e:	f009 f89f 	bl	800e360 <malloc>
 8005222:	6060      	str	r0, [r4, #4]

	beings->header_cow->next = beings->tail_cow;
 8005224:	6128      	str	r0, [r5, #16]
	beings->header_cow->prev = NULL;
 8005226:	6822      	ldr	r2, [r4, #0]
 8005228:	2300      	movs	r3, #0
 800522a:	6153      	str	r3, [r2, #20]
	beings->tail_cow->next 	= NULL;
 800522c:	6862      	ldr	r2, [r4, #4]
 800522e:	6113      	str	r3, [r2, #16]
	beings->tail_cow->prev 	= beings->header_cow;
 8005230:	6862      	ldr	r2, [r4, #4]
 8005232:	6821      	ldr	r1, [r4, #0]
 8005234:	6151      	str	r1, [r2, #20]

	beings->beings_quantity = 0;
 8005236:	7423      	strb	r3, [r4, #16]

	return beings;
}
 8005238:	4620      	mov	r0, r4
 800523a:	bd38      	pop	{r3, r4, r5, pc}

0800523c <set_move>:

/*
 * set move of the moveable to x and y (distance in pixels the moveable will make in one frame)
 */
void set_move (move* mov, short x, short y) {
	mov->x = x;
 800523c:	8001      	strh	r1, [r0, #0]
	mov->y = y;
 800523e:	8042      	strh	r2, [r0, #2]
}
 8005240:	4770      	bx	lr

08005242 <set_position>:

/* update postion of struct position: !!! it is different from coord, since it is used for
 * movables. The values represent the position in pixels.
 */
void set_position (position* pos, posx_pixel x, posy_pixel y) {
	pos->x = x;
 8005242:	8001      	strh	r1, [r0, #0]
	pos->y = y;
 8005244:	8042      	strh	r2, [r0, #2]
}
 8005246:	4770      	bx	lr

08005248 <update_position_x>:
void update_position_x (position* pos, posx_pixel x, posx_pixel x_diff) {
 8005248:	b508      	push	{r3, lr}
	posx_pixel final_x = x + x_diff;
 800524a:	4411      	add	r1, r2
 800524c:	b28b      	uxth	r3, r1
 800524e:	b209      	sxth	r1, r1
	if (final_x < 0) {
 8005250:	2900      	cmp	r1, #0
 8005252:	db06      	blt.n	8005262 <update_position_x+0x1a>
	} else if (final_x > WORLD_WIDTH_PIXELS) {
 8005254:	f5b1 6fc8 	cmp.w	r1, #1600	; 0x640
 8005258:	dd0a      	ble.n	8005270 <update_position_x+0x28>
		final_x = final_x - WORLD_WIDTH_PIXELS;
 800525a:	f5a3 61c8 	sub.w	r1, r3, #1600	; 0x640
 800525e:	b209      	sxth	r1, r1
 8005260:	e006      	b.n	8005270 <update_position_x+0x28>
		final_x = WORLD_WIDTH_PIXELS - abs(final_x);
 8005262:	2900      	cmp	r1, #0
 8005264:	bfb8      	it	lt
 8005266:	4249      	neglt	r1, r1
 8005268:	b289      	uxth	r1, r1
 800526a:	f5c1 61c8 	rsb	r1, r1, #1600	; 0x640
 800526e:	b209      	sxth	r1, r1
	set_position(pos, final_x, pos->y);
 8005270:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8005274:	f7ff ffe5 	bl	8005242 <set_position>
}
 8005278:	bd08      	pop	{r3, pc}

0800527a <update_position_y>:
void update_position_y (position* pos, posy_pixel y, posy_pixel y_diff) {
 800527a:	b508      	push	{r3, lr}
	posy_pixel final_y = y + y_diff;
 800527c:	440a      	add	r2, r1
 800527e:	b293      	uxth	r3, r2
 8005280:	b212      	sxth	r2, r2
	if (final_y < 0) {
 8005282:	2a00      	cmp	r2, #0
 8005284:	db06      	blt.n	8005294 <update_position_y+0x1a>
	} else if (final_y > WORLD_HEIGHT_PIXELS) {
 8005286:	f5b2 7f70 	cmp.w	r2, #960	; 0x3c0
 800528a:	dd0a      	ble.n	80052a2 <update_position_y+0x28>
		final_y = final_y - WORLD_HEIGHT_PIXELS;
 800528c:	f5a3 7270 	sub.w	r2, r3, #960	; 0x3c0
 8005290:	b212      	sxth	r2, r2
 8005292:	e006      	b.n	80052a2 <update_position_y+0x28>
		final_y = WORLD_HEIGHT_PIXELS - abs(final_y);
 8005294:	2a00      	cmp	r2, #0
 8005296:	bfb8      	it	lt
 8005298:	4252      	neglt	r2, r2
 800529a:	b292      	uxth	r2, r2
 800529c:	f5c2 7270 	rsb	r2, r2, #960	; 0x3c0
 80052a0:	b212      	sxth	r2, r2
	set_position(pos, pos->x, final_y);
 80052a2:	f9b0 1000 	ldrsh.w	r1, [r0]
 80052a6:	f7ff ffcc 	bl	8005242 <set_position>
}
 80052aa:	bd08      	pop	{r3, pc}

080052ac <set_velocity>:
#include "velocity.h"


// update velocity of struct vel
void set_velocity(velocity* vel, short x, short y) {
	vel->x = x;
 80052ac:	8001      	strh	r1, [r0, #0]
	vel->y = y;
 80052ae:	8042      	strh	r2, [r0, #2]
}
 80052b0:	4770      	bx	lr
	...

080052b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
	  ldr   r0, =_estack
 80052b4:	480d      	ldr	r0, [pc, #52]	; (80052ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80052b6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80052b8:	480d      	ldr	r0, [pc, #52]	; (80052f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80052ba:	490e      	ldr	r1, [pc, #56]	; (80052f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80052bc:	4a0e      	ldr	r2, [pc, #56]	; (80052f8 <LoopForever+0xe>)
  movs r3, #0
 80052be:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80052c0:	e002      	b.n	80052c8 <LoopCopyDataInit>

080052c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80052c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80052c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80052c6:	3304      	adds	r3, #4

080052c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80052c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80052ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80052cc:	d3f9      	bcc.n	80052c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80052ce:	4a0b      	ldr	r2, [pc, #44]	; (80052fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80052d0:	4c0b      	ldr	r4, [pc, #44]	; (8005300 <LoopForever+0x16>)
  movs r3, #0
 80052d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80052d4:	e001      	b.n	80052da <LoopFillZerobss>

080052d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80052d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80052d8:	3204      	adds	r2, #4

080052da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80052da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80052dc:	d3fb      	bcc.n	80052d6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80052de:	f7fe ffbd 	bl	800425c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80052e2:	f009 f819 	bl	800e318 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80052e6:	f7fc fe89 	bl	8001ffc <main>

080052ea <LoopForever>:

LoopForever:
    b LoopForever
 80052ea:	e7fe      	b.n	80052ea <LoopForever>
	  ldr   r0, =_estack
 80052ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80052f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80052f4:	2000044c 	.word	0x2000044c
  ldr r2, =_sidata
 80052f8:	08014008 	.word	0x08014008
  ldr r2, =_sbss
 80052fc:	2000044c 	.word	0x2000044c
  ldr r4, =_ebss
 8005300:	20012f00 	.word	0x20012f00

08005304 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005304:	e7fe      	b.n	8005304 <ADC1_2_IRQHandler>
	...

08005308 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8005308:	4b10      	ldr	r3, [pc, #64]	; (800534c <HAL_InitTick+0x44>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	b90b      	cbnz	r3, 8005312 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800530e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8005310:	4770      	bx	lr
{
 8005312:	b510      	push	{r4, lr}
 8005314:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005316:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800531a:	fbb0 f3f3 	udiv	r3, r0, r3
 800531e:	4a0c      	ldr	r2, [pc, #48]	; (8005350 <HAL_InitTick+0x48>)
 8005320:	6810      	ldr	r0, [r2, #0]
 8005322:	fbb0 f0f3 	udiv	r0, r0, r3
 8005326:	f000 fec1 	bl	80060ac <HAL_SYSTICK_Config>
 800532a:	b968      	cbnz	r0, 8005348 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800532c:	2c0f      	cmp	r4, #15
 800532e:	d901      	bls.n	8005334 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8005330:	2001      	movs	r0, #1
 8005332:	e00a      	b.n	800534a <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005334:	2200      	movs	r2, #0
 8005336:	4621      	mov	r1, r4
 8005338:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800533c:	f000 fe70 	bl	8006020 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005340:	4b04      	ldr	r3, [pc, #16]	; (8005354 <HAL_InitTick+0x4c>)
 8005342:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8005344:	2000      	movs	r0, #0
 8005346:	e000      	b.n	800534a <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8005348:	2001      	movs	r0, #1
}
 800534a:	bd10      	pop	{r4, pc}
 800534c:	200000f8 	.word	0x200000f8
 8005350:	20000048 	.word	0x20000048
 8005354:	200000fc 	.word	0x200000fc

08005358 <HAL_Init>:
{
 8005358:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800535a:	2003      	movs	r0, #3
 800535c:	f000 fe4e 	bl	8005ffc <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005360:	2000      	movs	r0, #0
 8005362:	f7ff ffd1 	bl	8005308 <HAL_InitTick>
 8005366:	b110      	cbz	r0, 800536e <HAL_Init+0x16>
    status = HAL_ERROR;
 8005368:	2401      	movs	r4, #1
}
 800536a:	4620      	mov	r0, r4
 800536c:	bd10      	pop	{r4, pc}
 800536e:	4604      	mov	r4, r0
    HAL_MspInit();
 8005370:	f7fe fe5e 	bl	8004030 <HAL_MspInit>
 8005374:	e7f9      	b.n	800536a <HAL_Init+0x12>
	...

08005378 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8005378:	4a03      	ldr	r2, [pc, #12]	; (8005388 <HAL_IncTick+0x10>)
 800537a:	6813      	ldr	r3, [r2, #0]
 800537c:	4903      	ldr	r1, [pc, #12]	; (800538c <HAL_IncTick+0x14>)
 800537e:	6809      	ldr	r1, [r1, #0]
 8005380:	440b      	add	r3, r1
 8005382:	6013      	str	r3, [r2, #0]
}
 8005384:	4770      	bx	lr
 8005386:	bf00      	nop
 8005388:	20011490 	.word	0x20011490
 800538c:	200000f8 	.word	0x200000f8

08005390 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8005390:	4b01      	ldr	r3, [pc, #4]	; (8005398 <HAL_GetTick+0x8>)
 8005392:	6818      	ldr	r0, [r3, #0]
}
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	20011490 	.word	0x20011490

0800539c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800539c:	b538      	push	{r3, r4, r5, lr}
 800539e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80053a0:	f7ff fff6 	bl	8005390 <HAL_GetTick>
 80053a4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80053a6:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 80053aa:	d002      	beq.n	80053b2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80053ac:	4b04      	ldr	r3, [pc, #16]	; (80053c0 <HAL_Delay+0x24>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80053b2:	f7ff ffed 	bl	8005390 <HAL_GetTick>
 80053b6:	1b40      	subs	r0, r0, r5
 80053b8:	42a0      	cmp	r0, r4
 80053ba:	d3fa      	bcc.n	80053b2 <HAL_Delay+0x16>
  {
  }
}
 80053bc:	bd38      	pop	{r3, r4, r5, pc}
 80053be:	bf00      	nop
 80053c0:	200000f8 	.word	0x200000f8

080053c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80053c4:	b530      	push	{r4, r5, lr}
 80053c6:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80053c8:	2300      	movs	r3, #0
 80053ca:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80053cc:	2800      	cmp	r0, #0
 80053ce:	f000 8138 	beq.w	8005642 <HAL_ADC_Init+0x27e>
 80053d2:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80053d4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80053d6:	b313      	cbz	r3, 800541e <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80053d8:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80053da:	689a      	ldr	r2, [r3, #8]
 80053dc:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 80053e0:	d005      	beq.n	80053ee <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80053e2:	689a      	ldr	r2, [r3, #8]
 80053e4:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 80053e8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80053ec:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80053ee:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80053f0:	6893      	ldr	r3, [r2, #8]
 80053f2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80053f6:	d11f      	bne.n	8005438 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 80053f8:	6893      	ldr	r3, [r2, #8]
 80053fa:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80053fe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005406:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005408:	4b8f      	ldr	r3, [pc, #572]	; (8005648 <HAL_ADC_Init+0x284>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	099b      	lsrs	r3, r3, #6
 800540e:	4a8f      	ldr	r2, [pc, #572]	; (800564c <HAL_ADC_Init+0x288>)
 8005410:	fba2 2303 	umull	r2, r3, r2, r3
 8005414:	099b      	lsrs	r3, r3, #6
 8005416:	3301      	adds	r3, #1
 8005418:	005b      	lsls	r3, r3, #1
 800541a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800541c:	e009      	b.n	8005432 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 800541e:	f7fb ffcf 	bl	80013c0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8005422:	2300      	movs	r3, #0
 8005424:	6623      	str	r3, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8005426:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 800542a:	e7d5      	b.n	80053d8 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 800542c:	9b01      	ldr	r3, [sp, #4]
 800542e:	3b01      	subs	r3, #1
 8005430:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8005432:	9b01      	ldr	r3, [sp, #4]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d1f9      	bne.n	800542c <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005438:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800543a:	6893      	ldr	r3, [r2, #8]
 800543c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8005440:	d13d      	bne.n	80054be <HAL_ADC_Init+0xfa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005442:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005444:	f043 0310 	orr.w	r3, r3, #16
 8005448:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800544a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800544c:	f043 0301 	orr.w	r3, r3, #1
 8005450:	6623      	str	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8005452:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005454:	6893      	ldr	r3, [r2, #8]
 8005456:	f013 0304 	ands.w	r3, r3, #4
 800545a:	d000      	beq.n	800545e <HAL_ADC_Init+0x9a>
 800545c:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800545e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8005460:	f011 0f10 	tst.w	r1, #16
 8005464:	f040 80e6 	bne.w	8005634 <HAL_ADC_Init+0x270>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005468:	2b00      	cmp	r3, #0
 800546a:	f040 80e3 	bne.w	8005634 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800546e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005470:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005474:	f043 0302 	orr.w	r3, r3, #2
 8005478:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800547a:	6893      	ldr	r3, [r2, #8]
 800547c:	f013 0f01 	tst.w	r3, #1
 8005480:	d13e      	bne.n	8005500 <HAL_ADC_Init+0x13c>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005482:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8005486:	d01c      	beq.n	80054c2 <HAL_ADC_Init+0xfe>
 8005488:	4b71      	ldr	r3, [pc, #452]	; (8005650 <HAL_ADC_Init+0x28c>)
 800548a:	429a      	cmp	r2, r3
 800548c:	d019      	beq.n	80054c2 <HAL_ADC_Init+0xfe>
 800548e:	4b71      	ldr	r3, [pc, #452]	; (8005654 <HAL_ADC_Init+0x290>)
 8005490:	6899      	ldr	r1, [r3, #8]
 8005492:	f011 0101 	ands.w	r1, r1, #1
 8005496:	d000      	beq.n	800549a <HAL_ADC_Init+0xd6>
 8005498:	2101      	movs	r1, #1
 800549a:	4b6f      	ldr	r3, [pc, #444]	; (8005658 <HAL_ADC_Init+0x294>)
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	f013 0301 	ands.w	r3, r3, #1
 80054a2:	d000      	beq.n	80054a6 <HAL_ADC_Init+0xe2>
 80054a4:	2301      	movs	r3, #1
 80054a6:	430b      	orrs	r3, r1
 80054a8:	496c      	ldr	r1, [pc, #432]	; (800565c <HAL_ADC_Init+0x298>)
 80054aa:	6889      	ldr	r1, [r1, #8]
 80054ac:	f011 0101 	ands.w	r1, r1, #1
 80054b0:	d000      	beq.n	80054b4 <HAL_ADC_Init+0xf0>
 80054b2:	2101      	movs	r1, #1
 80054b4:	430b      	orrs	r3, r1
 80054b6:	bf0c      	ite	eq
 80054b8:	2301      	moveq	r3, #1
 80054ba:	2300      	movne	r3, #0
 80054bc:	e012      	b.n	80054e4 <HAL_ADC_Init+0x120>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054be:	2000      	movs	r0, #0
 80054c0:	e7c8      	b.n	8005454 <HAL_ADC_Init+0x90>
 80054c2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f013 0301 	ands.w	r3, r3, #1
 80054cc:	d000      	beq.n	80054d0 <HAL_ADC_Init+0x10c>
 80054ce:	2301      	movs	r3, #1
 80054d0:	495f      	ldr	r1, [pc, #380]	; (8005650 <HAL_ADC_Init+0x28c>)
 80054d2:	6889      	ldr	r1, [r1, #8]
 80054d4:	f011 0101 	ands.w	r1, r1, #1
 80054d8:	d000      	beq.n	80054dc <HAL_ADC_Init+0x118>
 80054da:	2101      	movs	r1, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80054dc:	430b      	orrs	r3, r1
 80054de:	bf0c      	ite	eq
 80054e0:	2301      	moveq	r3, #1
 80054e2:	2300      	movne	r3, #0
 80054e4:	b163      	cbz	r3, 8005500 <HAL_ADC_Init+0x13c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80054e6:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80054ea:	d072      	beq.n	80055d2 <HAL_ADC_Init+0x20e>
 80054ec:	4b58      	ldr	r3, [pc, #352]	; (8005650 <HAL_ADC_Init+0x28c>)
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d06d      	beq.n	80055ce <HAL_ADC_Init+0x20a>
 80054f2:	495b      	ldr	r1, [pc, #364]	; (8005660 <HAL_ADC_Init+0x29c>)
 80054f4:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80054f6:	688a      	ldr	r2, [r1, #8]
 80054f8:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80054fc:	4313      	orrs	r3, r2
 80054fe:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005500:	7f62      	ldrb	r2, [r4, #29]
                hadc->Init.Overrun                                                     |
 8005502:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005504:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 8005508:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 800550a:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 800550c:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 800550e:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005510:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005514:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005518:	2a01      	cmp	r2, #1
 800551a:	d05c      	beq.n	80055d6 <HAL_ADC_Init+0x212>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800551c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800551e:	b122      	cbz	r2, 800552a <HAL_ADC_Init+0x166>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005520:	f402 7278 	and.w	r2, r2, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8005524:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005526:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005528:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800552a:	6821      	ldr	r1, [r4, #0]
 800552c:	68cd      	ldr	r5, [r1, #12]
 800552e:	4a4d      	ldr	r2, [pc, #308]	; (8005664 <HAL_ADC_Init+0x2a0>)
 8005530:	402a      	ands	r2, r5
 8005532:	4313      	orrs	r3, r2
 8005534:	60cb      	str	r3, [r1, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005536:	6822      	ldr	r2, [r4, #0]
 8005538:	6913      	ldr	r3, [r2, #16]
 800553a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800553e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005540:	430b      	orrs	r3, r1
 8005542:	6113      	str	r3, [r2, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005544:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005546:	688b      	ldr	r3, [r1, #8]
 8005548:	f013 0304 	ands.w	r3, r3, #4
 800554c:	d000      	beq.n	8005550 <HAL_ADC_Init+0x18c>
 800554e:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005550:	688a      	ldr	r2, [r1, #8]
 8005552:	f012 0208 	ands.w	r2, r2, #8
 8005556:	d000      	beq.n	800555a <HAL_ADC_Init+0x196>
 8005558:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800555a:	bb4b      	cbnz	r3, 80055b0 <HAL_ADC_Init+0x1ec>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800555c:	bb42      	cbnz	r2, 80055b0 <HAL_ADC_Init+0x1ec>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800555e:	7f22      	ldrb	r2, [r4, #28]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005560:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8005564:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005566:	ea43 3282 	orr.w	r2, r3, r2, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800556a:	68cb      	ldr	r3, [r1, #12]
 800556c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005570:	f023 0302 	bic.w	r3, r3, #2
 8005574:	4313      	orrs	r3, r2
 8005576:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005578:	6923      	ldr	r3, [r4, #16]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d030      	beq.n	80055e0 <HAL_ADC_Init+0x21c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800557e:	6822      	ldr	r2, [r4, #0]
 8005580:	6913      	ldr	r3, [r2, #16]
 8005582:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005586:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005588:	6822      	ldr	r2, [r4, #0]
 800558a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800558e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005592:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005596:	6921      	ldr	r1, [r4, #16]
 8005598:	430b      	orrs	r3, r1
 800559a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800559e:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80055a2:	2b01      	cmp	r3, #1
 80055a4:	d02b      	beq.n	80055fe <HAL_ADC_Init+0x23a>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80055a6:	6822      	ldr	r2, [r4, #0]
 80055a8:	6913      	ldr	r3, [r2, #16]
 80055aa:	f023 0301 	bic.w	r3, r3, #1
 80055ae:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80055b0:	6963      	ldr	r3, [r4, #20]
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d035      	beq.n	8005622 <HAL_ADC_Init+0x25e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80055b6:	6822      	ldr	r2, [r4, #0]
 80055b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80055ba:	f023 030f 	bic.w	r3, r3, #15
 80055be:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80055c0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80055c2:	f023 0303 	bic.w	r3, r3, #3
 80055c6:	f043 0301 	orr.w	r3, r3, #1
 80055ca:	65e3      	str	r3, [r4, #92]	; 0x5c
 80055cc:	e037      	b.n	800563e <HAL_ADC_Init+0x27a>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80055ce:	4926      	ldr	r1, [pc, #152]	; (8005668 <HAL_ADC_Init+0x2a4>)
 80055d0:	e790      	b.n	80054f4 <HAL_ADC_Init+0x130>
 80055d2:	4925      	ldr	r1, [pc, #148]	; (8005668 <HAL_ADC_Init+0x2a4>)
 80055d4:	e78e      	b.n	80054f4 <HAL_ADC_Init+0x130>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80055d6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80055d8:	3a01      	subs	r2, #1
 80055da:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80055de:	e79d      	b.n	800551c <HAL_ADC_Init+0x158>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80055e0:	6822      	ldr	r2, [r4, #0]
 80055e2:	6913      	ldr	r3, [r2, #16]
 80055e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055e8:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80055ea:	6822      	ldr	r2, [r4, #0]
 80055ec:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80055f0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80055f4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80055f8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80055fc:	e7cf      	b.n	800559e <HAL_ADC_Init+0x1da>
        MODIFY_REG(hadc->Instance->CFGR2,
 80055fe:	6821      	ldr	r1, [r4, #0]
 8005600:	690b      	ldr	r3, [r1, #16]
 8005602:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005606:	f023 0304 	bic.w	r3, r3, #4
 800560a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800560c:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 800560e:	432a      	orrs	r2, r5
 8005610:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8005612:	432a      	orrs	r2, r5
 8005614:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8005616:	432a      	orrs	r2, r5
 8005618:	4313      	orrs	r3, r2
 800561a:	f043 0301 	orr.w	r3, r3, #1
 800561e:	610b      	str	r3, [r1, #16]
 8005620:	e7c6      	b.n	80055b0 <HAL_ADC_Init+0x1ec>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005622:	6821      	ldr	r1, [r4, #0]
 8005624:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8005626:	f023 030f 	bic.w	r3, r3, #15
 800562a:	6a22      	ldr	r2, [r4, #32]
 800562c:	3a01      	subs	r2, #1
 800562e:	4313      	orrs	r3, r2
 8005630:	630b      	str	r3, [r1, #48]	; 0x30
 8005632:	e7c5      	b.n	80055c0 <HAL_ADC_Init+0x1fc>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005634:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005636:	f043 0310 	orr.w	r3, r3, #16
 800563a:	65e3      	str	r3, [r4, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800563c:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 800563e:	b003      	add	sp, #12
 8005640:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8005642:	2001      	movs	r0, #1
 8005644:	e7fb      	b.n	800563e <HAL_ADC_Init+0x27a>
 8005646:	bf00      	nop
 8005648:	20000048 	.word	0x20000048
 800564c:	053e2d63 	.word	0x053e2d63
 8005650:	50000100 	.word	0x50000100
 8005654:	50000400 	.word	0x50000400
 8005658:	50000500 	.word	0x50000500
 800565c:	50000600 	.word	0x50000600
 8005660:	50000700 	.word	0x50000700
 8005664:	fff04007 	.word	0xfff04007
 8005668:	50000300 	.word	0x50000300

0800566c <HAL_ADC_ConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800566c:	4770      	bx	lr

0800566e <HAL_ADC_ConvHalfCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800566e:	4770      	bx	lr

08005670 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005670:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005672:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8005674:	f7ff fffb 	bl	800566e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005678:	bd08      	pop	{r3, pc}

0800567a <HAL_ADC_ErrorCallback>:
}
 800567a:	4770      	bx	lr

0800567c <ADC_DMAConvCplt>:
{
 800567c:	b508      	push	{r3, lr}
 800567e:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005680:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005682:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8005684:	f012 0f50 	tst.w	r2, #80	; 0x50
 8005688:	d130      	bne.n	80056ec <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800568a:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800568c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005690:	65c3      	str	r3, [r0, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005692:	6803      	ldr	r3, [r0, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	f012 0f08 	tst.w	r2, #8
 800569a:	d014      	beq.n	80056c6 <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800569c:	68da      	ldr	r2, [r3, #12]
 800569e:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80056a2:	d120      	bne.n	80056e6 <ADC_DMAConvCplt+0x6a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80056aa:	d11c      	bne.n	80056e6 <ADC_DMAConvCplt+0x6a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80056ac:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80056ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056b2:	65c3      	str	r3, [r0, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80056b4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80056b6:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80056ba:	d114      	bne.n	80056e6 <ADC_DMAConvCplt+0x6a>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80056bc:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80056be:	f043 0301 	orr.w	r3, r3, #1
 80056c2:	65c3      	str	r3, [r0, #92]	; 0x5c
 80056c4:	e00f      	b.n	80056e6 <ADC_DMAConvCplt+0x6a>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	f013 0f02 	tst.w	r3, #2
 80056cc:	d10b      	bne.n	80056e6 <ADC_DMAConvCplt+0x6a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80056ce:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80056d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056d4:	65c3      	str	r3, [r0, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80056d6:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80056d8:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80056dc:	d103      	bne.n	80056e6 <ADC_DMAConvCplt+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80056de:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80056e0:	f043 0301 	orr.w	r3, r3, #1
 80056e4:	65c3      	str	r3, [r0, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 80056e6:	f7ff ffc1 	bl	800566c <HAL_ADC_ConvCpltCallback>
}
 80056ea:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80056ec:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80056ee:	f012 0f10 	tst.w	r2, #16
 80056f2:	d104      	bne.n	80056fe <ADC_DMAConvCplt+0x82>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80056f4:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80056f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80056f8:	4618      	mov	r0, r3
 80056fa:	4790      	blx	r2
}
 80056fc:	e7f5      	b.n	80056ea <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 80056fe:	f7ff ffbc 	bl	800567a <HAL_ADC_ErrorCallback>
 8005702:	e7f2      	b.n	80056ea <ADC_DMAConvCplt+0x6e>

08005704 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005704:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005706:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005708:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800570a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800570e:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005710:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8005712:	f043 0304 	orr.w	r3, r3, #4
 8005716:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005718:	f7ff ffaf 	bl	800567a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800571c:	bd08      	pop	{r3, pc}
	...

08005720 <HAL_ADC_ConfigChannel>:
{
 8005720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005722:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8005724:	2200      	movs	r2, #0
 8005726:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8005728:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 800572c:	2a01      	cmp	r2, #1
 800572e:	f000 8284 	beq.w	8005c3a <HAL_ADC_ConfigChannel+0x51a>
 8005732:	4603      	mov	r3, r0
 8005734:	2201      	movs	r2, #1
 8005736:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800573a:	6805      	ldr	r5, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800573c:	68a8      	ldr	r0, [r5, #8]
 800573e:	f010 0f04 	tst.w	r0, #4
 8005742:	d009      	beq.n	8005758 <HAL_ADC_ConfigChannel+0x38>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005744:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005746:	f042 0220 	orr.w	r2, r2, #32
 800574a:	65da      	str	r2, [r3, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 800574c:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 800574e:	2200      	movs	r2, #0
 8005750:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8005754:	b003      	add	sp, #12
 8005756:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005758:	684c      	ldr	r4, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800575a:	3530      	adds	r5, #48	; 0x30
 800575c:	0a22      	lsrs	r2, r4, #8
 800575e:	0092      	lsls	r2, r2, #2
 8005760:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 8005764:	58a8      	ldr	r0, [r5, r2]
 8005766:	f004 0e1f 	and.w	lr, r4, #31
 800576a:	241f      	movs	r4, #31
 800576c:	fa04 f40e 	lsl.w	r4, r4, lr
 8005770:	ea20 0004 	bic.w	r0, r0, r4
 8005774:	680c      	ldr	r4, [r1, #0]
 8005776:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 800577a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800577e:	ea40 000c 	orr.w	r0, r0, ip
 8005782:	50a8      	str	r0, [r5, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005784:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005786:	6882      	ldr	r2, [r0, #8]
 8005788:	f012 0204 	ands.w	r2, r2, #4
 800578c:	d000      	beq.n	8005790 <HAL_ADC_ConfigChannel+0x70>
 800578e:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005790:	6884      	ldr	r4, [r0, #8]
 8005792:	f014 0408 	ands.w	r4, r4, #8
 8005796:	d000      	beq.n	800579a <HAL_ADC_ConfigChannel+0x7a>
 8005798:	2401      	movs	r4, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800579a:	2a00      	cmp	r2, #0
 800579c:	d150      	bne.n	8005840 <HAL_ADC_ConfigChannel+0x120>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800579e:	2c00      	cmp	r4, #0
 80057a0:	d14e      	bne.n	8005840 <HAL_ADC_ConfigChannel+0x120>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80057a2:	688f      	ldr	r7, [r1, #8]
 80057a4:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 80057a8:	f000 8086 	beq.w	80058b8 <HAL_ADC_ConfigChannel+0x198>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80057ac:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80057ae:	3014      	adds	r0, #20
 80057b0:	0e72      	lsrs	r2, r6, #25
 80057b2:	0092      	lsls	r2, r2, #2
 80057b4:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80057b8:	5885      	ldr	r5, [r0, r2]
 80057ba:	f3c6 5e04 	ubfx	lr, r6, #20, #5
 80057be:	f04f 0c07 	mov.w	ip, #7
 80057c2:	fa0c fc0e 	lsl.w	ip, ip, lr
 80057c6:	ea25 0c0c 	bic.w	ip, r5, ip
 80057ca:	fa07 f50e 	lsl.w	r5, r7, lr
 80057ce:	ea4c 0505 	orr.w	r5, ip, r5
 80057d2:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80057d4:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80057d6:	6942      	ldr	r2, [r0, #20]
 80057d8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80057dc:	6142      	str	r2, [r0, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80057de:	694d      	ldr	r5, [r1, #20]
 80057e0:	6818      	ldr	r0, [r3, #0]
 80057e2:	68c2      	ldr	r2, [r0, #12]
 80057e4:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80057e8:	0052      	lsls	r2, r2, #1
 80057ea:	fa05 f202 	lsl.w	r2, r5, r2
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80057ee:	690e      	ldr	r6, [r1, #16]
 80057f0:	2e04      	cmp	r6, #4
 80057f2:	d079      	beq.n	80058e8 <HAL_ADC_ConfigChannel+0x1c8>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80057f4:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 80057f6:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 80057fa:	4dae      	ldr	r5, [pc, #696]	; (8005ab4 <HAL_ADC_ConfigChannel+0x394>)
 80057fc:	403d      	ands	r5, r7
 80057fe:	680f      	ldr	r7, [r1, #0]
 8005800:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 8005804:	433a      	orrs	r2, r7
 8005806:	4315      	orrs	r5, r2
 8005808:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 800580c:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	690e      	ldr	r6, [r1, #16]
 8005814:	6988      	ldr	r0, [r1, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005816:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8005818:	f852 5026 	ldr.w	r5, [r2, r6, lsl #2]
 800581c:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 8005820:	4328      	orrs	r0, r5
 8005822:	f842 0026 	str.w	r0, [r2, r6, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	690d      	ldr	r5, [r1, #16]
 800582a:	7f08      	ldrb	r0, [r1, #28]
 800582c:	2801      	cmp	r0, #1
 800582e:	d058      	beq.n	80058e2 <HAL_ADC_ConfigChannel+0x1c2>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005830:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8005832:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8005836:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 800583a:	4304      	orrs	r4, r0
 800583c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005840:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005842:	6890      	ldr	r0, [r2, #8]
 8005844:	f010 0f01 	tst.w	r0, #1
 8005848:	d112      	bne.n	8005870 <HAL_ADC_ConfigChannel+0x150>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800584a:	6808      	ldr	r0, [r1, #0]
 800584c:	68cd      	ldr	r5, [r1, #12]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 800584e:	4c9a      	ldr	r4, [pc, #616]	; (8005ab8 <HAL_ADC_ConfigChannel+0x398>)
 8005850:	42a5      	cmp	r5, r4
 8005852:	f000 80b1 	beq.w	80059b8 <HAL_ADC_ConfigChannel+0x298>
    CLEAR_BIT(ADCx->DIFSEL,
 8005856:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 800585a:	f3c0 0012 	ubfx	r0, r0, #0, #19
 800585e:	ea24 0000 	bic.w	r0, r4, r0
 8005862:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005866:	68c8      	ldr	r0, [r1, #12]
 8005868:	4a93      	ldr	r2, [pc, #588]	; (8005ab8 <HAL_ADC_ConfigChannel+0x398>)
 800586a:	4290      	cmp	r0, r2
 800586c:	f000 80ac 	beq.w	80059c8 <HAL_ADC_ConfigChannel+0x2a8>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005870:	680a      	ldr	r2, [r1, #0]
 8005872:	4992      	ldr	r1, [pc, #584]	; (8005abc <HAL_ADC_ConfigChannel+0x39c>)
 8005874:	420a      	tst	r2, r1
 8005876:	f000 81da 	beq.w	8005c2e <HAL_ADC_ConfigChannel+0x50e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800587a:	6819      	ldr	r1, [r3, #0]
 800587c:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8005880:	f000 8173 	beq.w	8005b6a <HAL_ADC_ConfigChannel+0x44a>
 8005884:	488e      	ldr	r0, [pc, #568]	; (8005ac0 <HAL_ADC_ConfigChannel+0x3a0>)
 8005886:	4281      	cmp	r1, r0
 8005888:	f000 816c 	beq.w	8005b64 <HAL_ADC_ConfigChannel+0x444>
 800588c:	488d      	ldr	r0, [pc, #564]	; (8005ac4 <HAL_ADC_ConfigChannel+0x3a4>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800588e:	6880      	ldr	r0, [r0, #8]
 8005890:	f000 74e0 	and.w	r4, r0, #29360128	; 0x1c00000
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005894:	4d8c      	ldr	r5, [pc, #560]	; (8005ac8 <HAL_ADC_ConfigChannel+0x3a8>)
 8005896:	42aa      	cmp	r2, r5
 8005898:	f000 8169 	beq.w	8005b6e <HAL_ADC_ConfigChannel+0x44e>
 800589c:	4d8b      	ldr	r5, [pc, #556]	; (8005acc <HAL_ADC_ConfigChannel+0x3ac>)
 800589e:	42aa      	cmp	r2, r5
 80058a0:	f000 8165 	beq.w	8005b6e <HAL_ADC_ConfigChannel+0x44e>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80058a4:	4d8a      	ldr	r5, [pc, #552]	; (8005ad0 <HAL_ADC_ConfigChannel+0x3b0>)
 80058a6:	42aa      	cmp	r2, r5
 80058a8:	f000 8194 	beq.w	8005bd4 <HAL_ADC_ConfigChannel+0x4b4>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80058ac:	4d89      	ldr	r5, [pc, #548]	; (8005ad4 <HAL_ADC_ConfigChannel+0x3b4>)
 80058ae:	42aa      	cmp	r2, r5
 80058b0:	f000 81a8 	beq.w	8005c04 <HAL_ADC_ConfigChannel+0x4e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80058b4:	2000      	movs	r0, #0
 80058b6:	e74a      	b.n	800574e <HAL_ADC_ConfigChannel+0x2e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80058b8:	680d      	ldr	r5, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80058ba:	3014      	adds	r0, #20
 80058bc:	0e6a      	lsrs	r2, r5, #25
 80058be:	0092      	lsls	r2, r2, #2
 80058c0:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80058c4:	5886      	ldr	r6, [r0, r2]
 80058c6:	f3c5 5504 	ubfx	r5, r5, #20, #5
 80058ca:	2707      	movs	r7, #7
 80058cc:	fa07 f505 	lsl.w	r5, r7, r5
 80058d0:	ea26 0505 	bic.w	r5, r6, r5
 80058d4:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80058d6:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80058d8:	6942      	ldr	r2, [r0, #20]
 80058da:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80058de:	6142      	str	r2, [r0, #20]
}
 80058e0:	e77d      	b.n	80057de <HAL_ADC_ConfigChannel+0xbe>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80058e2:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 80058e6:	e7a3      	b.n	8005830 <HAL_ADC_ConfigChannel+0x110>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80058e8:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80058ea:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80058ec:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80058f0:	680a      	ldr	r2, [r1, #0]
 80058f2:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80058f6:	bb85      	cbnz	r5, 800595a <HAL_ADC_ConfigChannel+0x23a>
 80058f8:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80058fc:	4294      	cmp	r4, r2
 80058fe:	d034      	beq.n	800596a <HAL_ADC_ConfigChannel+0x24a>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005900:	681c      	ldr	r4, [r3, #0]
 8005902:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005904:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8005906:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800590a:	680a      	ldr	r2, [r1, #0]
 800590c:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8005910:	bb85      	cbnz	r5, 8005974 <HAL_ADC_ConfigChannel+0x254>
 8005912:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005916:	4290      	cmp	r0, r2
 8005918:	d034      	beq.n	8005984 <HAL_ADC_ConfigChannel+0x264>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800591a:	681c      	ldr	r4, [r3, #0]
 800591c:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800591e:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8005920:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005924:	680a      	ldr	r2, [r1, #0]
 8005926:	f3c2 0512 	ubfx	r5, r2, #0, #19
 800592a:	bb85      	cbnz	r5, 800598e <HAL_ADC_ConfigChannel+0x26e>
 800592c:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005930:	4290      	cmp	r0, r2
 8005932:	d034      	beq.n	800599e <HAL_ADC_ConfigChannel+0x27e>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005934:	681c      	ldr	r4, [r3, #0]
 8005936:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8005938:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800593a:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800593e:	680a      	ldr	r2, [r1, #0]
 8005940:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8005944:	bb85      	cbnz	r5, 80059a8 <HAL_ADC_ConfigChannel+0x288>
 8005946:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800594a:	4290      	cmp	r0, r2
 800594c:	f47f af78 	bne.w	8005840 <HAL_ADC_ConfigChannel+0x120>
  MODIFY_REG(*preg,
 8005950:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8005952:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005956:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 8005958:	e772      	b.n	8005840 <HAL_ADC_ConfigChannel+0x120>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800595a:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800595e:	b112      	cbz	r2, 8005966 <HAL_ADC_ConfigChannel+0x246>
  return __builtin_clz(value);
 8005960:	fab2 f282 	clz	r2, r2
 8005964:	e7ca      	b.n	80058fc <HAL_ADC_ConfigChannel+0x1dc>
    return 32U;
 8005966:	2220      	movs	r2, #32
 8005968:	e7c8      	b.n	80058fc <HAL_ADC_ConfigChannel+0x1dc>
  MODIFY_REG(*preg,
 800596a:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800596c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005970:	6602      	str	r2, [r0, #96]	; 0x60
}
 8005972:	e7c5      	b.n	8005900 <HAL_ADC_ConfigChannel+0x1e0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005974:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8005978:	b112      	cbz	r2, 8005980 <HAL_ADC_ConfigChannel+0x260>
  return __builtin_clz(value);
 800597a:	fab2 f282 	clz	r2, r2
 800597e:	e7ca      	b.n	8005916 <HAL_ADC_ConfigChannel+0x1f6>
    return 32U;
 8005980:	2220      	movs	r2, #32
 8005982:	e7c8      	b.n	8005916 <HAL_ADC_ConfigChannel+0x1f6>
  MODIFY_REG(*preg,
 8005984:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005986:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800598a:	6662      	str	r2, [r4, #100]	; 0x64
}
 800598c:	e7c5      	b.n	800591a <HAL_ADC_ConfigChannel+0x1fa>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800598e:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8005992:	b112      	cbz	r2, 800599a <HAL_ADC_ConfigChannel+0x27a>
  return __builtin_clz(value);
 8005994:	fab2 f282 	clz	r2, r2
 8005998:	e7ca      	b.n	8005930 <HAL_ADC_ConfigChannel+0x210>
    return 32U;
 800599a:	2220      	movs	r2, #32
 800599c:	e7c8      	b.n	8005930 <HAL_ADC_ConfigChannel+0x210>
  MODIFY_REG(*preg,
 800599e:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80059a0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80059a4:	66a2      	str	r2, [r4, #104]	; 0x68
}
 80059a6:	e7c5      	b.n	8005934 <HAL_ADC_ConfigChannel+0x214>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059a8:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80059ac:	b112      	cbz	r2, 80059b4 <HAL_ADC_ConfigChannel+0x294>
  return __builtin_clz(value);
 80059ae:	fab2 f282 	clz	r2, r2
 80059b2:	e7ca      	b.n	800594a <HAL_ADC_ConfigChannel+0x22a>
    return 32U;
 80059b4:	2220      	movs	r2, #32
 80059b6:	e7c8      	b.n	800594a <HAL_ADC_ConfigChannel+0x22a>
    SET_BIT(ADCx->DIFSEL,
 80059b8:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 80059bc:	f3c0 0012 	ubfx	r0, r0, #0, #19
 80059c0:	4320      	orrs	r0, r4
 80059c2:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
 80059c6:	e74e      	b.n	8005866 <HAL_ADC_ConfigChannel+0x146>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80059c8:	681c      	ldr	r4, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80059ca:	680a      	ldr	r2, [r1, #0]
 80059cc:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80059d0:	2d00      	cmp	r5, #0
 80059d2:	d138      	bne.n	8005a46 <HAL_ADC_ConfigChannel+0x326>
 80059d4:	0e90      	lsrs	r0, r2, #26
 80059d6:	3001      	adds	r0, #1
 80059d8:	f000 001f 	and.w	r0, r0, #31
 80059dc:	2809      	cmp	r0, #9
 80059de:	bf8c      	ite	hi
 80059e0:	2000      	movhi	r0, #0
 80059e2:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80059e4:	2800      	cmp	r0, #0
 80059e6:	d077      	beq.n	8005ad8 <HAL_ADC_ConfigChannel+0x3b8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80059e8:	2d00      	cmp	r5, #0
 80059ea:	d13b      	bne.n	8005a64 <HAL_ADC_ConfigChannel+0x344>
 80059ec:	0e90      	lsrs	r0, r2, #26
 80059ee:	3001      	adds	r0, #1
 80059f0:	0680      	lsls	r0, r0, #26
 80059f2:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80059f6:	2d00      	cmp	r5, #0
 80059f8:	d140      	bne.n	8005a7c <HAL_ADC_ConfigChannel+0x35c>
 80059fa:	0e96      	lsrs	r6, r2, #26
 80059fc:	3601      	adds	r6, #1
 80059fe:	f006 071f 	and.w	r7, r6, #31
 8005a02:	2601      	movs	r6, #1
 8005a04:	40be      	lsls	r6, r7
 8005a06:	4330      	orrs	r0, r6
 8005a08:	2d00      	cmp	r5, #0
 8005a0a:	d145      	bne.n	8005a98 <HAL_ADC_ConfigChannel+0x378>
 8005a0c:	0e92      	lsrs	r2, r2, #26
 8005a0e:	3201      	adds	r2, #1
 8005a10:	f002 021f 	and.w	r2, r2, #31
 8005a14:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005a18:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a1a:	4302      	orrs	r2, r0
 8005a1c:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005a1e:	f104 0614 	add.w	r6, r4, #20
 8005a22:	0e55      	lsrs	r5, r2, #25
 8005a24:	00ad      	lsls	r5, r5, #2
 8005a26:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8005a2a:	5974      	ldr	r4, [r6, r5]
 8005a2c:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8005a30:	f04f 0c07 	mov.w	ip, #7
 8005a34:	fa0c fc02 	lsl.w	ip, ip, r2
 8005a38:	ea24 0c0c 	bic.w	ip, r4, ip
 8005a3c:	4090      	lsls	r0, r2
 8005a3e:	ea4c 0000 	orr.w	r0, ip, r0
 8005a42:	5170      	str	r0, [r6, r5]
}
 8005a44:	e714      	b.n	8005870 <HAL_ADC_ConfigChannel+0x150>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a46:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8005a4a:	b148      	cbz	r0, 8005a60 <HAL_ADC_ConfigChannel+0x340>
  return __builtin_clz(value);
 8005a4c:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005a50:	3001      	adds	r0, #1
 8005a52:	f000 001f 	and.w	r0, r0, #31
 8005a56:	2809      	cmp	r0, #9
 8005a58:	bf8c      	ite	hi
 8005a5a:	2000      	movhi	r0, #0
 8005a5c:	2001      	movls	r0, #1
 8005a5e:	e7c1      	b.n	80059e4 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8005a60:	2020      	movs	r0, #32
 8005a62:	e7f5      	b.n	8005a50 <HAL_ADC_ConfigChannel+0x330>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a64:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8005a68:	b130      	cbz	r0, 8005a78 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8005a6a:	fab0 f080 	clz	r0, r0
 8005a6e:	3001      	adds	r0, #1
 8005a70:	0680      	lsls	r0, r0, #26
 8005a72:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005a76:	e7be      	b.n	80059f6 <HAL_ADC_ConfigChannel+0x2d6>
    return 32U;
 8005a78:	2020      	movs	r0, #32
 8005a7a:	e7f8      	b.n	8005a6e <HAL_ADC_ConfigChannel+0x34e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a7c:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8005a80:	b146      	cbz	r6, 8005a94 <HAL_ADC_ConfigChannel+0x374>
  return __builtin_clz(value);
 8005a82:	fab6 f686 	clz	r6, r6
 8005a86:	3601      	adds	r6, #1
 8005a88:	f006 061f 	and.w	r6, r6, #31
 8005a8c:	2701      	movs	r7, #1
 8005a8e:	fa07 f606 	lsl.w	r6, r7, r6
 8005a92:	e7b8      	b.n	8005a06 <HAL_ADC_ConfigChannel+0x2e6>
    return 32U;
 8005a94:	2620      	movs	r6, #32
 8005a96:	e7f6      	b.n	8005a86 <HAL_ADC_ConfigChannel+0x366>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a98:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8005a9c:	b142      	cbz	r2, 8005ab0 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8005a9e:	fab2 f282 	clz	r2, r2
 8005aa2:	3201      	adds	r2, #1
 8005aa4:	f002 021f 	and.w	r2, r2, #31
 8005aa8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005aac:	0512      	lsls	r2, r2, #20
 8005aae:	e7b4      	b.n	8005a1a <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8005ab0:	2220      	movs	r2, #32
 8005ab2:	e7f6      	b.n	8005aa2 <HAL_ADC_ConfigChannel+0x382>
 8005ab4:	03fff000 	.word	0x03fff000
 8005ab8:	407f0000 	.word	0x407f0000
 8005abc:	80080000 	.word	0x80080000
 8005ac0:	50000100 	.word	0x50000100
 8005ac4:	50000700 	.word	0x50000700
 8005ac8:	c3210000 	.word	0xc3210000
 8005acc:	90c00010 	.word	0x90c00010
 8005ad0:	c7520000 	.word	0xc7520000
 8005ad4:	cb840000 	.word	0xcb840000
 8005ad8:	b9cd      	cbnz	r5, 8005b0e <HAL_ADC_ConfigChannel+0x3ee>
 8005ada:	0e90      	lsrs	r0, r2, #26
 8005adc:	3001      	adds	r0, #1
 8005ade:	0680      	lsls	r0, r0, #26
 8005ae0:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005ae4:	b9fd      	cbnz	r5, 8005b26 <HAL_ADC_ConfigChannel+0x406>
 8005ae6:	0e96      	lsrs	r6, r2, #26
 8005ae8:	3601      	adds	r6, #1
 8005aea:	f006 071f 	and.w	r7, r6, #31
 8005aee:	2601      	movs	r6, #1
 8005af0:	40be      	lsls	r6, r7
 8005af2:	4330      	orrs	r0, r6
 8005af4:	bb2d      	cbnz	r5, 8005b42 <HAL_ADC_ConfigChannel+0x422>
 8005af6:	0e92      	lsrs	r2, r2, #26
 8005af8:	3201      	adds	r2, #1
 8005afa:	f002 021f 	and.w	r2, r2, #31
 8005afe:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005b02:	3a1e      	subs	r2, #30
 8005b04:	0512      	lsls	r2, r2, #20
 8005b06:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b0a:	4302      	orrs	r2, r0
 8005b0c:	e786      	b.n	8005a1c <HAL_ADC_ConfigChannel+0x2fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b0e:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8005b12:	b130      	cbz	r0, 8005b22 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8005b14:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005b18:	3001      	adds	r0, #1
 8005b1a:	0680      	lsls	r0, r0, #26
 8005b1c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8005b20:	e7e0      	b.n	8005ae4 <HAL_ADC_ConfigChannel+0x3c4>
    return 32U;
 8005b22:	2020      	movs	r0, #32
 8005b24:	e7f8      	b.n	8005b18 <HAL_ADC_ConfigChannel+0x3f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b26:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8005b2a:	b146      	cbz	r6, 8005b3e <HAL_ADC_ConfigChannel+0x41e>
  return __builtin_clz(value);
 8005b2c:	fab6 f686 	clz	r6, r6
 8005b30:	3601      	adds	r6, #1
 8005b32:	f006 061f 	and.w	r6, r6, #31
 8005b36:	2701      	movs	r7, #1
 8005b38:	fa07 f606 	lsl.w	r6, r7, r6
 8005b3c:	e7d9      	b.n	8005af2 <HAL_ADC_ConfigChannel+0x3d2>
    return 32U;
 8005b3e:	2620      	movs	r6, #32
 8005b40:	e7f6      	b.n	8005b30 <HAL_ADC_ConfigChannel+0x410>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b42:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8005b46:	b15a      	cbz	r2, 8005b60 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 8005b48:	fab2 f282 	clz	r2, r2
 8005b4c:	3201      	adds	r2, #1
 8005b4e:	f002 021f 	and.w	r2, r2, #31
 8005b52:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005b56:	3a1e      	subs	r2, #30
 8005b58:	0512      	lsls	r2, r2, #20
 8005b5a:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8005b5e:	e7d4      	b.n	8005b0a <HAL_ADC_ConfigChannel+0x3ea>
    return 32U;
 8005b60:	2220      	movs	r2, #32
 8005b62:	e7f3      	b.n	8005b4c <HAL_ADC_ConfigChannel+0x42c>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005b64:	f500 7000 	add.w	r0, r0, #512	; 0x200
 8005b68:	e691      	b.n	800588e <HAL_ADC_ConfigChannel+0x16e>
 8005b6a:	4835      	ldr	r0, [pc, #212]	; (8005c40 <HAL_ADC_ConfigChannel+0x520>)
 8005b6c:	e68f      	b.n	800588e <HAL_ADC_ConfigChannel+0x16e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005b6e:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8005b72:	f47f ae97 	bne.w	80058a4 <HAL_ADC_ConfigChannel+0x184>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005b76:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8005b7a:	d004      	beq.n	8005b86 <HAL_ADC_ConfigChannel+0x466>
 8005b7c:	4a31      	ldr	r2, [pc, #196]	; (8005c44 <HAL_ADC_ConfigChannel+0x524>)
 8005b7e:	4291      	cmp	r1, r2
 8005b80:	d001      	beq.n	8005b86 <HAL_ADC_ConfigChannel+0x466>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b82:	2000      	movs	r0, #0
 8005b84:	e5e3      	b.n	800574e <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005b86:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8005b8a:	d019      	beq.n	8005bc0 <HAL_ADC_ConfigChannel+0x4a0>
 8005b8c:	4a2e      	ldr	r2, [pc, #184]	; (8005c48 <HAL_ADC_ConfigChannel+0x528>)
 8005b8e:	4291      	cmp	r1, r2
 8005b90:	d014      	beq.n	8005bbc <HAL_ADC_ConfigChannel+0x49c>
 8005b92:	492e      	ldr	r1, [pc, #184]	; (8005c4c <HAL_ADC_ConfigChannel+0x52c>)
 8005b94:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005b98:	688a      	ldr	r2, [r1, #8]
 8005b9a:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8005b9e:	4314      	orrs	r4, r2
 8005ba0:	608c      	str	r4, [r1, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005ba2:	4a2b      	ldr	r2, [pc, #172]	; (8005c50 <HAL_ADC_ConfigChannel+0x530>)
 8005ba4:	6812      	ldr	r2, [r2, #0]
 8005ba6:	0992      	lsrs	r2, r2, #6
 8005ba8:	492a      	ldr	r1, [pc, #168]	; (8005c54 <HAL_ADC_ConfigChannel+0x534>)
 8005baa:	fba1 1202 	umull	r1, r2, r1, r2
 8005bae:	0992      	lsrs	r2, r2, #6
 8005bb0:	3201      	adds	r2, #1
 8005bb2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005bb6:	0092      	lsls	r2, r2, #2
 8005bb8:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8005bba:	e006      	b.n	8005bca <HAL_ADC_ConfigChannel+0x4aa>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005bbc:	4920      	ldr	r1, [pc, #128]	; (8005c40 <HAL_ADC_ConfigChannel+0x520>)
 8005bbe:	e7e9      	b.n	8005b94 <HAL_ADC_ConfigChannel+0x474>
 8005bc0:	491f      	ldr	r1, [pc, #124]	; (8005c40 <HAL_ADC_ConfigChannel+0x520>)
 8005bc2:	e7e7      	b.n	8005b94 <HAL_ADC_ConfigChannel+0x474>
            wait_loop_index--;
 8005bc4:	9a01      	ldr	r2, [sp, #4]
 8005bc6:	3a01      	subs	r2, #1
 8005bc8:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8005bca:	9a01      	ldr	r2, [sp, #4]
 8005bcc:	2a00      	cmp	r2, #0
 8005bce:	d1f9      	bne.n	8005bc4 <HAL_ADC_ConfigChannel+0x4a4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005bd0:	2000      	movs	r0, #0
 8005bd2:	e5bc      	b.n	800574e <HAL_ADC_ConfigChannel+0x2e>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005bd4:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8005bd8:	f47f ae68 	bne.w	80058ac <HAL_ADC_ConfigChannel+0x18c>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005bdc:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8005be0:	d00e      	beq.n	8005c00 <HAL_ADC_ConfigChannel+0x4e0>
 8005be2:	4a19      	ldr	r2, [pc, #100]	; (8005c48 <HAL_ADC_ConfigChannel+0x528>)
 8005be4:	4291      	cmp	r1, r2
 8005be6:	d009      	beq.n	8005bfc <HAL_ADC_ConfigChannel+0x4dc>
 8005be8:	4918      	ldr	r1, [pc, #96]	; (8005c4c <HAL_ADC_ConfigChannel+0x52c>)
 8005bea:	f044 7480 	orr.w	r4, r4, #16777216	; 0x1000000
 8005bee:	688a      	ldr	r2, [r1, #8]
 8005bf0:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8005bf4:	4314      	orrs	r4, r2
 8005bf6:	608c      	str	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005bf8:	2000      	movs	r0, #0
}
 8005bfa:	e5a8      	b.n	800574e <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005bfc:	4910      	ldr	r1, [pc, #64]	; (8005c40 <HAL_ADC_ConfigChannel+0x520>)
 8005bfe:	e7f4      	b.n	8005bea <HAL_ADC_ConfigChannel+0x4ca>
 8005c00:	490f      	ldr	r1, [pc, #60]	; (8005c40 <HAL_ADC_ConfigChannel+0x520>)
 8005c02:	e7f2      	b.n	8005bea <HAL_ADC_ConfigChannel+0x4ca>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005c04:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 8005c08:	d113      	bne.n	8005c32 <HAL_ADC_ConfigChannel+0x512>
        if (ADC_VREFINT_INSTANCE(hadc))
 8005c0a:	4a0f      	ldr	r2, [pc, #60]	; (8005c48 <HAL_ADC_ConfigChannel+0x528>)
 8005c0c:	4291      	cmp	r1, r2
 8005c0e:	d012      	beq.n	8005c36 <HAL_ADC_ConfigChannel+0x516>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c10:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8005c14:	d009      	beq.n	8005c2a <HAL_ADC_ConfigChannel+0x50a>
 8005c16:	480d      	ldr	r0, [pc, #52]	; (8005c4c <HAL_ADC_ConfigChannel+0x52c>)
 8005c18:	f444 0280 	orr.w	r2, r4, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005c1c:	6881      	ldr	r1, [r0, #8]
 8005c1e:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8005c22:	430a      	orrs	r2, r1
 8005c24:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c26:	2000      	movs	r0, #0
}
 8005c28:	e591      	b.n	800574e <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c2a:	4805      	ldr	r0, [pc, #20]	; (8005c40 <HAL_ADC_ConfigChannel+0x520>)
 8005c2c:	e7f4      	b.n	8005c18 <HAL_ADC_ConfigChannel+0x4f8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c2e:	2000      	movs	r0, #0
 8005c30:	e58d      	b.n	800574e <HAL_ADC_ConfigChannel+0x2e>
 8005c32:	2000      	movs	r0, #0
 8005c34:	e58b      	b.n	800574e <HAL_ADC_ConfigChannel+0x2e>
 8005c36:	2000      	movs	r0, #0
 8005c38:	e589      	b.n	800574e <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8005c3a:	2002      	movs	r0, #2
 8005c3c:	e58a      	b.n	8005754 <HAL_ADC_ConfigChannel+0x34>
 8005c3e:	bf00      	nop
 8005c40:	50000300 	.word	0x50000300
 8005c44:	50000600 	.word	0x50000600
 8005c48:	50000100 	.word	0x50000100
 8005c4c:	50000700 	.word	0x50000700
 8005c50:	20000048 	.word	0x20000048
 8005c54:	053e2d63 	.word	0x053e2d63

08005c58 <ADC_Enable>:
{
 8005c58:	b538      	push	{r3, r4, r5, lr}
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005c5a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005c5c:	689a      	ldr	r2, [r3, #8]
 8005c5e:	f012 0f01 	tst.w	r2, #1
 8005c62:	d140      	bne.n	8005ce6 <ADC_Enable+0x8e>
 8005c64:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005c66:	6899      	ldr	r1, [r3, #8]
 8005c68:	4a20      	ldr	r2, [pc, #128]	; (8005cec <ADC_Enable+0x94>)
 8005c6a:	4211      	tst	r1, r2
 8005c6c:	d009      	beq.n	8005c82 <ADC_Enable+0x2a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c6e:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8005c70:	f043 0310 	orr.w	r3, r3, #16
 8005c74:	65c3      	str	r3, [r0, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c76:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8005c78:	f043 0301 	orr.w	r3, r3, #1
 8005c7c:	6603      	str	r3, [r0, #96]	; 0x60
      return HAL_ERROR;
 8005c7e:	2001      	movs	r0, #1
 8005c80:	e032      	b.n	8005ce8 <ADC_Enable+0x90>
  MODIFY_REG(ADCx->CR,
 8005c82:	689a      	ldr	r2, [r3, #8]
 8005c84:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005c88:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8005c8c:	f042 0201 	orr.w	r2, r2, #1
 8005c90:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8005c92:	f7ff fb7d 	bl	8005390 <HAL_GetTick>
 8005c96:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005c98:	6823      	ldr	r3, [r4, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	f012 0f01 	tst.w	r2, #1
 8005ca0:	d11f      	bne.n	8005ce2 <ADC_Enable+0x8a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005ca2:	689a      	ldr	r2, [r3, #8]
 8005ca4:	f012 0f01 	tst.w	r2, #1
 8005ca8:	d107      	bne.n	8005cba <ADC_Enable+0x62>
  MODIFY_REG(ADCx->CR,
 8005caa:	689a      	ldr	r2, [r3, #8]
 8005cac:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005cb0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8005cb4:	f042 0201 	orr.w	r2, r2, #1
 8005cb8:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005cba:	f7ff fb69 	bl	8005390 <HAL_GetTick>
 8005cbe:	1b43      	subs	r3, r0, r5
 8005cc0:	2b02      	cmp	r3, #2
 8005cc2:	d9e9      	bls.n	8005c98 <ADC_Enable+0x40>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005cc4:	6823      	ldr	r3, [r4, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f013 0f01 	tst.w	r3, #1
 8005ccc:	d1e4      	bne.n	8005c98 <ADC_Enable+0x40>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005cce:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005cd0:	f043 0310 	orr.w	r3, r3, #16
 8005cd4:	65e3      	str	r3, [r4, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005cd6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005cd8:	f043 0301 	orr.w	r3, r3, #1
 8005cdc:	6623      	str	r3, [r4, #96]	; 0x60
          return HAL_ERROR;
 8005cde:	2001      	movs	r0, #1
 8005ce0:	e002      	b.n	8005ce8 <ADC_Enable+0x90>
  return HAL_OK;
 8005ce2:	2000      	movs	r0, #0
 8005ce4:	e000      	b.n	8005ce8 <ADC_Enable+0x90>
 8005ce6:	2000      	movs	r0, #0
}
 8005ce8:	bd38      	pop	{r3, r4, r5, pc}
 8005cea:	bf00      	nop
 8005cec:	8000003f 	.word	0x8000003f

08005cf0 <HAL_ADC_Start_DMA>:
{
 8005cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cf4:	4604      	mov	r4, r0
 8005cf6:	460f      	mov	r7, r1
 8005cf8:	4690      	mov	r8, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005cfa:	6800      	ldr	r0, [r0, #0]
 8005cfc:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8005d00:	d021      	beq.n	8005d46 <HAL_ADC_Start_DMA+0x56>
 8005d02:	4b42      	ldr	r3, [pc, #264]	; (8005e0c <HAL_ADC_Start_DMA+0x11c>)
 8005d04:	4298      	cmp	r0, r3
 8005d06:	d01b      	beq.n	8005d40 <HAL_ADC_Start_DMA+0x50>
 8005d08:	4b41      	ldr	r3, [pc, #260]	; (8005e10 <HAL_ADC_Start_DMA+0x120>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005d0a:	689e      	ldr	r6, [r3, #8]
 8005d0c:	f006 061f 	and.w	r6, r6, #31
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005d10:	6885      	ldr	r5, [r0, #8]
 8005d12:	f015 0f04 	tst.w	r5, #4
 8005d16:	d174      	bne.n	8005e02 <HAL_ADC_Start_DMA+0x112>
    __HAL_LOCK(hadc);
 8005d18:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d073      	beq.n	8005e08 <HAL_ADC_Start_DMA+0x118>
 8005d20:	2301      	movs	r3, #1
 8005d22:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005d26:	4b3b      	ldr	r3, [pc, #236]	; (8005e14 <HAL_ADC_Start_DMA+0x124>)
 8005d28:	4298      	cmp	r0, r3
 8005d2a:	d00e      	beq.n	8005d4a <HAL_ADC_Start_DMA+0x5a>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005d2c:	b16e      	cbz	r6, 8005d4a <HAL_ADC_Start_DMA+0x5a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005d2e:	2e05      	cmp	r6, #5
 8005d30:	d00b      	beq.n	8005d4a <HAL_ADC_Start_DMA+0x5a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005d32:	2e09      	cmp	r6, #9
 8005d34:	d009      	beq.n	8005d4a <HAL_ADC_Start_DMA+0x5a>
      __HAL_UNLOCK(hadc);
 8005d36:	2300      	movs	r3, #0
 8005d38:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
      tmp_hal_status = HAL_ERROR;
 8005d3c:	2001      	movs	r0, #1
 8005d3e:	e061      	b.n	8005e04 <HAL_ADC_Start_DMA+0x114>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d40:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005d44:	e7e1      	b.n	8005d0a <HAL_ADC_Start_DMA+0x1a>
 8005d46:	4b34      	ldr	r3, [pc, #208]	; (8005e18 <HAL_ADC_Start_DMA+0x128>)
 8005d48:	e7df      	b.n	8005d0a <HAL_ADC_Start_DMA+0x1a>
      tmp_hal_status = ADC_Enable(hadc);
 8005d4a:	4620      	mov	r0, r4
 8005d4c:	f7ff ff84 	bl	8005c58 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8005d50:	2800      	cmp	r0, #0
 8005d52:	d152      	bne.n	8005dfa <HAL_ADC_Start_DMA+0x10a>
        ADC_STATE_CLR_SET(hadc->State,
 8005d54:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005d56:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005d5a:	f023 0301 	bic.w	r3, r3, #1
 8005d5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d62:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005d64:	6823      	ldr	r3, [r4, #0]
 8005d66:	4a29      	ldr	r2, [pc, #164]	; (8005e0c <HAL_ADC_Start_DMA+0x11c>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d040      	beq.n	8005dee <HAL_ADC_Start_DMA+0xfe>
 8005d6c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d039      	beq.n	8005de8 <HAL_ADC_Start_DMA+0xf8>
 8005d74:	461a      	mov	r2, r3
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d000      	beq.n	8005d7c <HAL_ADC_Start_DMA+0x8c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005d7a:	b91e      	cbnz	r6, 8005d84 <HAL_ADC_Start_DMA+0x94>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005d7c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005d7e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005d82:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005d84:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005d86:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8005d8a:	d033      	beq.n	8005df4 <HAL_ADC_Start_DMA+0x104>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005d8c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005d8e:	f023 0306 	bic.w	r3, r3, #6
 8005d92:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005d94:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005d96:	4a21      	ldr	r2, [pc, #132]	; (8005e1c <HAL_ADC_Start_DMA+0x12c>)
 8005d98:	62da      	str	r2, [r3, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005d9a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005d9c:	4a20      	ldr	r2, [pc, #128]	; (8005e20 <HAL_ADC_Start_DMA+0x130>)
 8005d9e:	631a      	str	r2, [r3, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005da0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005da2:	4a20      	ldr	r2, [pc, #128]	; (8005e24 <HAL_ADC_Start_DMA+0x134>)
 8005da4:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005da6:	6823      	ldr	r3, [r4, #0]
 8005da8:	221c      	movs	r2, #28
 8005daa:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 8005dac:	2300      	movs	r3, #0
 8005dae:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005db2:	6822      	ldr	r2, [r4, #0]
 8005db4:	6853      	ldr	r3, [r2, #4]
 8005db6:	f043 0310 	orr.w	r3, r3, #16
 8005dba:	6053      	str	r3, [r2, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005dbc:	6822      	ldr	r2, [r4, #0]
 8005dbe:	68d3      	ldr	r3, [r2, #12]
 8005dc0:	f043 0301 	orr.w	r3, r3, #1
 8005dc4:	60d3      	str	r3, [r2, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005dc6:	6821      	ldr	r1, [r4, #0]
 8005dc8:	4643      	mov	r3, r8
 8005dca:	463a      	mov	r2, r7
 8005dcc:	3140      	adds	r1, #64	; 0x40
 8005dce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005dd0:	f000 fc2a 	bl	8006628 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005dd4:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8005dd6:	6893      	ldr	r3, [r2, #8]
 8005dd8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ddc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005de0:	f043 0304 	orr.w	r3, r3, #4
 8005de4:	6093      	str	r3, [r2, #8]
}
 8005de6:	e00d      	b.n	8005e04 <HAL_ADC_Start_DMA+0x114>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005de8:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8005dec:	e7c3      	b.n	8005d76 <HAL_ADC_Start_DMA+0x86>
 8005dee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8005df2:	e7c0      	b.n	8005d76 <HAL_ADC_Start_DMA+0x86>
          ADC_CLEAR_ERRORCODE(hadc);
 8005df4:	2300      	movs	r3, #0
 8005df6:	6623      	str	r3, [r4, #96]	; 0x60
 8005df8:	e7cc      	b.n	8005d94 <HAL_ADC_Start_DMA+0xa4>
        __HAL_UNLOCK(hadc);
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 8005e00:	e000      	b.n	8005e04 <HAL_ADC_Start_DMA+0x114>
    tmp_hal_status = HAL_BUSY;
 8005e02:	2002      	movs	r0, #2
}
 8005e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 8005e08:	2002      	movs	r0, #2
 8005e0a:	e7fb      	b.n	8005e04 <HAL_ADC_Start_DMA+0x114>
 8005e0c:	50000100 	.word	0x50000100
 8005e10:	50000700 	.word	0x50000700
 8005e14:	50000600 	.word	0x50000600
 8005e18:	50000300 	.word	0x50000300
 8005e1c:	0800567d 	.word	0x0800567d
 8005e20:	08005671 	.word	0x08005671
 8005e24:	08005705 	.word	0x08005705

08005e28 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005e28:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 8005e2c:	2a01      	cmp	r2, #1
 8005e2e:	f000 80d6 	beq.w	8005fde <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
{
 8005e32:	b410      	push	{r4}
 8005e34:	b09d      	sub	sp, #116	; 0x74
 8005e36:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8005e3e:	2200      	movs	r2, #0
 8005e40:	9218      	str	r2, [sp, #96]	; 0x60
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8005e42:	9219      	str	r2, [sp, #100]	; 0x64

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005e44:	6800      	ldr	r0, [r0, #0]
 8005e46:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8005e4a:	d047      	beq.n	8005edc <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 8005e4c:	4a65      	ldr	r2, [pc, #404]	; (8005fe4 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8005e4e:	4290      	cmp	r0, r2
 8005e50:	d047      	beq.n	8005ee2 <HAL_ADCEx_MultiModeConfigChannel+0xba>
 8005e52:	2200      	movs	r2, #0
 8005e54:	9201      	str	r2, [sp, #4]

  if (tmphadcSlave.Instance == NULL)
 8005e56:	9a01      	ldr	r2, [sp, #4]
 8005e58:	2a00      	cmp	r2, #0
 8005e5a:	d046      	beq.n	8005eea <HAL_ADCEx_MultiModeConfigChannel+0xc2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005e5c:	6892      	ldr	r2, [r2, #8]
 8005e5e:	f012 0204 	ands.w	r2, r2, #4
 8005e62:	d000      	beq.n	8005e66 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005e64:	2201      	movs	r2, #1
 8005e66:	6884      	ldr	r4, [r0, #8]
 8005e68:	f014 0f04 	tst.w	r4, #4
 8005e6c:	f040 80a7 	bne.w	8005fbe <HAL_ADCEx_MultiModeConfigChannel+0x196>
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005e70:	2a00      	cmp	r2, #0
 8005e72:	f040 80a4 	bne.w	8005fbe <HAL_ADCEx_MultiModeConfigChannel+0x196>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005e76:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8005e7a:	d042      	beq.n	8005f02 <HAL_ADCEx_MultiModeConfigChannel+0xda>
 8005e7c:	4a5a      	ldr	r2, [pc, #360]	; (8005fe8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005e7e:	4290      	cmp	r0, r2
 8005e80:	d03c      	beq.n	8005efc <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 8005e82:	4a5a      	ldr	r2, [pc, #360]	; (8005fec <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005e84:	6808      	ldr	r0, [r1, #0]
 8005e86:	2800      	cmp	r0, #0
 8005e88:	d05c      	beq.n	8005f44 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005e8a:	6890      	ldr	r0, [r2, #8]
 8005e8c:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 8005e90:	684c      	ldr	r4, [r1, #4]
 8005e92:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 8005e96:	ea44 344c 	orr.w	r4, r4, ip, lsl #13
 8005e9a:	4320      	orrs	r0, r4
 8005e9c:	6090      	str	r0, [r2, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005e9e:	6818      	ldr	r0, [r3, #0]
 8005ea0:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8005ea4:	d02f      	beq.n	8005f06 <HAL_ADCEx_MultiModeConfigChannel+0xde>
 8005ea6:	4c50      	ldr	r4, [pc, #320]	; (8005fe8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005ea8:	42a0      	cmp	r0, r4
 8005eaa:	d02c      	beq.n	8005f06 <HAL_ADCEx_MultiModeConfigChannel+0xde>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005eac:	484d      	ldr	r0, [pc, #308]	; (8005fe4 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8005eae:	6884      	ldr	r4, [r0, #8]
 8005eb0:	f014 0401 	ands.w	r4, r4, #1
 8005eb4:	d000      	beq.n	8005eb8 <HAL_ADCEx_MultiModeConfigChannel+0x90>
 8005eb6:	2401      	movs	r4, #1
 8005eb8:	484d      	ldr	r0, [pc, #308]	; (8005ff0 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 8005eba:	6880      	ldr	r0, [r0, #8]
 8005ebc:	f010 0001 	ands.w	r0, r0, #1
 8005ec0:	d000      	beq.n	8005ec4 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8005ec2:	2001      	movs	r0, #1
 8005ec4:	4320      	orrs	r0, r4
 8005ec6:	4c4b      	ldr	r4, [pc, #300]	; (8005ff4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8005ec8:	68a4      	ldr	r4, [r4, #8]
 8005eca:	f014 0401 	ands.w	r4, r4, #1
 8005ece:	d000      	beq.n	8005ed2 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8005ed0:	2401      	movs	r4, #1
 8005ed2:	4320      	orrs	r0, r4
 8005ed4:	bf0c      	ite	eq
 8005ed6:	2001      	moveq	r0, #1
 8005ed8:	2000      	movne	r0, #0
 8005eda:	e025      	b.n	8005f28 <HAL_ADCEx_MultiModeConfigChannel+0x100>
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005edc:	4a42      	ldr	r2, [pc, #264]	; (8005fe8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005ede:	9201      	str	r2, [sp, #4]
 8005ee0:	e7b9      	b.n	8005e56 <HAL_ADCEx_MultiModeConfigChannel+0x2e>
 8005ee2:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8005ee6:	9201      	str	r2, [sp, #4]
 8005ee8:	e7b5      	b.n	8005e56 <HAL_ADCEx_MultiModeConfigChannel+0x2e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005eea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005eec:	f042 0220 	orr.w	r2, r2, #32
 8005ef0:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_UNLOCK(hadc);
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    return HAL_ERROR;
 8005ef8:	2001      	movs	r0, #1
 8005efa:	e068      	b.n	8005fce <HAL_ADCEx_MultiModeConfigChannel+0x1a6>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005efc:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8005f00:	e7c0      	b.n	8005e84 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8005f02:	4a3d      	ldr	r2, [pc, #244]	; (8005ff8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005f04:	e7be      	b.n	8005e84 <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 8005f06:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005f0a:	6880      	ldr	r0, [r0, #8]
 8005f0c:	f010 0001 	ands.w	r0, r0, #1
 8005f10:	d000      	beq.n	8005f14 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8005f12:	2001      	movs	r0, #1
 8005f14:	4c34      	ldr	r4, [pc, #208]	; (8005fe8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005f16:	68a4      	ldr	r4, [r4, #8]
 8005f18:	f014 0401 	ands.w	r4, r4, #1
 8005f1c:	d000      	beq.n	8005f20 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8005f1e:	2401      	movs	r4, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005f20:	4320      	orrs	r0, r4
 8005f22:	bf0c      	ite	eq
 8005f24:	2001      	moveq	r0, #1
 8005f26:	2000      	movne	r0, #0
 8005f28:	2800      	cmp	r0, #0
 8005f2a:	d054      	beq.n	8005fd6 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005f2c:	6890      	ldr	r0, [r2, #8]
 8005f2e:	f420 6071 	bic.w	r0, r0, #3856	; 0xf10
 8005f32:	f020 000f 	bic.w	r0, r0, #15
 8005f36:	680c      	ldr	r4, [r1, #0]
 8005f38:	6889      	ldr	r1, [r1, #8]
 8005f3a:	4321      	orrs	r1, r4
 8005f3c:	4308      	orrs	r0, r1
 8005f3e:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f40:	2000      	movs	r0, #0
 8005f42:	e041      	b.n	8005fc8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005f44:	6891      	ldr	r1, [r2, #8]
 8005f46:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8005f4a:	6091      	str	r1, [r2, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005f4c:	6819      	ldr	r1, [r3, #0]
 8005f4e:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8005f52:	d01a      	beq.n	8005f8a <HAL_ADCEx_MultiModeConfigChannel+0x162>
 8005f54:	4824      	ldr	r0, [pc, #144]	; (8005fe8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005f56:	4281      	cmp	r1, r0
 8005f58:	d017      	beq.n	8005f8a <HAL_ADCEx_MultiModeConfigChannel+0x162>
 8005f5a:	4922      	ldr	r1, [pc, #136]	; (8005fe4 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8005f5c:	6888      	ldr	r0, [r1, #8]
 8005f5e:	f010 0001 	ands.w	r0, r0, #1
 8005f62:	d000      	beq.n	8005f66 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8005f64:	2001      	movs	r0, #1
 8005f66:	4922      	ldr	r1, [pc, #136]	; (8005ff0 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 8005f68:	6889      	ldr	r1, [r1, #8]
 8005f6a:	f011 0101 	ands.w	r1, r1, #1
 8005f6e:	d000      	beq.n	8005f72 <HAL_ADCEx_MultiModeConfigChannel+0x14a>
 8005f70:	2101      	movs	r1, #1
 8005f72:	4301      	orrs	r1, r0
 8005f74:	481f      	ldr	r0, [pc, #124]	; (8005ff4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8005f76:	6880      	ldr	r0, [r0, #8]
 8005f78:	f010 0001 	ands.w	r0, r0, #1
 8005f7c:	d000      	beq.n	8005f80 <HAL_ADCEx_MultiModeConfigChannel+0x158>
 8005f7e:	2001      	movs	r0, #1
 8005f80:	4301      	orrs	r1, r0
 8005f82:	bf0c      	ite	eq
 8005f84:	2101      	moveq	r1, #1
 8005f86:	2100      	movne	r1, #0
 8005f88:	e010      	b.n	8005fac <HAL_ADCEx_MultiModeConfigChannel+0x184>
 8005f8a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8005f8e:	6889      	ldr	r1, [r1, #8]
 8005f90:	f011 0101 	ands.w	r1, r1, #1
 8005f94:	d000      	beq.n	8005f98 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005f96:	2101      	movs	r1, #1
 8005f98:	4813      	ldr	r0, [pc, #76]	; (8005fe8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005f9a:	6880      	ldr	r0, [r0, #8]
 8005f9c:	f010 0001 	ands.w	r0, r0, #1
 8005fa0:	d000      	beq.n	8005fa4 <HAL_ADCEx_MultiModeConfigChannel+0x17c>
 8005fa2:	2001      	movs	r0, #1
 8005fa4:	4301      	orrs	r1, r0
 8005fa6:	bf0c      	ite	eq
 8005fa8:	2101      	moveq	r1, #1
 8005faa:	2100      	movne	r1, #0
 8005fac:	b1a9      	cbz	r1, 8005fda <HAL_ADCEx_MultiModeConfigChannel+0x1b2>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005fae:	6891      	ldr	r1, [r2, #8]
 8005fb0:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 8005fb4:	f021 010f 	bic.w	r1, r1, #15
 8005fb8:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005fba:	2000      	movs	r0, #0
 8005fbc:	e004      	b.n	8005fc8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005fbe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005fc0:	f042 0220 	orr.w	r2, r2, #32
 8005fc4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005fc6:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8005fce:	b01d      	add	sp, #116	; 0x74
 8005fd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005fd4:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005fd6:	2000      	movs	r0, #0
 8005fd8:	e7f6      	b.n	8005fc8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
 8005fda:	2000      	movs	r0, #0
 8005fdc:	e7f4      	b.n	8005fc8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  __HAL_LOCK(hadc);
 8005fde:	2002      	movs	r0, #2
}
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	50000400 	.word	0x50000400
 8005fe8:	50000100 	.word	0x50000100
 8005fec:	50000700 	.word	0x50000700
 8005ff0:	50000500 	.word	0x50000500
 8005ff4:	50000600 	.word	0x50000600
 8005ff8:	50000300 	.word	0x50000300

08005ffc <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005ffc:	4a07      	ldr	r2, [pc, #28]	; (800601c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005ffe:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006000:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006004:	041b      	lsls	r3, r3, #16
 8006006:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006008:	0200      	lsls	r0, r0, #8
 800600a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800600e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8006010:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006014:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8006018:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800601a:	4770      	bx	lr
 800601c:	e000ed00 	.word	0xe000ed00

08006020 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006020:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006022:	4b19      	ldr	r3, [pc, #100]	; (8006088 <HAL_NVIC_SetPriority+0x68>)
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800602a:	f1c3 0c07 	rsb	ip, r3, #7
 800602e:	f1bc 0f04 	cmp.w	ip, #4
 8006032:	bf28      	it	cs
 8006034:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006038:	f103 0e04 	add.w	lr, r3, #4
 800603c:	f1be 0f06 	cmp.w	lr, #6
 8006040:	d918      	bls.n	8006074 <HAL_NVIC_SetPriority+0x54>
 8006042:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006044:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8006048:	fa0e fc0c 	lsl.w	ip, lr, ip
 800604c:	ea21 010c 	bic.w	r1, r1, ip
 8006050:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006052:	fa0e f303 	lsl.w	r3, lr, r3
 8006056:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800605a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800605c:	2800      	cmp	r0, #0
 800605e:	db0b      	blt.n	8006078 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006060:	0109      	lsls	r1, r1, #4
 8006062:	b2c9      	uxtb	r1, r1
 8006064:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8006068:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800606c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8006070:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006074:	2300      	movs	r3, #0
 8006076:	e7e5      	b.n	8006044 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006078:	f000 000f 	and.w	r0, r0, #15
 800607c:	0109      	lsls	r1, r1, #4
 800607e:	b2c9      	uxtb	r1, r1
 8006080:	4b02      	ldr	r3, [pc, #8]	; (800608c <HAL_NVIC_SetPriority+0x6c>)
 8006082:	5419      	strb	r1, [r3, r0]
 8006084:	e7f4      	b.n	8006070 <HAL_NVIC_SetPriority+0x50>
 8006086:	bf00      	nop
 8006088:	e000ed00 	.word	0xe000ed00
 800608c:	e000ed14 	.word	0xe000ed14

08006090 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8006090:	2800      	cmp	r0, #0
 8006092:	db07      	blt.n	80060a4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006094:	f000 021f 	and.w	r2, r0, #31
 8006098:	0940      	lsrs	r0, r0, #5
 800609a:	2301      	movs	r3, #1
 800609c:	4093      	lsls	r3, r2
 800609e:	4a02      	ldr	r2, [pc, #8]	; (80060a8 <HAL_NVIC_EnableIRQ+0x18>)
 80060a0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	e000e100 	.word	0xe000e100

080060ac <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80060ac:	3801      	subs	r0, #1
 80060ae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80060b2:	d20b      	bcs.n	80060cc <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80060b4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80060b8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80060ba:	4a05      	ldr	r2, [pc, #20]	; (80060d0 <HAL_SYSTICK_Config+0x24>)
 80060bc:	21f0      	movs	r1, #240	; 0xf0
 80060be:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80060c2:	2000      	movs	r0, #0
 80060c4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80060c6:	2207      	movs	r2, #7
 80060c8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80060ca:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80060cc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80060ce:	4770      	bx	lr
 80060d0:	e000ed00 	.word	0xe000ed00

080060d4 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80060d4:	2800      	cmp	r0, #0
 80060d6:	d038      	beq.n	800614a <HAL_CRC_Init+0x76>
{
 80060d8:	b510      	push	{r4, lr}
 80060da:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80060dc:	7f43      	ldrb	r3, [r0, #29]
 80060de:	b31b      	cbz	r3, 8006128 <HAL_CRC_Init+0x54>
    hcrc->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80060e0:	2302      	movs	r3, #2
 80060e2:	7763      	strb	r3, [r4, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80060e4:	7923      	ldrb	r3, [r4, #4]
 80060e6:	bb1b      	cbnz	r3, 8006130 <HAL_CRC_Init+0x5c>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80060e8:	6823      	ldr	r3, [r4, #0]
 80060ea:	4a19      	ldr	r2, [pc, #100]	; (8006150 <HAL_CRC_Init+0x7c>)
 80060ec:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80060ee:	6822      	ldr	r2, [r4, #0]
 80060f0:	6893      	ldr	r3, [r2, #8]
 80060f2:	f023 0318 	bic.w	r3, r3, #24
 80060f6:	6093      	str	r3, [r2, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80060f8:	7963      	ldrb	r3, [r4, #5]
 80060fa:	bb13      	cbnz	r3, 8006142 <HAL_CRC_Init+0x6e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80060fc:	6823      	ldr	r3, [r4, #0]
 80060fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006102:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8006104:	6822      	ldr	r2, [r4, #0]
 8006106:	6893      	ldr	r3, [r2, #8]
 8006108:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800610c:	6961      	ldr	r1, [r4, #20]
 800610e:	430b      	orrs	r3, r1
 8006110:	6093      	str	r3, [r2, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8006112:	6822      	ldr	r2, [r4, #0]
 8006114:	6893      	ldr	r3, [r2, #8]
 8006116:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800611a:	69a1      	ldr	r1, [r4, #24]
 800611c:	430b      	orrs	r3, r1
 800611e:	6093      	str	r3, [r2, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006120:	2301      	movs	r3, #1
 8006122:	7763      	strb	r3, [r4, #29]

  /* Return function status */
  return HAL_OK;
 8006124:	2000      	movs	r0, #0
}
 8006126:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8006128:	7703      	strb	r3, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 800612a:	f7fb fab5 	bl	8001698 <HAL_CRC_MspInit>
 800612e:	e7d7      	b.n	80060e0 <HAL_CRC_Init+0xc>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8006130:	68e2      	ldr	r2, [r4, #12]
 8006132:	68a1      	ldr	r1, [r4, #8]
 8006134:	4620      	mov	r0, r4
 8006136:	f000 f80d 	bl	8006154 <HAL_CRCEx_Polynomial_Set>
 800613a:	2800      	cmp	r0, #0
 800613c:	d0dc      	beq.n	80060f8 <HAL_CRC_Init+0x24>
      return HAL_ERROR;
 800613e:	2001      	movs	r0, #1
 8006140:	e7f1      	b.n	8006126 <HAL_CRC_Init+0x52>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8006142:	6823      	ldr	r3, [r4, #0]
 8006144:	6922      	ldr	r2, [r4, #16]
 8006146:	611a      	str	r2, [r3, #16]
 8006148:	e7dc      	b.n	8006104 <HAL_CRC_Init+0x30>
    return HAL_ERROR;
 800614a:	2001      	movs	r0, #1
}
 800614c:	4770      	bx	lr
 800614e:	bf00      	nop
 8006150:	04c11db7 	.word	0x04c11db7

08006154 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8006154:	b410      	push	{r4}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8006156:	231f      	movs	r3, #31
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8006158:	461c      	mov	r4, r3
 800615a:	3b01      	subs	r3, #1
 800615c:	b134      	cbz	r4, 800616c <HAL_CRCEx_Polynomial_Set+0x18>
 800615e:	f003 0c1f 	and.w	ip, r3, #31
 8006162:	fa21 fc0c 	lsr.w	ip, r1, ip
 8006166:	f01c 0f01 	tst.w	ip, #1
 800616a:	d0f5      	beq.n	8006158 <HAL_CRCEx_Polynomial_Set+0x4>
  {
  }

  switch (PolyLength)
 800616c:	2a18      	cmp	r2, #24
 800616e:	d822      	bhi.n	80061b6 <HAL_CRCEx_Polynomial_Set+0x62>
 8006170:	e8df f002 	tbb	[pc, r2]
 8006174:	2121210f 	.word	0x2121210f
 8006178:	21212121 	.word	0x21212121
 800617c:	2121211d 	.word	0x2121211d
 8006180:	21212121 	.word	0x21212121
 8006184:	21212119 	.word	0x21212119
 8006188:	21212121 	.word	0x21212121
 800618c:	0d          	.byte	0x0d
 800618d:	00          	.byte	0x00
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 800618e:	2b06      	cmp	r3, #6
 8006190:	d815      	bhi.n	80061be <HAL_CRCEx_Polynomial_Set+0x6a>
      break;
  }
  if (status == HAL_OK)
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8006192:	6803      	ldr	r3, [r0, #0]
 8006194:	6159      	str	r1, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8006196:	6801      	ldr	r1, [r0, #0]
 8006198:	688b      	ldr	r3, [r1, #8]
 800619a:	f023 0318 	bic.w	r3, r3, #24
 800619e:	431a      	orrs	r2, r3
 80061a0:	608a      	str	r2, [r1, #8]
 80061a2:	2000      	movs	r0, #0
 80061a4:	e008      	b.n	80061b8 <HAL_CRCEx_Polynomial_Set+0x64>
      if (msb >= HAL_CRC_LENGTH_8B)
 80061a6:	2b07      	cmp	r3, #7
 80061a8:	d9f3      	bls.n	8006192 <HAL_CRCEx_Polynomial_Set+0x3e>
        status =   HAL_ERROR;
 80061aa:	2001      	movs	r0, #1
 80061ac:	e004      	b.n	80061b8 <HAL_CRCEx_Polynomial_Set+0x64>
      if (msb >= HAL_CRC_LENGTH_16B)
 80061ae:	2b0f      	cmp	r3, #15
 80061b0:	d9ef      	bls.n	8006192 <HAL_CRCEx_Polynomial_Set+0x3e>
        status =   HAL_ERROR;
 80061b2:	2001      	movs	r0, #1
 80061b4:	e000      	b.n	80061b8 <HAL_CRCEx_Polynomial_Set+0x64>
  switch (PolyLength)
 80061b6:	2001      	movs	r0, #1
  }
  /* Return function status */
  return status;
}
 80061b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061bc:	4770      	bx	lr
        status =   HAL_ERROR;
 80061be:	2001      	movs	r0, #1
 80061c0:	e7fa      	b.n	80061b8 <HAL_CRCEx_Polynomial_Set+0x64>

080061c2 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 80061c2:	b170      	cbz	r0, 80061e2 <HAL_DAC_Init+0x20>
{
 80061c4:	b510      	push	{r4, lr}
 80061c6:	4604      	mov	r4, r0
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80061c8:	7903      	ldrb	r3, [r0, #4]
 80061ca:	b133      	cbz	r3, 80061da <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80061cc:	2302      	movs	r3, #2
 80061ce:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80061d0:	2000      	movs	r0, #0
 80061d2:	6120      	str	r0, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80061d4:	2301      	movs	r3, #1
 80061d6:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 80061d8:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80061da:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 80061dc:	f7fb face 	bl	800177c <HAL_DAC_MspInit>
 80061e0:	e7f4      	b.n	80061cc <HAL_DAC_Init+0xa>
    return HAL_ERROR;
 80061e2:	2001      	movs	r0, #1
}
 80061e4:	4770      	bx	lr
	...

080061e8 <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80061e8:	7943      	ldrb	r3, [r0, #5]
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	f000 80f4 	beq.w	80063d8 <HAL_DAC_ConfigChannel+0x1f0>
{
 80061f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061f4:	4604      	mov	r4, r0
 80061f6:	460e      	mov	r6, r1
 80061f8:	4615      	mov	r5, r2
  __HAL_LOCK(hdac);
 80061fa:	2301      	movs	r3, #1
 80061fc:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80061fe:	2302      	movs	r3, #2
 8006200:	7103      	strb	r3, [r0, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006202:	688b      	ldr	r3, [r1, #8]
 8006204:	2b04      	cmp	r3, #4
 8006206:	d017      	beq.n	8006238 <HAL_DAC_ConfigChannel+0x50>
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006208:	69f3      	ldr	r3, [r6, #28]
 800620a:	2b01      	cmp	r3, #1
 800620c:	d05e      	beq.n	80062cc <HAL_DAC_ConfigChannel+0xe4>
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800620e:	6823      	ldr	r3, [r4, #0]
 8006210:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8006212:	f005 0510 	and.w	r5, r5, #16
 8006216:	2307      	movs	r3, #7
 8006218:	40ab      	lsls	r3, r5
 800621a:	ea27 0703 	bic.w	r7, r7, r3
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800621e:	69b3      	ldr	r3, [r6, #24]
 8006220:	2b01      	cmp	r3, #1
 8006222:	d060      	beq.n	80062e6 <HAL_DAC_ConfigChannel+0xfe>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006224:	2b02      	cmp	r3, #2
 8006226:	f000 80bd 	beq.w	80063a4 <HAL_DAC_ConfigChannel+0x1bc>
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800622a:	6973      	ldr	r3, [r6, #20]
 800622c:	2b00      	cmp	r3, #0
 800622e:	f040 80bc 	bne.w	80063aa <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8006232:	f04f 0801 	mov.w	r8, #1
 8006236:	e058      	b.n	80062ea <HAL_DAC_ConfigChannel+0x102>
    tickstart = HAL_GetTick();
 8006238:	f7ff f8aa 	bl	8005390 <HAL_GetTick>
 800623c:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 800623e:	b17d      	cbz	r5, 8006260 <HAL_DAC_ConfigChannel+0x78>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8006240:	6823      	ldr	r3, [r4, #0]
 8006242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006244:	2b00      	cmp	r3, #0
 8006246:	da3a      	bge.n	80062be <HAL_DAC_ConfigChannel+0xd6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006248:	f7ff f8a2 	bl	8005390 <HAL_GetTick>
 800624c:	1bc0      	subs	r0, r0, r7
 800624e:	2801      	cmp	r0, #1
 8006250:	d9f6      	bls.n	8006240 <HAL_DAC_ConfigChannel+0x58>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006252:	6923      	ldr	r3, [r4, #16]
 8006254:	f043 0308 	orr.w	r3, r3, #8
 8006258:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800625a:	2003      	movs	r0, #3
 800625c:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 800625e:	e09f      	b.n	80063a0 <HAL_DAC_ConfigChannel+0x1b8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006260:	6823      	ldr	r3, [r4, #0]
 8006262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006264:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8006268:	d00b      	beq.n	8006282 <HAL_DAC_ConfigChannel+0x9a>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800626a:	f7ff f891 	bl	8005390 <HAL_GetTick>
 800626e:	1bc0      	subs	r0, r0, r7
 8006270:	2801      	cmp	r0, #1
 8006272:	d9f5      	bls.n	8006260 <HAL_DAC_ConfigChannel+0x78>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006274:	6923      	ldr	r3, [r4, #16]
 8006276:	f043 0308 	orr.w	r3, r3, #8
 800627a:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800627c:	2003      	movs	r0, #3
 800627e:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 8006280:	e08e      	b.n	80063a0 <HAL_DAC_ConfigChannel+0x1b8>
      HAL_Delay(1);
 8006282:	2001      	movs	r0, #1
 8006284:	f7ff f88a 	bl	800539c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006288:	6823      	ldr	r3, [r4, #0]
 800628a:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800628c:	641a      	str	r2, [r3, #64]	; 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800628e:	6820      	ldr	r0, [r4, #0]
 8006290:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8006292:	f005 0110 	and.w	r1, r5, #16
 8006296:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800629a:	408b      	lsls	r3, r1
 800629c:	ea22 0203 	bic.w	r2, r2, r3
 80062a0:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80062a2:	408b      	lsls	r3, r1
 80062a4:	431a      	orrs	r2, r3
 80062a6:	6482      	str	r2, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80062a8:	6820      	ldr	r0, [r4, #0]
 80062aa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80062ac:	22ff      	movs	r2, #255	; 0xff
 80062ae:	408a      	lsls	r2, r1
 80062b0:	ea23 0302 	bic.w	r3, r3, r2
 80062b4:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 80062b6:	408a      	lsls	r2, r1
 80062b8:	4313      	orrs	r3, r2
 80062ba:	64c3      	str	r3, [r0, #76]	; 0x4c
 80062bc:	e7a4      	b.n	8006208 <HAL_DAC_ConfigChannel+0x20>
      HAL_Delay(1U);
 80062be:	2001      	movs	r0, #1
 80062c0:	f7ff f86c 	bl	800539c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80062c4:	6823      	ldr	r3, [r4, #0]
 80062c6:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80062c8:	645a      	str	r2, [r3, #68]	; 0x44
 80062ca:	e7e0      	b.n	800628e <HAL_DAC_ConfigChannel+0xa6>
    tmpreg1 = hdac->Instance->CCR;
 80062cc:	6821      	ldr	r1, [r4, #0]
 80062ce:	6b8a      	ldr	r2, [r1, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80062d0:	f005 0010 	and.w	r0, r5, #16
 80062d4:	231f      	movs	r3, #31
 80062d6:	4083      	lsls	r3, r0
 80062d8:	ea22 0203 	bic.w	r2, r2, r3
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80062dc:	6a33      	ldr	r3, [r6, #32]
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80062de:	4083      	lsls	r3, r0
 80062e0:	4313      	orrs	r3, r2
    hdac->Instance->CCR = tmpreg1;
 80062e2:	638b      	str	r3, [r1, #56]	; 0x38
 80062e4:	e793      	b.n	800620e <HAL_DAC_ConfigChannel+0x26>
    connectOnChip = 0x00000000UL;
 80062e6:	f04f 0800 	mov.w	r8, #0
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80062ea:	68b3      	ldr	r3, [r6, #8]
 80062ec:	6972      	ldr	r2, [r6, #20]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	ea43 0308 	orr.w	r3, r3, r8
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80062f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80062f8:	40aa      	lsls	r2, r5
 80062fa:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80062fe:	7932      	ldrb	r2, [r6, #4]
 8006300:	2a01      	cmp	r2, #1
 8006302:	d055      	beq.n	80063b0 <HAL_DAC_ConfigChannel+0x1c8>
 8006304:	f04f 0800 	mov.w	r8, #0
 8006308:	ea48 0303 	orr.w	r3, r8, r3
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800630c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006310:	40aa      	lsls	r2, r5
 8006312:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006316:	7972      	ldrb	r2, [r6, #5]
 8006318:	2a01      	cmp	r2, #1
 800631a:	d04c      	beq.n	80063b6 <HAL_DAC_ConfigChannel+0x1ce>
 800631c:	f04f 0800 	mov.w	r8, #0
 8006320:	ea48 0803 	orr.w	r8, r8, r3
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8006324:	f427 4740 	bic.w	r7, r7, #49152	; 0xc000
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006328:	6833      	ldr	r3, [r6, #0]
 800632a:	2b02      	cmp	r3, #2
 800632c:	d046      	beq.n	80063bc <HAL_DAC_ConfigChannel+0x1d4>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800632e:	431f      	orrs	r7, r3
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006330:	fa08 f805 	lsl.w	r8, r8, r5
 8006334:	ea48 0707 	orr.w	r7, r8, r7
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8006338:	6823      	ldr	r3, [r4, #0]
 800633a:	63df      	str	r7, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800633c:	6821      	ldr	r1, [r4, #0]
 800633e:	680b      	ldr	r3, [r1, #0]
 8006340:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006344:	40aa      	lsls	r2, r5
 8006346:	ea23 0302 	bic.w	r3, r3, r2
 800634a:	600b      	str	r3, [r1, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800634c:	6821      	ldr	r1, [r4, #0]
 800634e:	680b      	ldr	r3, [r1, #0]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006350:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006354:	40aa      	lsls	r2, r5
 8006356:	ea23 0202 	bic.w	r2, r3, r2
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800635a:	68f3      	ldr	r3, [r6, #12]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800635c:	40ab      	lsls	r3, r5
 800635e:	4313      	orrs	r3, r2
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006360:	600b      	str	r3, [r1, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006362:	6821      	ldr	r1, [r4, #0]
 8006364:	680b      	ldr	r3, [r1, #0]
 8006366:	22c0      	movs	r2, #192	; 0xc0
 8006368:	40aa      	lsls	r2, r5
 800636a:	ea23 0302 	bic.w	r3, r3, r2
 800636e:	600b      	str	r3, [r1, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006370:	68f2      	ldr	r2, [r6, #12]
 8006372:	f3c2 0383 	ubfx	r3, r2, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006376:	6932      	ldr	r2, [r6, #16]
 8006378:	0892      	lsrs	r2, r2, #2
 800637a:	0212      	lsls	r2, r2, #8
 800637c:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8006380:	431a      	orrs	r2, r3
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8006382:	6820      	ldr	r0, [r4, #0]
 8006384:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8006386:	f640 710f 	movw	r1, #3855	; 0xf0f
 800638a:	40a9      	lsls	r1, r5
 800638c:	ea23 0301 	bic.w	r3, r3, r1
 8006390:	fa02 f505 	lsl.w	r5, r2, r5
 8006394:	431d      	orrs	r5, r3
 8006396:	6605      	str	r5, [r0, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006398:	2301      	movs	r3, #1
 800639a:	7123      	strb	r3, [r4, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800639c:	2000      	movs	r0, #0
 800639e:	7160      	strb	r0, [r4, #5]

  /* Return function status */
  return HAL_OK;
}
 80063a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = DAC_MCR_MODE1_0;
 80063a4:	f04f 0801 	mov.w	r8, #1
 80063a8:	e79f      	b.n	80062ea <HAL_DAC_ConfigChannel+0x102>
      connectOnChip = 0x00000000UL;
 80063aa:	f04f 0800 	mov.w	r8, #0
 80063ae:	e79c      	b.n	80062ea <HAL_DAC_ConfigChannel+0x102>
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80063b0:	f44f 7880 	mov.w	r8, #256	; 0x100
 80063b4:	e7a8      	b.n	8006308 <HAL_DAC_ConfigChannel+0x120>
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80063b6:	f44f 7800 	mov.w	r8, #512	; 0x200
 80063ba:	e7b1      	b.n	8006320 <HAL_DAC_ConfigChannel+0x138>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80063bc:	f002 fd3a 	bl	8008e34 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80063c0:	4b06      	ldr	r3, [pc, #24]	; (80063dc <HAL_DAC_ConfigChannel+0x1f4>)
 80063c2:	4298      	cmp	r0, r3
 80063c4:	d902      	bls.n	80063cc <HAL_DAC_ConfigChannel+0x1e4>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80063c6:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000
 80063ca:	e7b1      	b.n	8006330 <HAL_DAC_ConfigChannel+0x148>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80063cc:	4b04      	ldr	r3, [pc, #16]	; (80063e0 <HAL_DAC_ConfigChannel+0x1f8>)
 80063ce:	4298      	cmp	r0, r3
 80063d0:	d9ae      	bls.n	8006330 <HAL_DAC_ConfigChannel+0x148>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80063d2:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80063d6:	e7ab      	b.n	8006330 <HAL_DAC_ConfigChannel+0x148>
  __HAL_LOCK(hdac);
 80063d8:	2002      	movs	r0, #2
}
 80063da:	4770      	bx	lr
 80063dc:	09896800 	.word	0x09896800
 80063e0:	04c4b400 	.word	0x04c4b400

080063e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80063e4:	b430      	push	{r4, r5}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80063e6:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 80063e8:	6d05      	ldr	r5, [r0, #80]	; 0x50
 80063ea:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80063ec:	6d44      	ldr	r4, [r0, #84]	; 0x54
 80063ee:	b114      	cbz	r4, 80063f6 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80063f0:	6d84      	ldr	r4, [r0, #88]	; 0x58
 80063f2:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 80063f4:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80063f6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80063f8:	f004 0c1f 	and.w	ip, r4, #31
 80063fc:	2401      	movs	r4, #1
 80063fe:	fa04 f40c 	lsl.w	r4, r4, ip
 8006402:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8006404:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006406:	6804      	ldr	r4, [r0, #0]
 8006408:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800640a:	6883      	ldr	r3, [r0, #8]
 800640c:	2b10      	cmp	r3, #16
 800640e:	d005      	beq.n	800641c <DMA_SetConfig+0x38>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8006410:	6803      	ldr	r3, [r0, #0]
 8006412:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8006414:	6803      	ldr	r3, [r0, #0]
 8006416:	60da      	str	r2, [r3, #12]
  }
}
 8006418:	bc30      	pop	{r4, r5}
 800641a:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 800641c:	6803      	ldr	r3, [r0, #0]
 800641e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8006420:	6803      	ldr	r3, [r0, #0]
 8006422:	60d9      	str	r1, [r3, #12]
 8006424:	e7f8      	b.n	8006418 <DMA_SetConfig+0x34>
	...

08006428 <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006428:	6803      	ldr	r3, [r0, #0]
 800642a:	4a0c      	ldr	r2, [pc, #48]	; (800645c <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d813      	bhi.n	8006458 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006430:	490b      	ldr	r1, [pc, #44]	; (8006460 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006432:	b2db      	uxtb	r3, r3
 8006434:	3b08      	subs	r3, #8
 8006436:	4a0b      	ldr	r2, [pc, #44]	; (8006464 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 8006438:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800643c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800643e:	f022 0203 	bic.w	r2, r2, #3
 8006442:	440a      	add	r2, r1
 8006444:	6482      	str	r2, [r0, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006446:	4a08      	ldr	r2, [pc, #32]	; (8006468 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 8006448:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800644a:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800644e:	2201      	movs	r2, #1
 8006450:	fa02 f303 	lsl.w	r3, r2, r3
 8006454:	6503      	str	r3, [r0, #80]	; 0x50
}
 8006456:	4770      	bx	lr
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8006458:	4904      	ldr	r1, [pc, #16]	; (800646c <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 800645a:	e7ea      	b.n	8006432 <DMA_CalcDMAMUXChannelBaseAndMask+0xa>
 800645c:	40020407 	.word	0x40020407
 8006460:	40020800 	.word	0x40020800
 8006464:	cccccccd 	.word	0xcccccccd
 8006468:	40020880 	.word	0x40020880
 800646c:	40020820 	.word	0x40020820

08006470 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006470:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006472:	4a07      	ldr	r2, [pc, #28]	; (8006490 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8006474:	441a      	add	r2, r3
 8006476:	0092      	lsls	r2, r2, #2
 8006478:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800647a:	4a06      	ldr	r2, [pc, #24]	; (8006494 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 800647c:	6582      	str	r2, [r0, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800647e:	3b01      	subs	r3, #1
 8006480:	f003 031f 	and.w	r3, r3, #31
 8006484:	2201      	movs	r2, #1
 8006486:	fa02 f303 	lsl.w	r3, r2, r3
 800648a:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 800648c:	4770      	bx	lr
 800648e:	bf00      	nop
 8006490:	1000823f 	.word	0x1000823f
 8006494:	40020940 	.word	0x40020940

08006498 <HAL_DMA_Init>:
  if (hdma == NULL)
 8006498:	2800      	cmp	r0, #0
 800649a:	d05b      	beq.n	8006554 <HAL_DMA_Init+0xbc>
{
 800649c:	b510      	push	{r4, lr}
 800649e:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80064a0:	6801      	ldr	r1, [r0, #0]
 80064a2:	4b2d      	ldr	r3, [pc, #180]	; (8006558 <HAL_DMA_Init+0xc0>)
 80064a4:	4299      	cmp	r1, r3
 80064a6:	d83d      	bhi.n	8006524 <HAL_DMA_Init+0x8c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80064a8:	4b2c      	ldr	r3, [pc, #176]	; (800655c <HAL_DMA_Init+0xc4>)
 80064aa:	440b      	add	r3, r1
 80064ac:	4a2c      	ldr	r2, [pc, #176]	; (8006560 <HAL_DMA_Init+0xc8>)
 80064ae:	fba2 2303 	umull	r2, r3, r2, r3
 80064b2:	091b      	lsrs	r3, r3, #4
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80064b8:	4b2a      	ldr	r3, [pc, #168]	; (8006564 <HAL_DMA_Init+0xcc>)
 80064ba:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80064bc:	2302      	movs	r3, #2
 80064be:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 80064c2:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80064c4:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 80064c8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 80064cc:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064ce:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 80064d0:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064d2:	6920      	ldr	r0, [r4, #16]
 80064d4:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064d6:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064d8:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064da:	69a0      	ldr	r0, [r4, #24]
 80064dc:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80064de:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064e0:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80064e2:	6a20      	ldr	r0, [r4, #32]
 80064e4:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 80064e6:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 80064e8:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80064ea:	4620      	mov	r0, r4
 80064ec:	f7ff ff9c 	bl	8006428 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80064f0:	68a3      	ldr	r3, [r4, #8]
 80064f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80064f6:	d020      	beq.n	800653a <HAL_DMA_Init+0xa2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80064f8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80064fa:	7922      	ldrb	r2, [r4, #4]
 80064fc:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80064fe:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006500:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8006502:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006504:	6863      	ldr	r3, [r4, #4]
 8006506:	3b01      	subs	r3, #1
 8006508:	2b03      	cmp	r3, #3
 800650a:	d919      	bls.n	8006540 <HAL_DMA_Init+0xa8>
    hdma->DMAmuxRequestGen = 0U;
 800650c:	2300      	movs	r3, #0
 800650e:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006510:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006512:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006514:	2000      	movs	r0, #0
 8006516:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8006518:	2301      	movs	r3, #1
 800651a:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 800651e:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8006522:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006524:	4b10      	ldr	r3, [pc, #64]	; (8006568 <HAL_DMA_Init+0xd0>)
 8006526:	440b      	add	r3, r1
 8006528:	4a0d      	ldr	r2, [pc, #52]	; (8006560 <HAL_DMA_Init+0xc8>)
 800652a:	fba2 2303 	umull	r2, r3, r2, r3
 800652e:	091b      	lsrs	r3, r3, #4
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006534:	4b0d      	ldr	r3, [pc, #52]	; (800656c <HAL_DMA_Init+0xd4>)
 8006536:	6403      	str	r3, [r0, #64]	; 0x40
 8006538:	e7c0      	b.n	80064bc <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800653a:	2300      	movs	r3, #0
 800653c:	6063      	str	r3, [r4, #4]
 800653e:	e7db      	b.n	80064f8 <HAL_DMA_Init+0x60>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006540:	4620      	mov	r0, r4
 8006542:	f7ff ff95 	bl	8006470 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006546:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006548:	2200      	movs	r2, #0
 800654a:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800654c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800654e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8006550:	605a      	str	r2, [r3, #4]
 8006552:	e7df      	b.n	8006514 <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 8006554:	2001      	movs	r0, #1
}
 8006556:	4770      	bx	lr
 8006558:	40020407 	.word	0x40020407
 800655c:	bffdfff8 	.word	0xbffdfff8
 8006560:	cccccccd 	.word	0xcccccccd
 8006564:	40020000 	.word	0x40020000
 8006568:	bffdfbf8 	.word	0xbffdfbf8
 800656c:	40020400 	.word	0x40020400

08006570 <HAL_DMA_DeInit>:
  if (NULL == hdma)
 8006570:	2800      	cmp	r0, #0
 8006572:	d04b      	beq.n	800660c <HAL_DMA_DeInit+0x9c>
{
 8006574:	b538      	push	{r3, r4, r5, lr}
 8006576:	4604      	mov	r4, r0
  __HAL_DMA_DISABLE(hdma);
 8006578:	6802      	ldr	r2, [r0, #0]
 800657a:	6813      	ldr	r3, [r2, #0]
 800657c:	f023 0301 	bic.w	r3, r3, #1
 8006580:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006582:	6802      	ldr	r2, [r0, #0]
 8006584:	4b22      	ldr	r3, [pc, #136]	; (8006610 <HAL_DMA_DeInit+0xa0>)
 8006586:	429a      	cmp	r2, r3
 8006588:	d82c      	bhi.n	80065e4 <HAL_DMA_DeInit+0x74>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800658a:	4b22      	ldr	r3, [pc, #136]	; (8006614 <HAL_DMA_DeInit+0xa4>)
 800658c:	4413      	add	r3, r2
 800658e:	4922      	ldr	r1, [pc, #136]	; (8006618 <HAL_DMA_DeInit+0xa8>)
 8006590:	fba1 1303 	umull	r1, r3, r1, r3
 8006594:	091b      	lsrs	r3, r3, #4
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800659a:	4b20      	ldr	r3, [pc, #128]	; (800661c <HAL_DMA_DeInit+0xac>)
 800659c:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->Instance->CCR  = 0;
 800659e:	2500      	movs	r5, #0
 80065a0:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80065a2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80065a4:	f003 021f 	and.w	r2, r3, #31
 80065a8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80065aa:	2301      	movs	r3, #1
 80065ac:	4093      	lsls	r3, r2
 80065ae:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80065b0:	4620      	mov	r0, r4
 80065b2:	f7ff ff39 	bl	8006428 <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0;
 80065b6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80065b8:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80065ba:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80065bc:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80065be:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80065c0:	6863      	ldr	r3, [r4, #4]
 80065c2:	3b01      	subs	r3, #1
 80065c4:	2b03      	cmp	r3, #3
 80065c6:	d918      	bls.n	80065fa <HAL_DMA_DeInit+0x8a>
  hdma->DMAmuxRequestGen = 0U;
 80065c8:	2000      	movs	r0, #0
 80065ca:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80065cc:	65a0      	str	r0, [r4, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80065ce:	65e0      	str	r0, [r4, #92]	; 0x5c
  hdma->XferCpltCallback = NULL;
 80065d0:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80065d2:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80065d4:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80065d6:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065d8:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_RESET;
 80065da:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 80065de:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 80065e2:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80065e4:	4b0e      	ldr	r3, [pc, #56]	; (8006620 <HAL_DMA_DeInit+0xb0>)
 80065e6:	4413      	add	r3, r2
 80065e8:	490b      	ldr	r1, [pc, #44]	; (8006618 <HAL_DMA_DeInit+0xa8>)
 80065ea:	fba1 1303 	umull	r1, r3, r1, r3
 80065ee:	091b      	lsrs	r3, r3, #4
 80065f0:	009b      	lsls	r3, r3, #2
 80065f2:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80065f4:	4b0b      	ldr	r3, [pc, #44]	; (8006624 <HAL_DMA_DeInit+0xb4>)
 80065f6:	6403      	str	r3, [r0, #64]	; 0x40
 80065f8:	e7d1      	b.n	800659e <HAL_DMA_DeInit+0x2e>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80065fa:	4620      	mov	r0, r4
 80065fc:	f7ff ff38 	bl	8006470 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006600:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006602:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006604:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006606:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8006608:	605a      	str	r2, [r3, #4]
 800660a:	e7dd      	b.n	80065c8 <HAL_DMA_DeInit+0x58>
    return HAL_ERROR;
 800660c:	2001      	movs	r0, #1
}
 800660e:	4770      	bx	lr
 8006610:	40020407 	.word	0x40020407
 8006614:	bffdfff8 	.word	0xbffdfff8
 8006618:	cccccccd 	.word	0xcccccccd
 800661c:	40020000 	.word	0x40020000
 8006620:	bffdfbf8 	.word	0xbffdfbf8
 8006624:	40020400 	.word	0x40020400

08006628 <HAL_DMA_Start_IT>:
{
 8006628:	b538      	push	{r3, r4, r5, lr}
 800662a:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 800662c:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 8006630:	2801      	cmp	r0, #1
 8006632:	d041      	beq.n	80066b8 <HAL_DMA_Start_IT+0x90>
 8006634:	2001      	movs	r0, #1
 8006636:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 800663a:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 800663e:	b2c0      	uxtb	r0, r0
 8006640:	2801      	cmp	r0, #1
 8006642:	d004      	beq.n	800664e <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 8006644:	2300      	movs	r3, #0
 8006646:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_BUSY;
 800664a:	2002      	movs	r0, #2
}
 800664c:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800664e:	2002      	movs	r0, #2
 8006650:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006654:	2000      	movs	r0, #0
 8006656:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8006658:	6825      	ldr	r5, [r4, #0]
 800665a:	6828      	ldr	r0, [r5, #0]
 800665c:	f020 0001 	bic.w	r0, r0, #1
 8006660:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006662:	4620      	mov	r0, r4
 8006664:	f7ff febe 	bl	80063e4 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8006668:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800666a:	b1d3      	cbz	r3, 80066a2 <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800666c:	6822      	ldr	r2, [r4, #0]
 800666e:	6813      	ldr	r3, [r2, #0]
 8006670:	f043 030e 	orr.w	r3, r3, #14
 8006674:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006676:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 800667e:	d003      	beq.n	8006688 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006686:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8006688:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800668a:	b11b      	cbz	r3, 8006694 <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006692:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8006694:	6822      	ldr	r2, [r4, #0]
 8006696:	6813      	ldr	r3, [r2, #0]
 8006698:	f043 0301 	orr.w	r3, r3, #1
 800669c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800669e:	2000      	movs	r0, #0
 80066a0:	e7d4      	b.n	800664c <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80066a2:	6822      	ldr	r2, [r4, #0]
 80066a4:	6813      	ldr	r3, [r2, #0]
 80066a6:	f023 0304 	bic.w	r3, r3, #4
 80066aa:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80066ac:	6822      	ldr	r2, [r4, #0]
 80066ae:	6813      	ldr	r3, [r2, #0]
 80066b0:	f043 030a 	orr.w	r3, r3, #10
 80066b4:	6013      	str	r3, [r2, #0]
 80066b6:	e7de      	b.n	8006676 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 80066b8:	2002      	movs	r0, #2
 80066ba:	e7c7      	b.n	800664c <HAL_DMA_Start_IT+0x24>

080066bc <HAL_DMA_Abort_IT>:
{
 80066bc:	b508      	push	{r3, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 80066be:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d009      	beq.n	80066dc <HAL_DMA_Abort_IT+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80066c8:	2304      	movs	r3, #4
 80066ca:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80066cc:	2301      	movs	r3, #1
 80066ce:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80066d2:	2200      	movs	r2, #0
 80066d4:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    status = HAL_ERROR;
 80066d8:	4618      	mov	r0, r3
}
 80066da:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80066dc:	6802      	ldr	r2, [r0, #0]
 80066de:	6813      	ldr	r3, [r2, #0]
 80066e0:	f023 030e 	bic.w	r3, r3, #14
 80066e4:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80066e6:	6802      	ldr	r2, [r0, #0]
 80066e8:	6813      	ldr	r3, [r2, #0]
 80066ea:	f023 0301 	bic.w	r3, r3, #1
 80066ee:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80066f0:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80066f2:	6813      	ldr	r3, [r2, #0]
 80066f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066f8:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80066fa:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80066fc:	f003 021f 	and.w	r2, r3, #31
 8006700:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8006702:	2301      	movs	r3, #1
 8006704:	4093      	lsls	r3, r2
 8006706:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006708:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800670a:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800670c:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 800670e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8006710:	b133      	cbz	r3, 8006720 <HAL_DMA_Abort_IT+0x64>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006718:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800671a:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800671c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800671e:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8006720:	2301      	movs	r3, #1
 8006722:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8006726:	2300      	movs	r3, #0
 8006728:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 800672c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800672e:	b113      	cbz	r3, 8006736 <HAL_DMA_Abort_IT+0x7a>
      hdma->XferAbortCallback(hdma);
 8006730:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8006732:	2000      	movs	r0, #0
 8006734:	e7d1      	b.n	80066da <HAL_DMA_Abort_IT+0x1e>
 8006736:	2000      	movs	r0, #0
 8006738:	e7cf      	b.n	80066da <HAL_DMA_Abort_IT+0x1e>

0800673a <HAL_DMA_IRQHandler>:
{
 800673a:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800673c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800673e:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8006740:	6804      	ldr	r4, [r0, #0]
 8006742:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006744:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006746:	f003 031f 	and.w	r3, r3, #31
 800674a:	2204      	movs	r2, #4
 800674c:	409a      	lsls	r2, r3
 800674e:	420a      	tst	r2, r1
 8006750:	d015      	beq.n	800677e <HAL_DMA_IRQHandler+0x44>
 8006752:	f015 0f04 	tst.w	r5, #4
 8006756:	d012      	beq.n	800677e <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006758:	6823      	ldr	r3, [r4, #0]
 800675a:	f013 0f20 	tst.w	r3, #32
 800675e:	d103      	bne.n	8006768 <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	f023 0304 	bic.w	r3, r3, #4
 8006766:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006768:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800676a:	f003 021f 	and.w	r2, r3, #31
 800676e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8006770:	2304      	movs	r3, #4
 8006772:	4093      	lsls	r3, r2
 8006774:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8006776:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8006778:	b103      	cbz	r3, 800677c <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 800677a:	4798      	blx	r3
}
 800677c:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800677e:	2202      	movs	r2, #2
 8006780:	409a      	lsls	r2, r3
 8006782:	420a      	tst	r2, r1
 8006784:	d01c      	beq.n	80067c0 <HAL_DMA_IRQHandler+0x86>
           && (0U != (source_it & DMA_IT_TC)))
 8006786:	f015 0f02 	tst.w	r5, #2
 800678a:	d019      	beq.n	80067c0 <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	f013 0f20 	tst.w	r3, #32
 8006792:	d106      	bne.n	80067a2 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006794:	6823      	ldr	r3, [r4, #0]
 8006796:	f023 030a 	bic.w	r3, r3, #10
 800679a:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800679c:	2301      	movs	r3, #1
 800679e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80067a2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80067a4:	f003 021f 	and.w	r2, r3, #31
 80067a8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80067aa:	2302      	movs	r3, #2
 80067ac:	4093      	lsls	r3, r2
 80067ae:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 80067b0:	2300      	movs	r3, #0
 80067b2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 80067b6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d0df      	beq.n	800677c <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 80067bc:	4798      	blx	r3
 80067be:	e7dd      	b.n	800677c <HAL_DMA_IRQHandler+0x42>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80067c0:	2208      	movs	r2, #8
 80067c2:	fa02 f303 	lsl.w	r3, r2, r3
 80067c6:	420b      	tst	r3, r1
 80067c8:	d0d8      	beq.n	800677c <HAL_DMA_IRQHandler+0x42>
           && (0U != (source_it & DMA_IT_TE)))
 80067ca:	f015 0f08 	tst.w	r5, #8
 80067ce:	d0d5      	beq.n	800677c <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80067d0:	6823      	ldr	r3, [r4, #0]
 80067d2:	f023 030e 	bic.w	r3, r3, #14
 80067d6:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80067d8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80067da:	f003 031f 	and.w	r3, r3, #31
 80067de:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80067e0:	2201      	movs	r2, #1
 80067e2:	fa02 f303 	lsl.w	r3, r2, r3
 80067e6:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80067e8:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80067ea:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80067ee:	2300      	movs	r3, #0
 80067f0:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 80067f4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d0c0      	beq.n	800677c <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 80067fa:	4798      	blx	r3
  return;
 80067fc:	e7be      	b.n	800677c <HAL_DMA_IRQHandler+0x42>

080067fe <HAL_DMA_GetState>:
  return hdma->State;
 80067fe:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
}
 8006802:	4770      	bx	lr

08006804 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006804:	b410      	push	{r4}
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8006806:	6802      	ldr	r2, [r0, #0]
 8006808:	4b1d      	ldr	r3, [pc, #116]	; (8006880 <FDCAN_CalcultateRamBlockAddresses+0x7c>)
 800680a:	429a      	cmp	r2, r3
 800680c:	d028      	beq.n	8006860 <FDCAN_CalcultateRamBlockAddresses+0x5c>
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800680e:	491d      	ldr	r1, [pc, #116]	; (8006884 <FDCAN_CalcultateRamBlockAddresses+0x80>)
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8006810:	4b1d      	ldr	r3, [pc, #116]	; (8006888 <FDCAN_CalcultateRamBlockAddresses+0x84>)
 8006812:	429a      	cmp	r2, r3
 8006814:	d026      	beq.n	8006864 <FDCAN_CalcultateRamBlockAddresses+0x60>
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006816:	6401      	str	r1, [r0, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006818:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800681c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006820:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8006822:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006826:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800682a:	f101 0370 	add.w	r3, r1, #112	; 0x70
 800682e:	6443      	str	r3, [r0, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8006830:	6802      	ldr	r2, [r0, #0]
 8006832:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8006836:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800683a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800683c:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 8006840:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006844:	f101 03b0 	add.w	r3, r1, #176	; 0xb0
 8006848:	6483      	str	r3, [r0, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800684a:	f501 73c4 	add.w	r3, r1, #392	; 0x188
 800684e:	64c3      	str	r3, [r0, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8006850:	f501 7318 	add.w	r3, r1, #608	; 0x260
 8006854:	6503      	str	r3, [r0, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006856:	f501 731e 	add.w	r3, r1, #632	; 0x278
 800685a:	6543      	str	r3, [r0, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800685c:	460b      	mov	r3, r1
 800685e:	e007      	b.n	8006870 <FDCAN_CalcultateRamBlockAddresses+0x6c>
    SramCanInstanceBase += SRAMCAN_SIZE;
 8006860:	490a      	ldr	r1, [pc, #40]	; (800688c <FDCAN_CalcultateRamBlockAddresses+0x88>)
 8006862:	e7d5      	b.n	8006810 <FDCAN_CalcultateRamBlockAddresses+0xc>
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8006864:	f501 61d4 	add.w	r1, r1, #1696	; 0x6a0
 8006868:	e7d5      	b.n	8006816 <FDCAN_CalcultateRamBlockAddresses+0x12>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800686a:	2200      	movs	r2, #0
 800686c:	f843 2b04 	str.w	r2, [r3], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006870:	f501 7254 	add.w	r2, r1, #848	; 0x350
 8006874:	429a      	cmp	r2, r3
 8006876:	d8f8      	bhi.n	800686a <FDCAN_CalcultateRamBlockAddresses+0x66>
  }
}
 8006878:	f85d 4b04 	ldr.w	r4, [sp], #4
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop
 8006880:	40006800 	.word	0x40006800
 8006884:	4000a400 	.word	0x4000a400
 8006888:	40006c00 	.word	0x40006c00
 800688c:	4000a750 	.word	0x4000a750

08006890 <HAL_FDCAN_Init>:
  if (hfdcan == NULL)
 8006890:	2800      	cmp	r0, #0
 8006892:	f000 80e3 	beq.w	8006a5c <HAL_FDCAN_Init+0x1cc>
{
 8006896:	b538      	push	{r3, r4, r5, lr}
 8006898:	4604      	mov	r4, r0
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800689a:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 800689e:	b1d3      	cbz	r3, 80068d6 <HAL_FDCAN_Init+0x46>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80068a0:	6822      	ldr	r2, [r4, #0]
 80068a2:	6993      	ldr	r3, [r2, #24]
 80068a4:	f023 0310 	bic.w	r3, r3, #16
 80068a8:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 80068aa:	f7fe fd71 	bl	8005390 <HAL_GetTick>
 80068ae:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80068b0:	6823      	ldr	r3, [r4, #0]
 80068b2:	699a      	ldr	r2, [r3, #24]
 80068b4:	f012 0f08 	tst.w	r2, #8
 80068b8:	d012      	beq.n	80068e0 <HAL_FDCAN_Init+0x50>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80068ba:	f7fe fd69 	bl	8005390 <HAL_GetTick>
 80068be:	1b40      	subs	r0, r0, r5
 80068c0:	280a      	cmp	r0, #10
 80068c2:	d9f5      	bls.n	80068b0 <HAL_FDCAN_Init+0x20>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80068c4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80068c6:	f043 0301 	orr.w	r3, r3, #1
 80068ca:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80068cc:	2303      	movs	r3, #3
 80068ce:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 80068d2:	2001      	movs	r0, #1
}
 80068d4:	bd38      	pop	{r3, r4, r5, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 80068d6:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 80068da:	f7fb f831 	bl	8001940 <HAL_FDCAN_MspInit>
 80068de:	e7df      	b.n	80068a0 <HAL_FDCAN_Init+0x10>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80068e0:	699a      	ldr	r2, [r3, #24]
 80068e2:	f042 0201 	orr.w	r2, r2, #1
 80068e6:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 80068e8:	f7fe fd52 	bl	8005390 <HAL_GetTick>
 80068ec:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80068ee:	6823      	ldr	r3, [r4, #0]
 80068f0:	699a      	ldr	r2, [r3, #24]
 80068f2:	f012 0f01 	tst.w	r2, #1
 80068f6:	d10d      	bne.n	8006914 <HAL_FDCAN_Init+0x84>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80068f8:	f7fe fd4a 	bl	8005390 <HAL_GetTick>
 80068fc:	1b40      	subs	r0, r0, r5
 80068fe:	280a      	cmp	r0, #10
 8006900:	d9f5      	bls.n	80068ee <HAL_FDCAN_Init+0x5e>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006902:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006904:	f043 0301 	orr.w	r3, r3, #1
 8006908:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800690a:	2303      	movs	r3, #3
 800690c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8006910:	2001      	movs	r0, #1
 8006912:	e7df      	b.n	80068d4 <HAL_FDCAN_Init+0x44>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006914:	699a      	ldr	r2, [r3, #24]
 8006916:	f042 0202 	orr.w	r2, r2, #2
 800691a:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 800691c:	6822      	ldr	r2, [r4, #0]
 800691e:	4b50      	ldr	r3, [pc, #320]	; (8006a60 <HAL_FDCAN_Init+0x1d0>)
 8006920:	429a      	cmp	r2, r3
 8006922:	d042      	beq.n	80069aa <HAL_FDCAN_Init+0x11a>
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006924:	7c23      	ldrb	r3, [r4, #16]
 8006926:	2b01      	cmp	r3, #1
 8006928:	d045      	beq.n	80069b6 <HAL_FDCAN_Init+0x126>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800692a:	6822      	ldr	r2, [r4, #0]
 800692c:	6993      	ldr	r3, [r2, #24]
 800692e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006932:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006934:	7c63      	ldrb	r3, [r4, #17]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d043      	beq.n	80069c2 <HAL_FDCAN_Init+0x132>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800693a:	6822      	ldr	r2, [r4, #0]
 800693c:	6993      	ldr	r3, [r2, #24]
 800693e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006942:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006944:	7ca3      	ldrb	r3, [r4, #18]
 8006946:	2b01      	cmp	r3, #1
 8006948:	d041      	beq.n	80069ce <HAL_FDCAN_Init+0x13e>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800694a:	6822      	ldr	r2, [r4, #0]
 800694c:	6993      	ldr	r3, [r2, #24]
 800694e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006952:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8006954:	6822      	ldr	r2, [r4, #0]
 8006956:	6993      	ldr	r3, [r2, #24]
 8006958:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800695c:	68a1      	ldr	r1, [r4, #8]
 800695e:	430b      	orrs	r3, r1
 8006960:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006962:	6822      	ldr	r2, [r4, #0]
 8006964:	6993      	ldr	r3, [r2, #24]
 8006966:	f023 03a4 	bic.w	r3, r3, #164	; 0xa4
 800696a:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800696c:	6822      	ldr	r2, [r4, #0]
 800696e:	6913      	ldr	r3, [r2, #16]
 8006970:	f023 0310 	bic.w	r3, r3, #16
 8006974:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006976:	68e3      	ldr	r3, [r4, #12]
 8006978:	2b01      	cmp	r3, #1
 800697a:	d02e      	beq.n	80069da <HAL_FDCAN_Init+0x14a>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800697c:	2b00      	cmp	r3, #0
 800697e:	d031      	beq.n	80069e4 <HAL_FDCAN_Init+0x154>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006980:	2b02      	cmp	r3, #2
 8006982:	d054      	beq.n	8006a2e <HAL_FDCAN_Init+0x19e>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006984:	6822      	ldr	r2, [r4, #0]
 8006986:	6993      	ldr	r3, [r2, #24]
 8006988:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800698c:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800698e:	6822      	ldr	r2, [r4, #0]
 8006990:	6913      	ldr	r3, [r2, #16]
 8006992:	f043 0310 	orr.w	r3, r3, #16
 8006996:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006998:	68e3      	ldr	r3, [r4, #12]
 800699a:	2b03      	cmp	r3, #3
 800699c:	d122      	bne.n	80069e4 <HAL_FDCAN_Init+0x154>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800699e:	6822      	ldr	r2, [r4, #0]
 80069a0:	6993      	ldr	r3, [r2, #24]
 80069a2:	f043 0320 	orr.w	r3, r3, #32
 80069a6:	6193      	str	r3, [r2, #24]
 80069a8:	e01c      	b.n	80069e4 <HAL_FDCAN_Init+0x154>
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80069aa:	6862      	ldr	r2, [r4, #4]
 80069ac:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80069b0:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 80069b4:	e7b6      	b.n	8006924 <HAL_FDCAN_Init+0x94>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80069b6:	6822      	ldr	r2, [r4, #0]
 80069b8:	6993      	ldr	r3, [r2, #24]
 80069ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069be:	6193      	str	r3, [r2, #24]
 80069c0:	e7b8      	b.n	8006934 <HAL_FDCAN_Init+0xa4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80069c2:	6822      	ldr	r2, [r4, #0]
 80069c4:	6993      	ldr	r3, [r2, #24]
 80069c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80069ca:	6193      	str	r3, [r2, #24]
 80069cc:	e7ba      	b.n	8006944 <HAL_FDCAN_Init+0xb4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80069ce:	6822      	ldr	r2, [r4, #0]
 80069d0:	6993      	ldr	r3, [r2, #24]
 80069d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069d6:	6193      	str	r3, [r2, #24]
 80069d8:	e7bc      	b.n	8006954 <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80069da:	6822      	ldr	r2, [r4, #0]
 80069dc:	6993      	ldr	r3, [r2, #24]
 80069de:	f043 0304 	orr.w	r3, r3, #4
 80069e2:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80069e4:	69a3      	ldr	r3, [r4, #24]
 80069e6:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80069e8:	69e3      	ldr	r3, [r4, #28]
 80069ea:	3b01      	subs	r3, #1
 80069ec:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80069ee:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80069f2:	6a22      	ldr	r2, [r4, #32]
 80069f4:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80069f6:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80069f8:	6962      	ldr	r2, [r4, #20]
 80069fa:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80069fc:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80069fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006a02:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006a04:	68a3      	ldr	r3, [r4, #8]
 8006a06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a0a:	d016      	beq.n	8006a3a <HAL_FDCAN_Init+0x1aa>
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006a0c:	6822      	ldr	r2, [r4, #0]
 8006a0e:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8006a12:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006a14:	430b      	orrs	r3, r1
 8006a16:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8006a1a:	4620      	mov	r0, r4
 8006a1c:	f7ff fef2 	bl	8006804 <FDCAN_CalcultateRamBlockAddresses>
  hfdcan->LatestTxFifoQRequest = 0U;
 8006a20:	2000      	movs	r0, #0
 8006a22:	65a0      	str	r0, [r4, #88]	; 0x58
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006a24:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006a26:	2301      	movs	r3, #1
 8006a28:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  return HAL_OK;
 8006a2c:	e752      	b.n	80068d4 <HAL_FDCAN_Init+0x44>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006a2e:	6822      	ldr	r2, [r4, #0]
 8006a30:	6993      	ldr	r3, [r2, #24]
 8006a32:	f043 0320 	orr.w	r3, r3, #32
 8006a36:	6193      	str	r3, [r2, #24]
 8006a38:	e7d4      	b.n	80069e4 <HAL_FDCAN_Init+0x154>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006a3a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006a3c:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006a3e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006a40:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006a42:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006a46:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8006a48:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006a4a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006a4e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006a50:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006a52:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006a54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006a58:	60cb      	str	r3, [r1, #12]
 8006a5a:	e7d7      	b.n	8006a0c <HAL_FDCAN_Init+0x17c>
    return HAL_ERROR;
 8006a5c:	2001      	movs	r0, #1
}
 8006a5e:	4770      	bx	lr
 8006a60:	40006400 	.word	0x40006400

08006a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a66:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8006a68:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006a6a:	e062      	b.n	8006b32 <HAL_GPIO_Init+0xce>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006a6c:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006a6e:	005e      	lsls	r6, r3, #1
 8006a70:	2403      	movs	r4, #3
 8006a72:	40b4      	lsls	r4, r6
 8006a74:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006a78:	68cc      	ldr	r4, [r1, #12]
 8006a7a:	40b4      	lsls	r4, r6
 8006a7c:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8006a7e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a80:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006a82:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006a86:	684c      	ldr	r4, [r1, #4]
 8006a88:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8006a8c:	409c      	lsls	r4, r3
 8006a8e:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OTYPER = temp;
 8006a92:	6044      	str	r4, [r0, #4]
 8006a94:	e05e      	b.n	8006b54 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006a96:	08dd      	lsrs	r5, r3, #3
 8006a98:	3508      	adds	r5, #8
 8006a9a:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006a9e:	f003 0407 	and.w	r4, r3, #7
 8006aa2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006aa6:	240f      	movs	r4, #15
 8006aa8:	fa04 f40c 	lsl.w	r4, r4, ip
 8006aac:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006ab0:	690c      	ldr	r4, [r1, #16]
 8006ab2:	fa04 f40c 	lsl.w	r4, r4, ip
 8006ab6:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8006aba:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8006abe:	e060      	b.n	8006b82 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006ac0:	2405      	movs	r4, #5
 8006ac2:	e000      	b.n	8006ac6 <HAL_GPIO_Init+0x62>
 8006ac4:	2400      	movs	r4, #0
 8006ac6:	fa04 f40e 	lsl.w	r4, r4, lr
 8006aca:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006acc:	f10c 0c02 	add.w	ip, ip, #2
 8006ad0:	4d55      	ldr	r5, [pc, #340]	; (8006c28 <HAL_GPIO_Init+0x1c4>)
 8006ad2:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006ad6:	4c55      	ldr	r4, [pc, #340]	; (8006c2c <HAL_GPIO_Init+0x1c8>)
 8006ad8:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8006ada:	43d4      	mvns	r4, r2
 8006adc:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006ae0:	684f      	ldr	r7, [r1, #4]
 8006ae2:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8006ae6:	d001      	beq.n	8006aec <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8006ae8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8006aec:	4d4f      	ldr	r5, [pc, #316]	; (8006c2c <HAL_GPIO_Init+0x1c8>)
 8006aee:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8006af0:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8006af2:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006af6:	684f      	ldr	r7, [r1, #4]
 8006af8:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8006afc:	d001      	beq.n	8006b02 <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8006afe:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8006b02:	4d4a      	ldr	r5, [pc, #296]	; (8006c2c <HAL_GPIO_Init+0x1c8>)
 8006b04:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 8006b06:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8006b08:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006b0c:	684f      	ldr	r7, [r1, #4]
 8006b0e:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8006b12:	d001      	beq.n	8006b18 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8006b14:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8006b18:	4d44      	ldr	r5, [pc, #272]	; (8006c2c <HAL_GPIO_Init+0x1c8>)
 8006b1a:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006b1c:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8006b1e:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006b20:	684e      	ldr	r6, [r1, #4]
 8006b22:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8006b26:	d001      	beq.n	8006b2c <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8006b28:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8006b2c:	4a3f      	ldr	r2, [pc, #252]	; (8006c2c <HAL_GPIO_Init+0x1c8>)
 8006b2e:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8006b30:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006b32:	680a      	ldr	r2, [r1, #0]
 8006b34:	fa32 f403 	lsrs.w	r4, r2, r3
 8006b38:	d074      	beq.n	8006c24 <HAL_GPIO_Init+0x1c0>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006b3a:	f04f 0c01 	mov.w	ip, #1
 8006b3e:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8006b42:	ea1c 0202 	ands.w	r2, ip, r2
 8006b46:	d0f3      	beq.n	8006b30 <HAL_GPIO_Init+0xcc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006b48:	684c      	ldr	r4, [r1, #4]
 8006b4a:	f004 0403 	and.w	r4, r4, #3
 8006b4e:	3c01      	subs	r4, #1
 8006b50:	2c01      	cmp	r4, #1
 8006b52:	d98b      	bls.n	8006a6c <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006b54:	684c      	ldr	r4, [r1, #4]
 8006b56:	f004 0403 	and.w	r4, r4, #3
 8006b5a:	2c03      	cmp	r4, #3
 8006b5c:	d00c      	beq.n	8006b78 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8006b5e:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006b60:	005d      	lsls	r5, r3, #1
 8006b62:	f04f 0c03 	mov.w	ip, #3
 8006b66:	fa0c fc05 	lsl.w	ip, ip, r5
 8006b6a:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006b6e:	688c      	ldr	r4, [r1, #8]
 8006b70:	40ac      	lsls	r4, r5
 8006b72:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8006b76:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006b78:	684c      	ldr	r4, [r1, #4]
 8006b7a:	f004 0403 	and.w	r4, r4, #3
 8006b7e:	2c02      	cmp	r4, #2
 8006b80:	d089      	beq.n	8006a96 <HAL_GPIO_Init+0x32>
      temp = GPIOx->MODER;
 8006b82:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006b84:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8006b88:	f04f 0c03 	mov.w	ip, #3
 8006b8c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8006b90:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006b94:	684c      	ldr	r4, [r1, #4]
 8006b96:	f004 0403 	and.w	r4, r4, #3
 8006b9a:	fa04 f40e 	lsl.w	r4, r4, lr
 8006b9e:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8006ba2:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006ba4:	684c      	ldr	r4, [r1, #4]
 8006ba6:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8006baa:	d0c1      	beq.n	8006b30 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006bac:	4c20      	ldr	r4, [pc, #128]	; (8006c30 <HAL_GPIO_Init+0x1cc>)
 8006bae:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8006bb0:	f045 0501 	orr.w	r5, r5, #1
 8006bb4:	6625      	str	r5, [r4, #96]	; 0x60
 8006bb6:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8006bb8:	f004 0401 	and.w	r4, r4, #1
 8006bbc:	9401      	str	r4, [sp, #4]
 8006bbe:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8006bc0:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8006bc4:	f10c 0502 	add.w	r5, ip, #2
 8006bc8:	4c17      	ldr	r4, [pc, #92]	; (8006c28 <HAL_GPIO_Init+0x1c4>)
 8006bca:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006bce:	f003 0403 	and.w	r4, r3, #3
 8006bd2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8006bd6:	240f      	movs	r4, #15
 8006bd8:	fa04 f40e 	lsl.w	r4, r4, lr
 8006bdc:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006be0:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8006be4:	f43f af6e 	beq.w	8006ac4 <HAL_GPIO_Init+0x60>
 8006be8:	4c12      	ldr	r4, [pc, #72]	; (8006c34 <HAL_GPIO_Init+0x1d0>)
 8006bea:	42a0      	cmp	r0, r4
 8006bec:	d012      	beq.n	8006c14 <HAL_GPIO_Init+0x1b0>
 8006bee:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006bf2:	42a0      	cmp	r0, r4
 8006bf4:	d010      	beq.n	8006c18 <HAL_GPIO_Init+0x1b4>
 8006bf6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006bfa:	42a0      	cmp	r0, r4
 8006bfc:	d00e      	beq.n	8006c1c <HAL_GPIO_Init+0x1b8>
 8006bfe:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006c02:	42a0      	cmp	r0, r4
 8006c04:	d00c      	beq.n	8006c20 <HAL_GPIO_Init+0x1bc>
 8006c06:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006c0a:	42a0      	cmp	r0, r4
 8006c0c:	f43f af58 	beq.w	8006ac0 <HAL_GPIO_Init+0x5c>
 8006c10:	2406      	movs	r4, #6
 8006c12:	e758      	b.n	8006ac6 <HAL_GPIO_Init+0x62>
 8006c14:	2401      	movs	r4, #1
 8006c16:	e756      	b.n	8006ac6 <HAL_GPIO_Init+0x62>
 8006c18:	2402      	movs	r4, #2
 8006c1a:	e754      	b.n	8006ac6 <HAL_GPIO_Init+0x62>
 8006c1c:	2403      	movs	r4, #3
 8006c1e:	e752      	b.n	8006ac6 <HAL_GPIO_Init+0x62>
 8006c20:	2404      	movs	r4, #4
 8006c22:	e750      	b.n	8006ac6 <HAL_GPIO_Init+0x62>
  }
}
 8006c24:	b003      	add	sp, #12
 8006c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c28:	40010000 	.word	0x40010000
 8006c2c:	40010400 	.word	0x40010400
 8006c30:	40021000 	.word	0x40021000
 8006c34:	48000400 	.word	0x48000400

08006c38 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006c38:	b10a      	cbz	r2, 8006c3e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006c3a:	6181      	str	r1, [r0, #24]
 8006c3c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006c3e:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8006c40:	4770      	bx	lr

08006c42 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006c42:	6803      	ldr	r3, [r0, #0]
 8006c44:	699a      	ldr	r2, [r3, #24]
 8006c46:	f012 0f02 	tst.w	r2, #2
 8006c4a:	d001      	beq.n	8006c50 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c50:	6803      	ldr	r3, [r0, #0]
 8006c52:	699a      	ldr	r2, [r3, #24]
 8006c54:	f012 0f01 	tst.w	r2, #1
 8006c58:	d103      	bne.n	8006c62 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006c5a:	699a      	ldr	r2, [r3, #24]
 8006c5c:	f042 0201 	orr.w	r2, r2, #1
 8006c60:	619a      	str	r2, [r3, #24]
  }
}
 8006c62:	4770      	bx	lr

08006c64 <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006c64:	f011 0f01 	tst.w	r1, #1
 8006c68:	d009      	beq.n	8006c7e <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006c6a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006c6e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006c72:	2b28      	cmp	r3, #40	; 0x28
 8006c74:	d001      	beq.n	8006c7a <I2C_Disable_IRQ+0x16>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006c76:	23f2      	movs	r3, #242	; 0xf2
 8006c78:	e002      	b.n	8006c80 <I2C_Disable_IRQ+0x1c>
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006c7a:	2342      	movs	r3, #66	; 0x42
 8006c7c:	e000      	b.n	8006c80 <I2C_Disable_IRQ+0x1c>
  uint32_t tmpisr = 0U;
 8006c7e:	2300      	movs	r3, #0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006c80:	f011 0f02 	tst.w	r1, #2
 8006c84:	d009      	beq.n	8006c9a <I2C_Disable_IRQ+0x36>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006c86:	f043 0c44 	orr.w	ip, r3, #68	; 0x44

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006c8a:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8006c8e:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8006c92:	2a28      	cmp	r2, #40	; 0x28
 8006c94:	d010      	beq.n	8006cb8 <I2C_Disable_IRQ+0x54>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006c96:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006c9a:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 8006c9e:	d10d      	bne.n	8006cbc <I2C_Disable_IRQ+0x58>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006ca0:	2910      	cmp	r1, #16
 8006ca2:	d00e      	beq.n	8006cc2 <I2C_Disable_IRQ+0x5e>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006ca4:	2920      	cmp	r1, #32
 8006ca6:	d00f      	beq.n	8006cc8 <I2C_Disable_IRQ+0x64>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006ca8:	2940      	cmp	r1, #64	; 0x40
 8006caa:	d010      	beq.n	8006cce <I2C_Disable_IRQ+0x6a>
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006cac:	6801      	ldr	r1, [r0, #0]
 8006cae:	680a      	ldr	r2, [r1, #0]
 8006cb0:	ea22 0303 	bic.w	r3, r2, r3
 8006cb4:	600b      	str	r3, [r1, #0]
}
 8006cb6:	4770      	bx	lr
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006cb8:	4663      	mov	r3, ip
 8006cba:	e7ee      	b.n	8006c9a <I2C_Disable_IRQ+0x36>
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006cbc:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8006cc0:	e7ee      	b.n	8006ca0 <I2C_Disable_IRQ+0x3c>
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006cc2:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8006cc6:	e7ed      	b.n	8006ca4 <I2C_Disable_IRQ+0x40>
    tmpisr |= I2C_IT_STOPI;
 8006cc8:	f043 0320 	orr.w	r3, r3, #32
 8006ccc:	e7ec      	b.n	8006ca8 <I2C_Disable_IRQ+0x44>
    tmpisr |= I2C_IT_TCI;
 8006cce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cd2:	e7eb      	b.n	8006cac <I2C_Disable_IRQ+0x48>

08006cd4 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8006cd4:	2800      	cmp	r0, #0
 8006cd6:	d059      	beq.n	8006d8c <HAL_I2C_Init+0xb8>
{
 8006cd8:	b510      	push	{r4, lr}
 8006cda:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006cdc:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d043      	beq.n	8006d6c <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8006ce4:	2324      	movs	r3, #36	; 0x24
 8006ce6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8006cea:	6822      	ldr	r2, [r4, #0]
 8006cec:	6813      	ldr	r3, [r2, #0]
 8006cee:	f023 0301 	bic.w	r3, r3, #1
 8006cf2:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006cf4:	6863      	ldr	r3, [r4, #4]
 8006cf6:	6822      	ldr	r2, [r4, #0]
 8006cf8:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8006cfc:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006cfe:	6822      	ldr	r2, [r4, #0]
 8006d00:	6893      	ldr	r3, [r2, #8]
 8006d02:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006d06:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d08:	68e3      	ldr	r3, [r4, #12]
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d033      	beq.n	8006d76 <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006d0e:	68a3      	ldr	r3, [r4, #8]
 8006d10:	6822      	ldr	r2, [r4, #0]
 8006d12:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8006d16:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006d18:	68e3      	ldr	r3, [r4, #12]
 8006d1a:	2b02      	cmp	r3, #2
 8006d1c:	d031      	beq.n	8006d82 <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006d1e:	6822      	ldr	r2, [r4, #0]
 8006d20:	6853      	ldr	r3, [r2, #4]
 8006d22:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006d26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d2a:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006d2c:	6822      	ldr	r2, [r4, #0]
 8006d2e:	68d3      	ldr	r3, [r2, #12]
 8006d30:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006d34:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006d36:	6923      	ldr	r3, [r4, #16]
 8006d38:	6962      	ldr	r2, [r4, #20]
 8006d3a:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006d3c:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006d3e:	6822      	ldr	r2, [r4, #0]
 8006d40:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006d44:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006d46:	69e3      	ldr	r3, [r4, #28]
 8006d48:	6a21      	ldr	r1, [r4, #32]
 8006d4a:	6822      	ldr	r2, [r4, #0]
 8006d4c:	430b      	orrs	r3, r1
 8006d4e:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8006d50:	6822      	ldr	r2, [r4, #0]
 8006d52:	6813      	ldr	r3, [r2, #0]
 8006d54:	f043 0301 	orr.w	r3, r3, #1
 8006d58:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d5a:	2000      	movs	r0, #0
 8006d5c:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006d5e:	2320      	movs	r3, #32
 8006d60:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006d64:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d66:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8006d6a:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8006d6c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8006d70:	f7fb f80a 	bl	8001d88 <HAL_I2C_MspInit>
 8006d74:	e7b6      	b.n	8006ce4 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006d76:	68a3      	ldr	r3, [r4, #8]
 8006d78:	6822      	ldr	r2, [r4, #0]
 8006d7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d7e:	6093      	str	r3, [r2, #8]
 8006d80:	e7ca      	b.n	8006d18 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006d82:	6823      	ldr	r3, [r4, #0]
 8006d84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d88:	605a      	str	r2, [r3, #4]
 8006d8a:	e7c8      	b.n	8006d1e <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8006d8c:	2001      	movs	r0, #1
}
 8006d8e:	4770      	bx	lr

08006d90 <HAL_I2C_EV_IRQHandler>:
{
 8006d90:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006d92:	6803      	ldr	r3, [r0, #0]
 8006d94:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006d96:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8006d98:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006d9a:	b103      	cbz	r3, 8006d9e <HAL_I2C_EV_IRQHandler+0xe>
    hi2c->XferISR(hi2c, itflags, itsources);
 8006d9c:	4798      	blx	r3
}
 8006d9e:	bd08      	pop	{r3, pc}

08006da0 <HAL_I2C_SlaveTxCpltCallback>:
}
 8006da0:	4770      	bx	lr

08006da2 <HAL_I2C_SlaveRxCpltCallback>:
}
 8006da2:	4770      	bx	lr

08006da4 <I2C_ITSlaveSeqCplt>:
{
 8006da4:	b510      	push	{r4, lr}
 8006da6:	4604      	mov	r4, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006da8:	6803      	ldr	r3, [r0, #0]
 8006daa:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dac:	2100      	movs	r1, #0
 8006dae:	f880 1042 	strb.w	r1, [r0, #66]	; 0x42
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006db2:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8006db6:	d00e      	beq.n	8006dd6 <I2C_ITSlaveSeqCplt+0x32>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006dbe:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006dc0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	2b29      	cmp	r3, #41	; 0x29
 8006dc8:	d00d      	beq.n	8006de6 <I2C_ITSlaveSeqCplt+0x42>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006dca:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	2b2a      	cmp	r3, #42	; 0x2a
 8006dd2:	d018      	beq.n	8006e06 <I2C_ITSlaveSeqCplt+0x62>
}
 8006dd4:	bd10      	pop	{r4, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006dd6:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8006dda:	d0f1      	beq.n	8006dc0 <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006de2:	601a      	str	r2, [r3, #0]
 8006de4:	e7ec      	b.n	8006dc0 <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006de6:	2328      	movs	r3, #40	; 0x28
 8006de8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006dec:	2321      	movs	r3, #33	; 0x21
 8006dee:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006df0:	2101      	movs	r1, #1
 8006df2:	4620      	mov	r0, r4
 8006df4:	f7ff ff36 	bl	8006c64 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006df8:	2300      	movs	r3, #0
 8006dfa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006dfe:	4620      	mov	r0, r4
 8006e00:	f7ff ffce 	bl	8006da0 <HAL_I2C_SlaveTxCpltCallback>
 8006e04:	e7e6      	b.n	8006dd4 <I2C_ITSlaveSeqCplt+0x30>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006e06:	2328      	movs	r3, #40	; 0x28
 8006e08:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006e0c:	2322      	movs	r3, #34	; 0x22
 8006e0e:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006e10:	2102      	movs	r1, #2
 8006e12:	4620      	mov	r0, r4
 8006e14:	f7ff ff26 	bl	8006c64 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006e18:	2300      	movs	r3, #0
 8006e1a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006e1e:	4620      	mov	r0, r4
 8006e20:	f7ff ffbf 	bl	8006da2 <HAL_I2C_SlaveRxCpltCallback>
}
 8006e24:	e7d6      	b.n	8006dd4 <I2C_ITSlaveSeqCplt+0x30>

08006e26 <HAL_I2C_AddrCallback>:
}
 8006e26:	4770      	bx	lr

08006e28 <I2C_ITAddrCplt>:
{
 8006e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e2a:	4604      	mov	r4, r0
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006e2c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006e30:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006e34:	2b28      	cmp	r3, #40	; 0x28
 8006e36:	d006      	beq.n	8006e46 <I2C_ITAddrCplt+0x1e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006e38:	6803      	ldr	r3, [r0, #0]
 8006e3a:	2208      	movs	r2, #8
 8006e3c:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8006e3e:	2300      	movs	r3, #0
 8006e40:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
 8006e44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    transferdirection = I2C_GET_DIR(hi2c);
 8006e46:	6803      	ldr	r3, [r0, #0]
 8006e48:	699e      	ldr	r6, [r3, #24]
 8006e4a:	f3c6 4600 	ubfx	r6, r6, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8006e4e:	699a      	ldr	r2, [r3, #24]
 8006e50:	0c12      	lsrs	r2, r2, #16
 8006e52:	f002 05fe 	and.w	r5, r2, #254	; 0xfe
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8006e56:	689a      	ldr	r2, [r3, #8]
 8006e58:	f3c2 0209 	ubfx	r2, r2, #0, #10
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8006e5c:	68df      	ldr	r7, [r3, #12]
 8006e5e:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006e62:	68c1      	ldr	r1, [r0, #12]
 8006e64:	2902      	cmp	r1, #2
 8006e66:	d122      	bne.n	8006eae <I2C_ITAddrCplt+0x86>
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8006e68:	ea85 15d2 	eor.w	r5, r5, r2, lsr #7
 8006e6c:	f015 0f06 	tst.w	r5, #6
 8006e70:	d110      	bne.n	8006e94 <I2C_ITAddrCplt+0x6c>
        hi2c->AddrEventCount++;
 8006e72:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8006e74:	3101      	adds	r1, #1
 8006e76:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8006e78:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8006e7a:	2902      	cmp	r1, #2
 8006e7c:	d1e2      	bne.n	8006e44 <I2C_ITAddrCplt+0x1c>
          hi2c->AddrEventCount = 0U;
 8006e7e:	2100      	movs	r1, #0
 8006e80:	6481      	str	r1, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006e82:	2008      	movs	r0, #8
 8006e84:	61d8      	str	r0, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8006e86:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006e8a:	4631      	mov	r1, r6
 8006e8c:	4620      	mov	r0, r4
 8006e8e:	f7ff ffca 	bl	8006e26 <HAL_I2C_AddrCallback>
 8006e92:	e7d7      	b.n	8006e44 <I2C_ITAddrCplt+0x1c>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006e94:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006e98:	f7ff fee4 	bl	8006c64 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006ea2:	463a      	mov	r2, r7
 8006ea4:	4631      	mov	r1, r6
 8006ea6:	4620      	mov	r0, r4
 8006ea8:	f7ff ffbd 	bl	8006e26 <HAL_I2C_AddrCallback>
 8006eac:	e7ca      	b.n	8006e44 <I2C_ITAddrCplt+0x1c>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8006eae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006eb2:	f7ff fed7 	bl	8006c64 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8006ebc:	462a      	mov	r2, r5
 8006ebe:	4631      	mov	r1, r6
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f7ff ffb0 	bl	8006e26 <HAL_I2C_AddrCallback>
 8006ec6:	e7bd      	b.n	8006e44 <I2C_ITAddrCplt+0x1c>

08006ec8 <HAL_I2C_ListenCpltCallback>:
}
 8006ec8:	4770      	bx	lr
	...

08006ecc <I2C_ITListenCplt>:
{
 8006ecc:	b510      	push	{r4, lr}
 8006ece:	4604      	mov	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ed0:	4b17      	ldr	r3, [pc, #92]	; (8006f30 <I2C_ITListenCplt+0x64>)
 8006ed2:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006ed8:	2220      	movs	r2, #32
 8006eda:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ede:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  hi2c->XferISR = NULL;
 8006ee2:	6343      	str	r3, [r0, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8006ee4:	f011 0f04 	tst.w	r1, #4
 8006ee8:	d013      	beq.n	8006f12 <I2C_ITListenCplt+0x46>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006eea:	6803      	ldr	r3, [r0, #0]
 8006eec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006eee:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006ef0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006ef2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8006ef8:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8006efa:	b153      	cbz	r3, 8006f12 <I2C_ITListenCplt+0x46>
      hi2c->XferSize--;
 8006efc:	3b01      	subs	r3, #1
 8006efe:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8006f00:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	3b01      	subs	r3, #1
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f0a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8006f0c:	f043 0304 	orr.w	r3, r3, #4
 8006f10:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006f12:	f248 0103 	movw	r1, #32771	; 0x8003
 8006f16:	4620      	mov	r0, r4
 8006f18:	f7ff fea4 	bl	8006c64 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f1c:	6823      	ldr	r3, [r4, #0]
 8006f1e:	2210      	movs	r2, #16
 8006f20:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8006f22:	2300      	movs	r3, #0
 8006f24:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8006f28:	4620      	mov	r0, r4
 8006f2a:	f7ff ffcd 	bl	8006ec8 <HAL_I2C_ListenCpltCallback>
}
 8006f2e:	bd10      	pop	{r4, pc}
 8006f30:	ffff0000 	.word	0xffff0000

08006f34 <HAL_I2C_ErrorCallback>:
}
 8006f34:	4770      	bx	lr

08006f36 <HAL_I2C_AbortCpltCallback>:
}
 8006f36:	4770      	bx	lr

08006f38 <I2C_TreatErrorCallback>:
{
 8006f38:	b508      	push	{r3, lr}
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006f3a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	2b60      	cmp	r3, #96	; 0x60
 8006f42:	d006      	beq.n	8006f52 <I2C_TreatErrorCallback+0x1a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f44:	2300      	movs	r3, #0
 8006f46:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006f48:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8006f4c:	f7ff fff2 	bl	8006f34 <HAL_I2C_ErrorCallback>
}
 8006f50:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8006f52:	2320      	movs	r3, #32
 8006f54:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006f5c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8006f60:	f7ff ffe9 	bl	8006f36 <HAL_I2C_AbortCpltCallback>
 8006f64:	e7f4      	b.n	8006f50 <I2C_TreatErrorCallback+0x18>
	...

08006f68 <I2C_ITError>:
{
 8006f68:	b510      	push	{r4, lr}
 8006f6a:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006f6c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006f70:	2000      	movs	r0, #0
 8006f72:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006f76:	4a3b      	ldr	r2, [pc, #236]	; (8007064 <I2C_ITError+0xfc>)
 8006f78:	62e2      	str	r2, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006f7a:	8560      	strh	r0, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8006f7c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8006f7e:	430a      	orrs	r2, r1
 8006f80:	6462      	str	r2, [r4, #68]	; 0x44
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8006f82:	3b28      	subs	r3, #40	; 0x28
 8006f84:	b2db      	uxtb	r3, r3
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006f86:	2b02      	cmp	r3, #2
 8006f88:	d819      	bhi.n	8006fbe <I2C_ITError+0x56>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006f8a:	2103      	movs	r1, #3
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	f7ff fe69 	bl	8006c64 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8006f92:	2328      	movs	r3, #40	; 0x28
 8006f94:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006f98:	4b33      	ldr	r3, [pc, #204]	; (8007068 <I2C_ITError+0x100>)
 8006f9a:	6363      	str	r3, [r4, #52]	; 0x34
  tmppreviousstate = hi2c->PreviousState;
 8006f9c:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8006f9e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006fa0:	b11a      	cbz	r2, 8006faa <I2C_ITError+0x42>
 8006fa2:	2b11      	cmp	r3, #17
 8006fa4:	d01b      	beq.n	8006fde <I2C_ITError+0x76>
 8006fa6:	2b21      	cmp	r3, #33	; 0x21
 8006fa8:	d019      	beq.n	8006fde <I2C_ITError+0x76>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006faa:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8006fac:	b11a      	cbz	r2, 8006fb6 <I2C_ITError+0x4e>
 8006fae:	2b12      	cmp	r3, #18
 8006fb0:	d036      	beq.n	8007020 <I2C_ITError+0xb8>
 8006fb2:	2b22      	cmp	r3, #34	; 0x22
 8006fb4:	d034      	beq.n	8007020 <I2C_ITError+0xb8>
    I2C_TreatErrorCallback(hi2c);
 8006fb6:	4620      	mov	r0, r4
 8006fb8:	f7ff ffbe 	bl	8006f38 <I2C_TreatErrorCallback>
}
 8006fbc:	bd10      	pop	{r4, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006fbe:	f248 0103 	movw	r1, #32771	; 0x8003
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	f7ff fe4e 	bl	8006c64 <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006fc8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	2b60      	cmp	r3, #96	; 0x60
 8006fd0:	d002      	beq.n	8006fd8 <I2C_ITError+0x70>
      hi2c->State         = HAL_I2C_STATE_READY;
 8006fd2:	2320      	movs	r3, #32
 8006fd4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = NULL;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	6363      	str	r3, [r4, #52]	; 0x34
 8006fdc:	e7de      	b.n	8006f9c <I2C_ITError+0x34>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006fde:	6823      	ldr	r3, [r4, #0]
 8006fe0:	681a      	ldr	r2, [r3, #0]
 8006fe2:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8006fe6:	d003      	beq.n	8006ff0 <I2C_ITError+0x88>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006fee:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006ff0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006ff2:	f7ff fc04 	bl	80067fe <HAL_DMA_GetState>
 8006ff6:	2801      	cmp	r0, #1
 8006ff8:	d00e      	beq.n	8007018 <I2C_ITError+0xb0>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006ffa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006ffc:	4a1b      	ldr	r2, [pc, #108]	; (800706c <I2C_ITError+0x104>)
 8006ffe:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8007000:	2300      	movs	r3, #0
 8007002:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007006:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007008:	f7ff fb58 	bl	80066bc <HAL_DMA_Abort_IT>
 800700c:	2800      	cmp	r0, #0
 800700e:	d0d5      	beq.n	8006fbc <I2C_ITError+0x54>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007010:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8007012:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007014:	4798      	blx	r3
 8007016:	e7d1      	b.n	8006fbc <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 8007018:	4620      	mov	r0, r4
 800701a:	f7ff ff8d 	bl	8006f38 <I2C_TreatErrorCallback>
 800701e:	e7cd      	b.n	8006fbc <I2C_ITError+0x54>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007020:	6823      	ldr	r3, [r4, #0]
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8007028:	d003      	beq.n	8007032 <I2C_ITError+0xca>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007030:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007032:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007034:	f7ff fbe3 	bl	80067fe <HAL_DMA_GetState>
 8007038:	2801      	cmp	r0, #1
 800703a:	d00e      	beq.n	800705a <I2C_ITError+0xf2>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800703c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800703e:	4a0b      	ldr	r2, [pc, #44]	; (800706c <I2C_ITError+0x104>)
 8007040:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8007042:	2300      	movs	r3, #0
 8007044:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007048:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800704a:	f7ff fb37 	bl	80066bc <HAL_DMA_Abort_IT>
 800704e:	2800      	cmp	r0, #0
 8007050:	d0b4      	beq.n	8006fbc <I2C_ITError+0x54>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007052:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007054:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007056:	4798      	blx	r3
 8007058:	e7b0      	b.n	8006fbc <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 800705a:	4620      	mov	r0, r4
 800705c:	f7ff ff6c 	bl	8006f38 <I2C_TreatErrorCallback>
 8007060:	e7ac      	b.n	8006fbc <I2C_ITError+0x54>
 8007062:	bf00      	nop
 8007064:	ffff0000 	.word	0xffff0000
 8007068:	080071d9 	.word	0x080071d9
 800706c:	08007391 	.word	0x08007391

08007070 <I2C_ITSlaveCplt>:
{
 8007070:	b570      	push	{r4, r5, r6, lr}
 8007072:	4604      	mov	r4, r0
 8007074:	460d      	mov	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007076:	6802      	ldr	r2, [r0, #0]
 8007078:	6816      	ldr	r6, [r2, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800707a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800707e:	b2db      	uxtb	r3, r3
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007080:	2120      	movs	r1, #32
 8007082:	61d1      	str	r1, [r2, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007084:	2b21      	cmp	r3, #33	; 0x21
 8007086:	d00d      	beq.n	80070a4 <I2C_ITSlaveCplt+0x34>
 8007088:	2b29      	cmp	r3, #41	; 0x29
 800708a:	d00b      	beq.n	80070a4 <I2C_ITSlaveCplt+0x34>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800708c:	2b22      	cmp	r3, #34	; 0x22
 800708e:	d001      	beq.n	8007094 <I2C_ITSlaveCplt+0x24>
 8007090:	2b2a      	cmp	r3, #42	; 0x2a
 8007092:	d10e      	bne.n	80070b2 <I2C_ITSlaveCplt+0x42>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8007094:	f248 0102 	movw	r1, #32770	; 0x8002
 8007098:	4620      	mov	r0, r4
 800709a:	f7ff fde3 	bl	8006c64 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800709e:	2322      	movs	r3, #34	; 0x22
 80070a0:	6323      	str	r3, [r4, #48]	; 0x30
 80070a2:	e006      	b.n	80070b2 <I2C_ITSlaveCplt+0x42>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80070a4:	f248 0101 	movw	r1, #32769	; 0x8001
 80070a8:	4620      	mov	r0, r4
 80070aa:	f7ff fddb 	bl	8006c64 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80070ae:	2321      	movs	r3, #33	; 0x21
 80070b0:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80070b2:	6822      	ldr	r2, [r4, #0]
 80070b4:	6853      	ldr	r3, [r2, #4]
 80070b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070ba:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 80070bc:	6822      	ldr	r2, [r4, #0]
 80070be:	6853      	ldr	r3, [r2, #4]
 80070c0:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80070c4:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80070c8:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80070cc:	f023 0301 	bic.w	r3, r3, #1
 80070d0:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 80070d2:	4620      	mov	r0, r4
 80070d4:	f7ff fdb5 	bl	8006c42 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80070d8:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 80070dc:	d040      	beq.n	8007160 <I2C_ITSlaveCplt+0xf0>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80070de:	6822      	ldr	r2, [r4, #0]
 80070e0:	6813      	ldr	r3, [r2, #0]
 80070e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80070e6:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmatx != NULL)
 80070e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80070ea:	b11b      	cbz	r3, 80070f4 <I2C_ITSlaveCplt+0x84>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	b29b      	uxth	r3, r3
 80070f2:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80070f4:	f015 0f04 	tst.w	r5, #4
 80070f8:	d011      	beq.n	800711e <I2C_ITSlaveCplt+0xae>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80070fa:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80070fe:	6823      	ldr	r3, [r4, #0]
 8007100:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007102:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007104:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007106:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007108:	3301      	adds	r3, #1
 800710a:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 800710c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800710e:	b133      	cbz	r3, 800711e <I2C_ITSlaveCplt+0xae>
      hi2c->XferSize--;
 8007110:	3b01      	subs	r3, #1
 8007112:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8007114:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007116:	b29b      	uxth	r3, r3
 8007118:	3b01      	subs	r3, #1
 800711a:	b29b      	uxth	r3, r3
 800711c:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 800711e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007120:	b29b      	uxth	r3, r3
 8007122:	b11b      	cbz	r3, 800712c <I2C_ITSlaveCplt+0xbc>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007124:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007126:	f043 0304 	orr.w	r3, r3, #4
 800712a:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800712c:	2300      	movs	r3, #0
 800712e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  hi2c->XferISR = NULL;
 8007132:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007134:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8007136:	bb1b      	cbnz	r3, 8007180 <I2C_ITSlaveCplt+0x110>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007138:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800713a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800713e:	d12d      	bne.n	800719c <I2C_ITSlaveCplt+0x12c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007140:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8007144:	b2db      	uxtb	r3, r3
 8007146:	2b22      	cmp	r3, #34	; 0x22
 8007148:	d038      	beq.n	80071bc <I2C_ITSlaveCplt+0x14c>
    hi2c->State = HAL_I2C_STATE_READY;
 800714a:	2320      	movs	r3, #32
 800714c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007150:	2300      	movs	r3, #0
 8007152:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8007154:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007158:	4620      	mov	r0, r4
 800715a:	f7ff fe21 	bl	8006da0 <HAL_I2C_SlaveTxCpltCallback>
}
 800715e:	e02c      	b.n	80071ba <I2C_ITSlaveCplt+0x14a>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007160:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8007164:	d0c6      	beq.n	80070f4 <I2C_ITSlaveCplt+0x84>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007166:	6822      	ldr	r2, [r4, #0]
 8007168:	6813      	ldr	r3, [r2, #0]
 800716a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800716e:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmarx != NULL)
 8007170:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007172:	2b00      	cmp	r3, #0
 8007174:	d0be      	beq.n	80070f4 <I2C_ITSlaveCplt+0x84>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	b29b      	uxth	r3, r3
 800717c:	8563      	strh	r3, [r4, #42]	; 0x2a
 800717e:	e7b9      	b.n	80070f4 <I2C_ITSlaveCplt+0x84>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007180:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007182:	4620      	mov	r0, r4
 8007184:	f7ff fef0 	bl	8006f68 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007188:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800718c:	b2db      	uxtb	r3, r3
 800718e:	2b28      	cmp	r3, #40	; 0x28
 8007190:	d113      	bne.n	80071ba <I2C_ITSlaveCplt+0x14a>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8007192:	4629      	mov	r1, r5
 8007194:	4620      	mov	r0, r4
 8007196:	f7ff fe99 	bl	8006ecc <I2C_ITListenCplt>
 800719a:	e00e      	b.n	80071ba <I2C_ITSlaveCplt+0x14a>
    I2C_ITSlaveSeqCplt(hi2c);
 800719c:	4620      	mov	r0, r4
 800719e:	f7ff fe01 	bl	8006da4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80071a2:	4b0c      	ldr	r3, [pc, #48]	; (80071d4 <I2C_ITSlaveCplt+0x164>)
 80071a4:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80071a6:	2320      	movs	r3, #32
 80071a8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80071ac:	2300      	movs	r3, #0
 80071ae:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80071b0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80071b4:	4620      	mov	r0, r4
 80071b6:	f7ff fe87 	bl	8006ec8 <HAL_I2C_ListenCpltCallback>
}
 80071ba:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 80071bc:	2320      	movs	r3, #32
 80071be:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80071c2:	2300      	movs	r3, #0
 80071c4:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80071c6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80071ca:	4620      	mov	r0, r4
 80071cc:	f7ff fde9 	bl	8006da2 <HAL_I2C_SlaveRxCpltCallback>
 80071d0:	e7f3      	b.n	80071ba <I2C_ITSlaveCplt+0x14a>
 80071d2:	bf00      	nop
 80071d4:	ffff0000 	.word	0xffff0000

080071d8 <I2C_Slave_ISR_IT>:
{
 80071d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 80071da:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 80071dc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	f000 809e 	beq.w	8007322 <I2C_Slave_ISR_IT+0x14a>
 80071e6:	4604      	mov	r4, r0
 80071e8:	460d      	mov	r5, r1
 80071ea:	4616      	mov	r6, r2
 80071ec:	2301      	movs	r3, #1
 80071ee:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80071f2:	f011 0f20 	tst.w	r1, #32
 80071f6:	d002      	beq.n	80071fe <I2C_Slave_ISR_IT+0x26>
 80071f8:	f012 0f20 	tst.w	r2, #32
 80071fc:	d119      	bne.n	8007232 <I2C_Slave_ISR_IT+0x5a>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80071fe:	f015 0f10 	tst.w	r5, #16
 8007202:	d03e      	beq.n	8007282 <I2C_Slave_ISR_IT+0xaa>
 8007204:	f016 0f10 	tst.w	r6, #16
 8007208:	d03b      	beq.n	8007282 <I2C_Slave_ISR_IT+0xaa>
    if (hi2c->XferCount == 0U)
 800720a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800720c:	b29b      	uxth	r3, r3
 800720e:	bb43      	cbnz	r3, 8007262 <I2C_Slave_ISR_IT+0x8a>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007210:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8007214:	b2db      	uxtb	r3, r3
 8007216:	2b28      	cmp	r3, #40	; 0x28
 8007218:	d00e      	beq.n	8007238 <I2C_Slave_ISR_IT+0x60>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800721a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800721e:	b2db      	uxtb	r3, r3
 8007220:	2b29      	cmp	r3, #41	; 0x29
 8007222:	d011      	beq.n	8007248 <I2C_Slave_ISR_IT+0x70>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007224:	6823      	ldr	r3, [r4, #0]
 8007226:	2210      	movs	r2, #16
 8007228:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 800722a:	2000      	movs	r0, #0
 800722c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8007230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8007232:	f7ff ff1d 	bl	8007070 <I2C_ITSlaveCplt>
 8007236:	e7e2      	b.n	80071fe <I2C_Slave_ISR_IT+0x26>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007238:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 800723c:	d1ed      	bne.n	800721a <I2C_Slave_ISR_IT+0x42>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800723e:	4629      	mov	r1, r5
 8007240:	4620      	mov	r0, r4
 8007242:	f7ff fe43 	bl	8006ecc <I2C_ITListenCplt>
 8007246:	e7f0      	b.n	800722a <I2C_Slave_ISR_IT+0x52>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007248:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 800724c:	d0ea      	beq.n	8007224 <I2C_Slave_ISR_IT+0x4c>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800724e:	6823      	ldr	r3, [r4, #0]
 8007250:	2210      	movs	r2, #16
 8007252:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8007254:	4620      	mov	r0, r4
 8007256:	f7ff fcf4 	bl	8006c42 <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 800725a:	4620      	mov	r0, r4
 800725c:	f7ff fda2 	bl	8006da4 <I2C_ITSlaveSeqCplt>
 8007260:	e7e3      	b.n	800722a <I2C_Slave_ISR_IT+0x52>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007262:	6823      	ldr	r3, [r4, #0]
 8007264:	2210      	movs	r2, #16
 8007266:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007268:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800726a:	f043 0304 	orr.w	r3, r3, #4
 800726e:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007270:	b117      	cbz	r7, 8007278 <I2C_Slave_ISR_IT+0xa0>
 8007272:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 8007276:	d1d8      	bne.n	800722a <I2C_Slave_ISR_IT+0x52>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007278:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800727a:	4620      	mov	r0, r4
 800727c:	f7ff fe74 	bl	8006f68 <I2C_ITError>
 8007280:	e7d3      	b.n	800722a <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8007282:	f015 0f04 	tst.w	r5, #4
 8007286:	d01f      	beq.n	80072c8 <I2C_Slave_ISR_IT+0xf0>
 8007288:	f016 0f04 	tst.w	r6, #4
 800728c:	d01c      	beq.n	80072c8 <I2C_Slave_ISR_IT+0xf0>
    if (hi2c->XferCount > 0U)
 800728e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8007290:	b29b      	uxth	r3, r3
 8007292:	b173      	cbz	r3, 80072b2 <I2C_Slave_ISR_IT+0xda>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007294:	6823      	ldr	r3, [r4, #0]
 8007296:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007298:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800729a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800729c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800729e:	3301      	adds	r3, #1
 80072a0:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80072a2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80072a4:	3b01      	subs	r3, #1
 80072a6:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80072a8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80072aa:	b29b      	uxth	r3, r3
 80072ac:	3b01      	subs	r3, #1
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 80072b2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d1b7      	bne.n	800722a <I2C_Slave_ISR_IT+0x52>
 80072ba:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 80072be:	d0b4      	beq.n	800722a <I2C_Slave_ISR_IT+0x52>
      I2C_ITSlaveSeqCplt(hi2c);
 80072c0:	4620      	mov	r0, r4
 80072c2:	f7ff fd6f 	bl	8006da4 <I2C_ITSlaveSeqCplt>
 80072c6:	e7b0      	b.n	800722a <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80072c8:	f015 0f08 	tst.w	r5, #8
 80072cc:	d002      	beq.n	80072d4 <I2C_Slave_ISR_IT+0xfc>
 80072ce:	f016 0f08 	tst.w	r6, #8
 80072d2:	d118      	bne.n	8007306 <I2C_Slave_ISR_IT+0x12e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80072d4:	f015 0f02 	tst.w	r5, #2
 80072d8:	d0a7      	beq.n	800722a <I2C_Slave_ISR_IT+0x52>
 80072da:	f016 0f02 	tst.w	r6, #2
 80072de:	d0a4      	beq.n	800722a <I2C_Slave_ISR_IT+0x52>
    if (hi2c->XferCount > 0U)
 80072e0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	b1a3      	cbz	r3, 8007310 <I2C_Slave_ISR_IT+0x138>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80072e6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80072e8:	6823      	ldr	r3, [r4, #0]
 80072ea:	7812      	ldrb	r2, [r2, #0]
 80072ec:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 80072ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072f0:	3301      	adds	r3, #1
 80072f2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80072f4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80072f6:	b29b      	uxth	r3, r3
 80072f8:	3b01      	subs	r3, #1
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80072fe:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8007300:	3b01      	subs	r3, #1
 8007302:	8523      	strh	r3, [r4, #40]	; 0x28
 8007304:	e791      	b.n	800722a <I2C_Slave_ISR_IT+0x52>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007306:	4629      	mov	r1, r5
 8007308:	4620      	mov	r0, r4
 800730a:	f7ff fd8d 	bl	8006e28 <I2C_ITAddrCplt>
 800730e:	e78c      	b.n	800722a <I2C_Slave_ISR_IT+0x52>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8007310:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 8007314:	d001      	beq.n	800731a <I2C_Slave_ISR_IT+0x142>
 8007316:	2f00      	cmp	r7, #0
 8007318:	d187      	bne.n	800722a <I2C_Slave_ISR_IT+0x52>
        I2C_ITSlaveSeqCplt(hi2c);
 800731a:	4620      	mov	r0, r4
 800731c:	f7ff fd42 	bl	8006da4 <I2C_ITSlaveSeqCplt>
 8007320:	e783      	b.n	800722a <I2C_Slave_ISR_IT+0x52>
  __HAL_LOCK(hi2c);
 8007322:	2002      	movs	r0, #2
 8007324:	e784      	b.n	8007230 <I2C_Slave_ISR_IT+0x58>

08007326 <HAL_I2C_ER_IRQHandler>:
{
 8007326:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007328:	6802      	ldr	r2, [r0, #0]
 800732a:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800732c:	6811      	ldr	r1, [r2, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800732e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8007332:	d009      	beq.n	8007348 <HAL_I2C_ER_IRQHandler+0x22>
 8007334:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007338:	d006      	beq.n	8007348 <HAL_I2C_ER_IRQHandler+0x22>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800733a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800733c:	f044 0401 	orr.w	r4, r4, #1
 8007340:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007342:	f44f 7480 	mov.w	r4, #256	; 0x100
 8007346:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8007348:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800734c:	d00a      	beq.n	8007364 <HAL_I2C_ER_IRQHandler+0x3e>
 800734e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007352:	d007      	beq.n	8007364 <HAL_I2C_ER_IRQHandler+0x3e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8007354:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007356:	f042 0208 	orr.w	r2, r2, #8
 800735a:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800735c:	6802      	ldr	r2, [r0, #0]
 800735e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007362:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8007364:	f413 7f00 	tst.w	r3, #512	; 0x200
 8007368:	d00a      	beq.n	8007380 <HAL_I2C_ER_IRQHandler+0x5a>
 800736a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800736e:	d007      	beq.n	8007380 <HAL_I2C_ER_IRQHandler+0x5a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8007370:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007372:	f043 0302 	orr.w	r3, r3, #2
 8007376:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007378:	6803      	ldr	r3, [r0, #0]
 800737a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800737e:	61da      	str	r2, [r3, #28]
  tmperror = hi2c->ErrorCode;
 8007380:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8007382:	f011 0f0b 	tst.w	r1, #11
 8007386:	d100      	bne.n	800738a <HAL_I2C_ER_IRQHandler+0x64>
}
 8007388:	bd10      	pop	{r4, pc}
    I2C_ITError(hi2c, tmperror);
 800738a:	f7ff fded 	bl	8006f68 <I2C_ITError>
}
 800738e:	e7fb      	b.n	8007388 <HAL_I2C_ER_IRQHandler+0x62>

08007390 <I2C_DMAAbort>:
{
 8007390:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007392:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (hi2c->hdmatx != NULL)
 8007394:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007396:	b10b      	cbz	r3, 800739c <I2C_DMAAbort+0xc>
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007398:	2200      	movs	r2, #0
 800739a:	639a      	str	r2, [r3, #56]	; 0x38
  if (hi2c->hdmarx != NULL)
 800739c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800739e:	b10b      	cbz	r3, 80073a4 <I2C_DMAAbort+0x14>
    hi2c->hdmarx->XferAbortCallback = NULL;
 80073a0:	2200      	movs	r2, #0
 80073a2:	639a      	str	r2, [r3, #56]	; 0x38
  I2C_TreatErrorCallback(hi2c);
 80073a4:	f7ff fdc8 	bl	8006f38 <I2C_TreatErrorCallback>
}
 80073a8:	bd08      	pop	{r3, pc}

080073aa <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073aa:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	2b20      	cmp	r3, #32
 80073b2:	d124      	bne.n	80073fe <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073b4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d022      	beq.n	8007402 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 80073bc:	2301      	movs	r3, #1
 80073be:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80073c2:	2324      	movs	r3, #36	; 0x24
 80073c4:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80073c8:	6802      	ldr	r2, [r0, #0]
 80073ca:	6813      	ldr	r3, [r2, #0]
 80073cc:	f023 0301 	bic.w	r3, r3, #1
 80073d0:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80073d2:	6802      	ldr	r2, [r0, #0]
 80073d4:	6813      	ldr	r3, [r2, #0]
 80073d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80073da:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80073dc:	6802      	ldr	r2, [r0, #0]
 80073de:	6813      	ldr	r3, [r2, #0]
 80073e0:	4319      	orrs	r1, r3
 80073e2:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80073e4:	6802      	ldr	r2, [r0, #0]
 80073e6:	6813      	ldr	r3, [r2, #0]
 80073e8:	f043 0301 	orr.w	r3, r3, #1
 80073ec:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80073ee:	2320      	movs	r3, #32
 80073f0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073f4:	2300      	movs	r3, #0
 80073f6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80073fa:	4618      	mov	r0, r3
 80073fc:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80073fe:	2002      	movs	r0, #2
 8007400:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8007402:	2002      	movs	r0, #2
  }
}
 8007404:	4770      	bx	lr

08007406 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007406:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800740a:	b2db      	uxtb	r3, r3
 800740c:	2b20      	cmp	r3, #32
 800740e:	d122      	bne.n	8007456 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007410:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8007414:	2b01      	cmp	r3, #1
 8007416:	d020      	beq.n	800745a <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8007418:	2301      	movs	r3, #1
 800741a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800741e:	2324      	movs	r3, #36	; 0x24
 8007420:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007424:	6802      	ldr	r2, [r0, #0]
 8007426:	6813      	ldr	r3, [r2, #0]
 8007428:	f023 0301 	bic.w	r3, r3, #1
 800742c:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800742e:	6802      	ldr	r2, [r0, #0]
 8007430:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007432:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007436:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800743a:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 800743c:	6802      	ldr	r2, [r0, #0]
 800743e:	6813      	ldr	r3, [r2, #0]
 8007440:	f043 0301 	orr.w	r3, r3, #1
 8007444:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007446:	2320      	movs	r3, #32
 8007448:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800744c:	2300      	movs	r3, #0
 800744e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8007452:	4618      	mov	r0, r3
 8007454:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8007456:	2002      	movs	r0, #2
 8007458:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800745a:	2002      	movs	r0, #2
  }
}
 800745c:	4770      	bx	lr

0800745e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800745e:	b538      	push	{r3, r4, r5, lr}
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007460:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8007464:	d043      	beq.n	80074ee <HAL_PCD_EP_DB_Receive+0x90>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007466:	6804      	ldr	r4, [r0, #0]
 8007468:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 800746c:	f891 c000 	ldrb.w	ip, [r1]
 8007470:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 8007474:	fa1e f383 	uxtah	r3, lr, r3
 8007478:	4423      	add	r3, r4
 800747a:	f8b3 4402 	ldrh.w	r4, [r3, #1026]	; 0x402
 800747e:	f3c4 0409 	ubfx	r4, r4, #0, #10

    if (ep->xfer_len >= count)
 8007482:	698b      	ldr	r3, [r1, #24]
 8007484:	42a3      	cmp	r3, r4
 8007486:	d328      	bcc.n	80074da <HAL_PCD_EP_DB_Receive+0x7c>
    {
      ep->xfer_len -= count;
 8007488:	1b1b      	subs	r3, r3, r4
 800748a:	618b      	str	r3, [r1, #24]
    else
    {
      ep->xfer_len = 0U;
    }

    if (ep->xfer_len == 0U)
 800748c:	698b      	ldr	r3, [r1, #24]
 800748e:	b97b      	cbnz	r3, 80074b0 <HAL_PCD_EP_DB_Receive+0x52>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007490:	6805      	ldr	r5, [r0, #0]
 8007492:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 8007496:	b29b      	uxth	r3, r3
 8007498:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800749c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074a0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80074a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074ac:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80074b0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80074b4:	d00e      	beq.n	80074d4 <HAL_PCD_EP_DB_Receive+0x76>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80074b6:	6802      	ldr	r2, [r0, #0]
 80074b8:	780d      	ldrb	r5, [r1, #0]
 80074ba:	f832 3025 	ldrh.w	r3, [r2, r5, lsl #2]
 80074be:	b29b      	uxth	r3, r3
 80074c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074cc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80074d0:	f822 3025 	strh.w	r3, [r2, r5, lsl #2]
    }

    if (count != 0U)
 80074d4:	b924      	cbnz	r4, 80074e0 <HAL_PCD_EP_DB_Receive+0x82>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
    }
  }

  return count;
}
 80074d6:	4620      	mov	r0, r4
 80074d8:	bd38      	pop	{r3, r4, r5, pc}
      ep->xfer_len = 0U;
 80074da:	2300      	movs	r3, #0
 80074dc:	618b      	str	r3, [r1, #24]
 80074de:	e7d5      	b.n	800748c <HAL_PCD_EP_DB_Receive+0x2e>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80074e0:	4623      	mov	r3, r4
 80074e2:	890a      	ldrh	r2, [r1, #8]
 80074e4:	6949      	ldr	r1, [r1, #20]
 80074e6:	6800      	ldr	r0, [r0, #0]
 80074e8:	f004 fa1d 	bl	800b926 <USB_ReadPMA>
 80074ec:	e7f3      	b.n	80074d6 <HAL_PCD_EP_DB_Receive+0x78>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80074ee:	6804      	ldr	r4, [r0, #0]
 80074f0:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 80074f4:	f891 c000 	ldrb.w	ip, [r1]
 80074f8:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 80074fc:	fa1e f383 	uxtah	r3, lr, r3
 8007500:	4423      	add	r3, r4
 8007502:	f8b3 4406 	ldrh.w	r4, [r3, #1030]	; 0x406
 8007506:	f3c4 0409 	ubfx	r4, r4, #0, #10
    if (ep->xfer_len >= count)
 800750a:	698b      	ldr	r3, [r1, #24]
 800750c:	42a3      	cmp	r3, r4
 800750e:	d32f      	bcc.n	8007570 <HAL_PCD_EP_DB_Receive+0x112>
      ep->xfer_len -= count;
 8007510:	1b1b      	subs	r3, r3, r4
 8007512:	618b      	str	r3, [r1, #24]
    if (ep->xfer_len == 0U)
 8007514:	698b      	ldr	r3, [r1, #24]
 8007516:	b97b      	cbnz	r3, 8007538 <HAL_PCD_EP_DB_Receive+0xda>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007518:	6805      	ldr	r5, [r0, #0]
 800751a:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 800751e:	b29b      	uxth	r3, r3
 8007520:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007524:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007528:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800752c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007530:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007534:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8007538:	f012 0f40 	tst.w	r2, #64	; 0x40
 800753c:	d10f      	bne.n	800755e <HAL_PCD_EP_DB_Receive+0x100>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800753e:	6802      	ldr	r2, [r0, #0]
 8007540:	f891 c000 	ldrb.w	ip, [r1]
 8007544:	f832 302c 	ldrh.w	r3, [r2, ip, lsl #2]
 8007548:	b29b      	uxth	r3, r3
 800754a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800754e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007552:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007556:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800755a:	f822 302c 	strh.w	r3, [r2, ip, lsl #2]
    if (count != 0U)
 800755e:	2c00      	cmp	r4, #0
 8007560:	d0b9      	beq.n	80074d6 <HAL_PCD_EP_DB_Receive+0x78>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007562:	4623      	mov	r3, r4
 8007564:	894a      	ldrh	r2, [r1, #10]
 8007566:	6949      	ldr	r1, [r1, #20]
 8007568:	6800      	ldr	r0, [r0, #0]
 800756a:	f004 f9dc 	bl	800b926 <USB_ReadPMA>
 800756e:	e7b2      	b.n	80074d6 <HAL_PCD_EP_DB_Receive+0x78>
      ep->xfer_len = 0U;
 8007570:	2300      	movs	r3, #0
 8007572:	618b      	str	r3, [r1, #24]
 8007574:	e7ce      	b.n	8007514 <HAL_PCD_EP_DB_Receive+0xb6>

08007576 <HAL_PCD_Init>:
  if (hpcd == NULL)
 8007576:	2800      	cmp	r0, #0
 8007578:	d06d      	beq.n	8007656 <HAL_PCD_Init+0xe0>
{
 800757a:	b530      	push	{r4, r5, lr}
 800757c:	b087      	sub	sp, #28
 800757e:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007580:	f890 32a9 	ldrb.w	r3, [r0, #681]	; 0x2a9
 8007584:	b13b      	cbz	r3, 8007596 <HAL_PCD_Init+0x20>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8007586:	2303      	movs	r3, #3
 8007588:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9
  __HAL_PCD_DISABLE(hpcd);
 800758c:	6820      	ldr	r0, [r4, #0]
 800758e:	f003 faa8 	bl	800aae2 <USB_DisableGlobalInt>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007592:	2300      	movs	r3, #0
 8007594:	e01f      	b.n	80075d6 <HAL_PCD_Init+0x60>
    hpcd->Lock = HAL_UNLOCKED;
 8007596:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
    HAL_PCD_MspInit(hpcd);
 800759a:	f005 fc05 	bl	800cda8 <HAL_PCD_MspInit>
 800759e:	e7f2      	b.n	8007586 <HAL_PCD_Init+0x10>
    hpcd->IN_ep[i].is_in = 1U;
 80075a0:	1c5a      	adds	r2, r3, #1
 80075a2:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80075a6:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 80075aa:	2001      	movs	r0, #1
 80075ac:	7048      	strb	r0, [r1, #1]
    hpcd->IN_ep[i].num = i;
 80075ae:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80075b2:	f804 3031 	strb.w	r3, [r4, r1, lsl #3]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80075b6:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80075ba:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 80075be:	86cb      	strh	r3, [r1, #54]	; 0x36
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80075c0:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 80075c4:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 80075c8:	2000      	movs	r0, #0
 80075ca:	f88c 0003 	strb.w	r0, [ip, #3]
    hpcd->IN_ep[i].maxpacket = 0U;
 80075ce:	6388      	str	r0, [r1, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 80075d0:	63c8      	str	r0, [r1, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 80075d2:	6408      	str	r0, [r1, #64]	; 0x40
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80075d4:	b2d3      	uxtb	r3, r2
 80075d6:	6860      	ldr	r0, [r4, #4]
 80075d8:	4283      	cmp	r3, r0
 80075da:	d3e1      	bcc.n	80075a0 <HAL_PCD_Init+0x2a>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80075dc:	2300      	movs	r3, #0
 80075de:	e016      	b.n	800760e <HAL_PCD_Init+0x98>
    hpcd->OUT_ep[i].is_in = 0U;
 80075e0:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80075e4:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80075e8:	2100      	movs	r1, #0
 80075ea:	f882 1169 	strb.w	r1, [r2, #361]	; 0x169
    hpcd->OUT_ep[i].num = i;
 80075ee:	f882 3168 	strb.w	r3, [r2, #360]	; 0x168
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80075f2:	f882 116b 	strb.w	r1, [r2, #363]	; 0x16b
    hpcd->OUT_ep[i].maxpacket = 0U;
 80075f6:	f8c2 1178 	str.w	r1, [r2, #376]	; 0x178
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80075fa:	f8c2 117c 	str.w	r1, [r2, #380]	; 0x17c
    hpcd->OUT_ep[i].xfer_len = 0U;
 80075fe:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8007602:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8007606:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800760a:	3301      	adds	r3, #1
 800760c:	b2db      	uxtb	r3, r3
 800760e:	4298      	cmp	r0, r3
 8007610:	d8e6      	bhi.n	80075e0 <HAL_PCD_Init+0x6a>
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007612:	46a4      	mov	ip, r4
 8007614:	f85c 5b10 	ldr.w	r5, [ip], #16
 8007618:	46ee      	mov	lr, sp
 800761a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800761e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8007622:	f8dc 3000 	ldr.w	r3, [ip]
 8007626:	f8ce 3000 	str.w	r3, [lr]
 800762a:	1d23      	adds	r3, r4, #4
 800762c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800762e:	4628      	mov	r0, r5
 8007630:	f003 fa61 	bl	800aaf6 <USB_DevInit>
  hpcd->USB_Address = 0U;
 8007634:	2300      	movs	r3, #0
 8007636:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800763a:	2301      	movs	r3, #1
 800763c:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9
  if (hpcd->Init.lpm_enable == 1U)
 8007640:	69e3      	ldr	r3, [r4, #28]
 8007642:	2b01      	cmp	r3, #1
 8007644:	d002      	beq.n	800764c <HAL_PCD_Init+0xd6>
  return HAL_OK;
 8007646:	2000      	movs	r0, #0
}
 8007648:	b007      	add	sp, #28
 800764a:	bd30      	pop	{r4, r5, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800764c:	4620      	mov	r0, r4
 800764e:	f000 fee8 	bl	8008422 <HAL_PCDEx_ActivateLPM>
  return HAL_OK;
 8007652:	2000      	movs	r0, #0
 8007654:	e7f8      	b.n	8007648 <HAL_PCD_Init+0xd2>
    return HAL_ERROR;
 8007656:	2001      	movs	r0, #1
}
 8007658:	4770      	bx	lr

0800765a <HAL_PCD_Start>:
  __HAL_LOCK(hpcd);
 800765a:	f890 32a8 	ldrb.w	r3, [r0, #680]	; 0x2a8
 800765e:	2b01      	cmp	r3, #1
 8007660:	d00e      	beq.n	8007680 <HAL_PCD_Start+0x26>
{
 8007662:	b510      	push	{r4, lr}
 8007664:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8007666:	2301      	movs	r3, #1
 8007668:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800766c:	6800      	ldr	r0, [r0, #0]
 800766e:	f003 fa2f 	bl	800aad0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007672:	6820      	ldr	r0, [r4, #0]
 8007674:	f003 fd84 	bl	800b180 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007678:	2000      	movs	r0, #0
 800767a:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 800767e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8007680:	2002      	movs	r0, #2
}
 8007682:	4770      	bx	lr

08007684 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007684:	b570      	push	{r4, r5, r6, lr}
 8007686:	4605      	mov	r5, r0
 8007688:	460c      	mov	r4, r1
 800768a:	4616      	mov	r6, r2
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800768c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8007690:	f000 8109 	beq.w	80078a6 <HAL_PCD_EP_DB_Transmit+0x222>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007694:	6802      	ldr	r2, [r0, #0]
 8007696:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800769a:	7809      	ldrb	r1, [r1, #0]
 800769c:	00c8      	lsls	r0, r1, #3
 800769e:	fa10 f383 	uxtah	r3, r0, r3
 80076a2:	4413      	add	r3, r2
 80076a4:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 80076a8:	f3c2 0209 	ubfx	r2, r2, #0, #10

    if (ep->xfer_len > TxPctSize)
 80076ac:	69a3      	ldr	r3, [r4, #24]
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d951      	bls.n	8007756 <HAL_PCD_EP_DB_Transmit+0xd2>
    {
      ep->xfer_len -= TxPctSize;
 80076b2:	1a9b      	subs	r3, r3, r2
 80076b4:	61a3      	str	r3, [r4, #24]
    {
      ep->xfer_len = 0U;
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80076b6:	69a3      	ldr	r3, [r4, #24]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d168      	bne.n	800778e <HAL_PCD_EP_DB_Transmit+0x10a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80076bc:	7863      	ldrb	r3, [r4, #1]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d14c      	bne.n	800775c <HAL_PCD_EP_DB_Transmit+0xd8>
 80076c2:	682a      	ldr	r2, [r5, #0]
 80076c4:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 80076c8:	fa12 f383 	uxtah	r3, r2, r3
 80076cc:	4403      	add	r3, r0
 80076ce:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 80076d2:	b292      	uxth	r2, r2
 80076d4:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80076d8:	b292      	uxth	r2, r2
 80076da:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 80076de:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 80076e2:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80076e6:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80076ea:	b292      	uxth	r2, r2
 80076ec:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80076f0:	6829      	ldr	r1, [r5, #0]
 80076f2:	7862      	ldrb	r2, [r4, #1]
 80076f4:	2a00      	cmp	r2, #0
 80076f6:	d13d      	bne.n	8007774 <HAL_PCD_EP_DB_Transmit+0xf0>
 80076f8:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 80076fc:	fa11 f383 	uxtah	r3, r1, r3
 8007700:	7822      	ldrb	r2, [r4, #0]
 8007702:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007706:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800770a:	b292      	uxth	r2, r2
 800770c:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8007710:	b292      	uxth	r2, r2
 8007712:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007716:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800771a:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800771e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007722:	b292      	uxth	r2, r2
 8007724:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007728:	7821      	ldrb	r1, [r4, #0]
 800772a:	4628      	mov	r0, r5
 800772c:	f005 fb80 	bl	800ce30 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007730:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8007734:	d040      	beq.n	80077b8 <HAL_PCD_EP_DB_Transmit+0x134>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007736:	682a      	ldr	r2, [r5, #0]
 8007738:	7821      	ldrb	r1, [r4, #0]
 800773a:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 800773e:	b29b      	uxth	r3, r3
 8007740:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007744:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007748:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800774c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007750:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8007754:	e030      	b.n	80077b8 <HAL_PCD_EP_DB_Transmit+0x134>
      ep->xfer_len = 0U;
 8007756:	2300      	movs	r3, #0
 8007758:	61a3      	str	r3, [r4, #24]
 800775a:	e7ac      	b.n	80076b6 <HAL_PCD_EP_DB_Transmit+0x32>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800775c:	2b01      	cmp	r3, #1
 800775e:	d1c7      	bne.n	80076f0 <HAL_PCD_EP_DB_Transmit+0x6c>
 8007760:	682a      	ldr	r2, [r5, #0]
 8007762:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8007766:	fa12 f383 	uxtah	r3, r2, r3
 800776a:	4403      	add	r3, r0
 800776c:	2200      	movs	r2, #0
 800776e:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8007772:	e7bd      	b.n	80076f0 <HAL_PCD_EP_DB_Transmit+0x6c>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007774:	2a01      	cmp	r2, #1
 8007776:	d1d7      	bne.n	8007728 <HAL_PCD_EP_DB_Transmit+0xa4>
 8007778:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 800777c:	fa11 f383 	uxtah	r3, r1, r3
 8007780:	7821      	ldrb	r1, [r4, #0]
 8007782:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007786:	2200      	movs	r2, #0
 8007788:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800778c:	e7cc      	b.n	8007728 <HAL_PCD_EP_DB_Transmit+0xa4>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800778e:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8007792:	d00d      	beq.n	80077b0 <HAL_PCD_EP_DB_Transmit+0x12c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007794:	6828      	ldr	r0, [r5, #0]
 8007796:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800779a:	b29b      	uxth	r3, r3
 800779c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077a4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80077a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077ac:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80077b0:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d012      	beq.n	80077de <HAL_PCD_EP_DB_Transmit+0x15a>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80077b8:	682a      	ldr	r2, [r5, #0]
 80077ba:	7821      	ldrb	r1, [r4, #0]
 80077bc:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80077ca:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 80077ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077d6:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
}
 80077da:	2000      	movs	r0, #0
 80077dc:	bd70      	pop	{r4, r5, r6, pc}
        ep->xfer_buff += TxPctSize;
 80077de:	6963      	ldr	r3, [r4, #20]
 80077e0:	4413      	add	r3, r2
 80077e2:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 80077e4:	69e3      	ldr	r3, [r4, #28]
 80077e6:	4413      	add	r3, r2
 80077e8:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 80077ea:	6a21      	ldr	r1, [r4, #32]
 80077ec:	6923      	ldr	r3, [r4, #16]
 80077ee:	4299      	cmp	r1, r3
 80077f0:	d31b      	bcc.n	800782a <HAL_PCD_EP_DB_Transmit+0x1a6>
          ep->xfer_len_db -= len;
 80077f2:	1ac9      	subs	r1, r1, r3
 80077f4:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80077f6:	7862      	ldrb	r2, [r4, #1]
 80077f8:	2a00      	cmp	r2, #0
 80077fa:	d13f      	bne.n	800787c <HAL_PCD_EP_DB_Transmit+0x1f8>
 80077fc:	6829      	ldr	r1, [r5, #0]
 80077fe:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 8007802:	fa11 f282 	uxtah	r2, r1, r2
 8007806:	7821      	ldrb	r1, [r4, #0]
 8007808:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800780c:	2b3e      	cmp	r3, #62	; 0x3e
 800780e:	d918      	bls.n	8007842 <HAL_PCD_EP_DB_Transmit+0x1be>
 8007810:	0959      	lsrs	r1, r3, #5
 8007812:	f013 0f1f 	tst.w	r3, #31
 8007816:	d100      	bne.n	800781a <HAL_PCD_EP_DB_Transmit+0x196>
 8007818:	3901      	subs	r1, #1
 800781a:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 800781e:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8007822:	b289      	uxth	r1, r1
 8007824:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8007828:	e02a      	b.n	8007880 <HAL_PCD_EP_DB_Transmit+0x1fc>
        else if (ep->xfer_len_db == 0U)
 800782a:	b921      	cbnz	r1, 8007836 <HAL_PCD_EP_DB_Transmit+0x1b2>
          ep->xfer_fill_db = 0U;
 800782c:	2300      	movs	r3, #0
 800782e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          len = TxPctSize;
 8007832:	4613      	mov	r3, r2
 8007834:	e7df      	b.n	80077f6 <HAL_PCD_EP_DB_Transmit+0x172>
          ep->xfer_fill_db = 0U;
 8007836:	2300      	movs	r3, #0
 8007838:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          ep->xfer_len_db = 0U;
 800783c:	6223      	str	r3, [r4, #32]
          len = ep->xfer_len_db;
 800783e:	460b      	mov	r3, r1
 8007840:	e7d9      	b.n	80077f6 <HAL_PCD_EP_DB_Transmit+0x172>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007842:	b98b      	cbnz	r3, 8007868 <HAL_PCD_EP_DB_Transmit+0x1e4>
 8007844:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 8007848:	b289      	uxth	r1, r1
 800784a:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 800784e:	b289      	uxth	r1, r1
 8007850:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8007854:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 8007858:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800785c:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8007860:	b289      	uxth	r1, r1
 8007862:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8007866:	e00b      	b.n	8007880 <HAL_PCD_EP_DB_Transmit+0x1fc>
 8007868:	0859      	lsrs	r1, r3, #1
 800786a:	f013 0f01 	tst.w	r3, #1
 800786e:	d000      	beq.n	8007872 <HAL_PCD_EP_DB_Transmit+0x1ee>
 8007870:	3101      	adds	r1, #1
 8007872:	0289      	lsls	r1, r1, #10
 8007874:	b289      	uxth	r1, r1
 8007876:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 800787a:	e001      	b.n	8007880 <HAL_PCD_EP_DB_Transmit+0x1fc>
 800787c:	2a01      	cmp	r2, #1
 800787e:	d006      	beq.n	800788e <HAL_PCD_EP_DB_Transmit+0x20a>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007880:	b29b      	uxth	r3, r3
 8007882:	8922      	ldrh	r2, [r4, #8]
 8007884:	6961      	ldr	r1, [r4, #20]
 8007886:	6828      	ldr	r0, [r5, #0]
 8007888:	f003 fc89 	bl	800b19e <USB_WritePMA>
 800788c:	e794      	b.n	80077b8 <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800788e:	6829      	ldr	r1, [r5, #0]
 8007890:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 8007894:	fa11 f282 	uxtah	r2, r1, r2
 8007898:	7821      	ldrb	r1, [r4, #0]
 800789a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800789e:	b299      	uxth	r1, r3
 80078a0:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 80078a4:	e7ec      	b.n	8007880 <HAL_PCD_EP_DB_Transmit+0x1fc>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80078a6:	6802      	ldr	r2, [r0, #0]
 80078a8:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 80078ac:	7809      	ldrb	r1, [r1, #0]
 80078ae:	00c8      	lsls	r0, r1, #3
 80078b0:	fa10 f383 	uxtah	r3, r0, r3
 80078b4:	4413      	add	r3, r2
 80078b6:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80078ba:	f3c2 0209 	ubfx	r2, r2, #0, #10
    if (ep->xfer_len >= TxPctSize)
 80078be:	69a3      	ldr	r3, [r4, #24]
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d352      	bcc.n	800796a <HAL_PCD_EP_DB_Transmit+0x2e6>
      ep->xfer_len -= TxPctSize;
 80078c4:	1a9b      	subs	r3, r3, r2
 80078c6:	61a3      	str	r3, [r4, #24]
    if (ep->xfer_len == 0U)
 80078c8:	69a3      	ldr	r3, [r4, #24]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d169      	bne.n	80079a2 <HAL_PCD_EP_DB_Transmit+0x31e>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80078ce:	7863      	ldrb	r3, [r4, #1]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d14d      	bne.n	8007970 <HAL_PCD_EP_DB_Transmit+0x2ec>
 80078d4:	682a      	ldr	r2, [r5, #0]
 80078d6:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 80078da:	fa12 f383 	uxtah	r3, r2, r3
 80078de:	4418      	add	r0, r3
 80078e0:	f8b0 3402 	ldrh.w	r3, [r0, #1026]	; 0x402
 80078e4:	b29b      	uxth	r3, r3
 80078e6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	f8a0 3402 	strh.w	r3, [r0, #1026]	; 0x402
 80078f0:	f8b0 3402 	ldrh.w	r3, [r0, #1026]	; 0x402
 80078f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	f8a0 3402 	strh.w	r3, [r0, #1026]	; 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007902:	6829      	ldr	r1, [r5, #0]
 8007904:	7862      	ldrb	r2, [r4, #1]
 8007906:	2a00      	cmp	r2, #0
 8007908:	d13e      	bne.n	8007988 <HAL_PCD_EP_DB_Transmit+0x304>
 800790a:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 800790e:	fa11 f383 	uxtah	r3, r1, r3
 8007912:	7822      	ldrb	r2, [r4, #0]
 8007914:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007918:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800791c:	b292      	uxth	r2, r2
 800791e:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8007922:	b292      	uxth	r2, r2
 8007924:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007928:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800792c:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8007930:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007934:	b292      	uxth	r2, r2
 8007936:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800793a:	7821      	ldrb	r1, [r4, #0]
 800793c:	4628      	mov	r0, r5
 800793e:	f005 fa77 	bl	800ce30 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007942:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8007946:	f47f af37 	bne.w	80077b8 <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800794a:	682a      	ldr	r2, [r5, #0]
 800794c:	7821      	ldrb	r1, [r4, #0]
 800794e:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8007952:	b29b      	uxth	r3, r3
 8007954:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007958:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800795c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007960:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007964:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8007968:	e726      	b.n	80077b8 <HAL_PCD_EP_DB_Transmit+0x134>
      ep->xfer_len = 0U;
 800796a:	2300      	movs	r3, #0
 800796c:	61a3      	str	r3, [r4, #24]
 800796e:	e7ab      	b.n	80078c8 <HAL_PCD_EP_DB_Transmit+0x244>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007970:	2b01      	cmp	r3, #1
 8007972:	d1c6      	bne.n	8007902 <HAL_PCD_EP_DB_Transmit+0x27e>
 8007974:	682a      	ldr	r2, [r5, #0]
 8007976:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800797a:	fa12 f383 	uxtah	r3, r2, r3
 800797e:	4418      	add	r0, r3
 8007980:	2300      	movs	r3, #0
 8007982:	f8a0 3402 	strh.w	r3, [r0, #1026]	; 0x402
 8007986:	e7bc      	b.n	8007902 <HAL_PCD_EP_DB_Transmit+0x27e>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007988:	2a01      	cmp	r2, #1
 800798a:	d1d6      	bne.n	800793a <HAL_PCD_EP_DB_Transmit+0x2b6>
 800798c:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8007990:	fa11 f383 	uxtah	r3, r1, r3
 8007994:	7821      	ldrb	r1, [r4, #0]
 8007996:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800799a:	2200      	movs	r2, #0
 800799c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80079a0:	e7cb      	b.n	800793a <HAL_PCD_EP_DB_Transmit+0x2b6>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80079a2:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 80079a6:	d10d      	bne.n	80079c4 <HAL_PCD_EP_DB_Transmit+0x340>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80079a8:	6828      	ldr	r0, [r5, #0]
 80079aa:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80079bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079c0:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 80079c4:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	f47f aef5 	bne.w	80077b8 <HAL_PCD_EP_DB_Transmit+0x134>
        ep->xfer_buff += TxPctSize;
 80079ce:	6963      	ldr	r3, [r4, #20]
 80079d0:	4413      	add	r3, r2
 80079d2:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 80079d4:	69e3      	ldr	r3, [r4, #28]
 80079d6:	4413      	add	r3, r2
 80079d8:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 80079da:	6a21      	ldr	r1, [r4, #32]
 80079dc:	6923      	ldr	r3, [r4, #16]
 80079de:	4299      	cmp	r1, r3
 80079e0:	d31b      	bcc.n	8007a1a <HAL_PCD_EP_DB_Transmit+0x396>
          ep->xfer_len_db -= len;
 80079e2:	1ac9      	subs	r1, r1, r3
 80079e4:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80079e6:	6829      	ldr	r1, [r5, #0]
 80079e8:	7862      	ldrb	r2, [r4, #1]
 80079ea:	2a00      	cmp	r2, #0
 80079ec:	d13e      	bne.n	8007a6c <HAL_PCD_EP_DB_Transmit+0x3e8>
 80079ee:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 80079f2:	fa11 f282 	uxtah	r2, r1, r2
 80079f6:	7821      	ldrb	r1, [r4, #0]
 80079f8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80079fc:	2b3e      	cmp	r3, #62	; 0x3e
 80079fe:	d918      	bls.n	8007a32 <HAL_PCD_EP_DB_Transmit+0x3ae>
 8007a00:	0959      	lsrs	r1, r3, #5
 8007a02:	f013 0f1f 	tst.w	r3, #31
 8007a06:	d100      	bne.n	8007a0a <HAL_PCD_EP_DB_Transmit+0x386>
 8007a08:	3901      	subs	r1, #1
 8007a0a:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 8007a0e:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8007a12:	b289      	uxth	r1, r1
 8007a14:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 8007a18:	e02a      	b.n	8007a70 <HAL_PCD_EP_DB_Transmit+0x3ec>
        else if (ep->xfer_len_db == 0U)
 8007a1a:	b921      	cbnz	r1, 8007a26 <HAL_PCD_EP_DB_Transmit+0x3a2>
          ep->xfer_fill_db = 0U;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          len = TxPctSize;
 8007a22:	4613      	mov	r3, r2
 8007a24:	e7df      	b.n	80079e6 <HAL_PCD_EP_DB_Transmit+0x362>
          ep->xfer_len_db = 0U;
 8007a26:	2300      	movs	r3, #0
 8007a28:	6223      	str	r3, [r4, #32]
          ep->xfer_fill_db = 0;
 8007a2a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          len = ep->xfer_len_db;
 8007a2e:	460b      	mov	r3, r1
 8007a30:	e7d9      	b.n	80079e6 <HAL_PCD_EP_DB_Transmit+0x362>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007a32:	b98b      	cbnz	r3, 8007a58 <HAL_PCD_EP_DB_Transmit+0x3d4>
 8007a34:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	; 0x406
 8007a38:	b289      	uxth	r1, r1
 8007a3a:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 8007a3e:	b289      	uxth	r1, r1
 8007a40:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 8007a44:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	; 0x406
 8007a48:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8007a4c:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8007a50:	b289      	uxth	r1, r1
 8007a52:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 8007a56:	e00b      	b.n	8007a70 <HAL_PCD_EP_DB_Transmit+0x3ec>
 8007a58:	0859      	lsrs	r1, r3, #1
 8007a5a:	f013 0f01 	tst.w	r3, #1
 8007a5e:	d000      	beq.n	8007a62 <HAL_PCD_EP_DB_Transmit+0x3de>
 8007a60:	3101      	adds	r1, #1
 8007a62:	0289      	lsls	r1, r1, #10
 8007a64:	b289      	uxth	r1, r1
 8007a66:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 8007a6a:	e001      	b.n	8007a70 <HAL_PCD_EP_DB_Transmit+0x3ec>
 8007a6c:	2a01      	cmp	r2, #1
 8007a6e:	d006      	beq.n	8007a7e <HAL_PCD_EP_DB_Transmit+0x3fa>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007a70:	b29b      	uxth	r3, r3
 8007a72:	8962      	ldrh	r2, [r4, #10]
 8007a74:	6961      	ldr	r1, [r4, #20]
 8007a76:	6828      	ldr	r0, [r5, #0]
 8007a78:	f003 fb91 	bl	800b19e <USB_WritePMA>
 8007a7c:	e69c      	b.n	80077b8 <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007a7e:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 8007a82:	fa11 f282 	uxtah	r2, r1, r2
 8007a86:	7821      	ldrb	r1, [r4, #0]
 8007a88:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007a8c:	b299      	uxth	r1, r3
 8007a8e:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 8007a92:	e7ed      	b.n	8007a70 <HAL_PCD_EP_DB_Transmit+0x3ec>

08007a94 <PCD_EP_ISR_Handler>:
{
 8007a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a98:	4605      	mov	r5, r0
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007a9a:	e0ca      	b.n	8007c32 <PCD_EP_ISR_Handler+0x19e>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007a9c:	8803      	ldrh	r3, [r0, #0]
 8007a9e:	b29b      	uxth	r3, r3
 8007aa0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8007aa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007aa8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007aac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007ab4:	6829      	ldr	r1, [r5, #0]
 8007ab6:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8007aba:	f895 2028 	ldrb.w	r2, [r5, #40]	; 0x28
 8007abe:	00d2      	lsls	r2, r2, #3
 8007ac0:	fa12 f383 	uxtah	r3, r2, r3
 8007ac4:	440b      	add	r3, r1
 8007ac6:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007aca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ace:	646b      	str	r3, [r5, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8007ad0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8007ad2:	4413      	add	r3, r2
 8007ad4:	63eb      	str	r3, [r5, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8007ad6:	2100      	movs	r1, #0
 8007ad8:	4628      	mov	r0, r5
 8007ada:	f005 f9a9 	bl	800ce30 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8007ade:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	f000 80a5 	beq.w	8007c32 <PCD_EP_ISR_Handler+0x19e>
 8007ae8:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	f040 80a1 	bne.w	8007c32 <PCD_EP_ISR_Handler+0x19e>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8007af0:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8007af4:	682a      	ldr	r2, [r5, #0]
 8007af6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007afa:	f8a2 304c 	strh.w	r3, [r2, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8007afe:	2300      	movs	r3, #0
 8007b00:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8007b04:	e095      	b.n	8007c32 <PCD_EP_ISR_Handler+0x19e>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007b06:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8007b0a:	f895 2168 	ldrb.w	r2, [r5, #360]	; 0x168
 8007b0e:	00d2      	lsls	r2, r2, #3
 8007b10:	fa12 f383 	uxtah	r3, r2, r3
 8007b14:	4403      	add	r3, r0
 8007b16:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	; 0x406
 8007b1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b1e:	f8c5 3184 	str.w	r3, [r5, #388]	; 0x184
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007b22:	f8b5 216e 	ldrh.w	r2, [r5, #366]	; 0x16e
 8007b26:	f505 712c 	add.w	r1, r5, #688	; 0x2b0
 8007b2a:	f003 fefc 	bl	800b926 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007b2e:	682a      	ldr	r2, [r5, #0]
 8007b30:	8813      	ldrh	r3, [r2, #0]
 8007b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b36:	051b      	lsls	r3, r3, #20
 8007b38:	0d1b      	lsrs	r3, r3, #20
 8007b3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b3e:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8007b40:	4628      	mov	r0, r5
 8007b42:	f005 f961 	bl	800ce08 <HAL_PCD_SetupStageCallback>
 8007b46:	e074      	b.n	8007c32 <PCD_EP_ISR_Handler+0x19e>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8007b48:	b989      	cbnz	r1, 8007b6e <PCD_EP_ISR_Handler+0xda>
 8007b4a:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8007b4e:	b292      	uxth	r2, r2
 8007b50:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8007b54:	b292      	uxth	r2, r2
 8007b56:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007b5a:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8007b5e:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8007b62:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007b66:	b292      	uxth	r2, r2
 8007b68:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007b6c:	e0bf      	b.n	8007cee <PCD_EP_ISR_Handler+0x25a>
 8007b6e:	084a      	lsrs	r2, r1, #1
 8007b70:	f011 0f01 	tst.w	r1, #1
 8007b74:	d000      	beq.n	8007b78 <PCD_EP_ISR_Handler+0xe4>
 8007b76:	3201      	adds	r2, #1
 8007b78:	0292      	lsls	r2, r2, #10
 8007b7a:	b292      	uxth	r2, r2
 8007b7c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007b80:	e0b5      	b.n	8007cee <PCD_EP_ISR_Handler+0x25a>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007b82:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8007b86:	b29e      	uxth	r6, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007b88:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8007b8c:	f040 80be 	bne.w	8007d0c <PCD_EP_ISR_Handler+0x278>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8007b90:	f016 0f80 	tst.w	r6, #128	; 0x80
 8007b94:	d04d      	beq.n	8007c32 <PCD_EP_ISR_Handler+0x19e>
        ep = &hpcd->IN_ep[epindex];
 8007b96:	1c62      	adds	r2, r4, #1
 8007b98:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8007b9c:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007ba0:	6828      	ldr	r0, [r5, #0]
 8007ba2:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8007bac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bb0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bb4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        if (ep->type != EP_TYPE_BULK)
 8007bbe:	78cb      	ldrb	r3, [r1, #3]
 8007bc0:	2b02      	cmp	r3, #2
 8007bc2:	f000 81a7 	beq.w	8007f14 <PCD_EP_ISR_Handler+0x480>
          ep->xfer_len = 0U;
 8007bc6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8007bca:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8007bce:	2200      	movs	r2, #0
 8007bd0:	641a      	str	r2, [r3, #64]	; 0x40
          if (ep->doublebuffer != 0U)
 8007bd2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007bd6:	b323      	cbz	r3, 8007c22 <PCD_EP_ISR_Handler+0x18e>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007bd8:	f016 0f40 	tst.w	r6, #64	; 0x40
 8007bdc:	f000 8163 	beq.w	8007ea6 <PCD_EP_ISR_Handler+0x412>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007be0:	784b      	ldrb	r3, [r1, #1]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	f040 814c 	bne.w	8007e80 <PCD_EP_ISR_Handler+0x3ec>
 8007be8:	682a      	ldr	r2, [r5, #0]
 8007bea:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8007bee:	fa12 f383 	uxtah	r3, r2, r3
 8007bf2:	1c62      	adds	r2, r4, #1
 8007bf4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007bf8:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 8007bfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c00:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8007c04:	b292      	uxth	r2, r2
 8007c06:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8007c0a:	b292      	uxth	r2, r2
 8007c0c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8007c10:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8007c14:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8007c18:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007c1c:	b292      	uxth	r2, r2
 8007c1e:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007c22:	3401      	adds	r4, #1
 8007c24:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8007c28:	f815 1034 	ldrb.w	r1, [r5, r4, lsl #3]
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	f005 f8ff 	bl	800ce30 <HAL_PCD_DataInStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007c32:	6828      	ldr	r0, [r5, #0]
 8007c34:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8007c38:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8007c3c:	f000 81ae 	beq.w	8007f9c <PCD_EP_ISR_Handler+0x508>
    wIstr = hpcd->Instance->ISTR;
 8007c40:	f8b0 4044 	ldrh.w	r4, [r0, #68]	; 0x44
 8007c44:	b2a3      	uxth	r3, r4
    if (epindex == 0U)
 8007c46:	f014 040f 	ands.w	r4, r4, #15
 8007c4a:	d19a      	bne.n	8007b82 <PCD_EP_ISR_Handler+0xee>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007c4c:	f013 0f10 	tst.w	r3, #16
 8007c50:	f43f af24 	beq.w	8007a9c <PCD_EP_ISR_Handler+0x8>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007c54:	8803      	ldrh	r3, [r0, #0]
 8007c56:	b29a      	uxth	r2, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007c58:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8007c5c:	f47f af53 	bne.w	8007b06 <PCD_EP_ISR_Handler+0x72>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007c60:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8007c64:	d0e5      	beq.n	8007c32 <PCD_EP_ISR_Handler+0x19e>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007c66:	8803      	ldrh	r3, [r0, #0]
 8007c68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c6c:	051b      	lsls	r3, r3, #20
 8007c6e:	0d1b      	lsrs	r3, r3, #20
 8007c70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c74:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007c76:	6828      	ldr	r0, [r5, #0]
 8007c78:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8007c7c:	f895 2168 	ldrb.w	r2, [r5, #360]	; 0x168
 8007c80:	00d2      	lsls	r2, r2, #3
 8007c82:	fa12 f383 	uxtah	r3, r2, r3
 8007c86:	4403      	add	r3, r0
 8007c88:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	; 0x406
 8007c8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c90:	f8c5 3184 	str.w	r3, [r5, #388]	; 0x184
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8007c94:	b18b      	cbz	r3, 8007cba <PCD_EP_ISR_Handler+0x226>
 8007c96:	f8d5 117c 	ldr.w	r1, [r5, #380]	; 0x17c
 8007c9a:	b171      	cbz	r1, 8007cba <PCD_EP_ISR_Handler+0x226>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007c9c:	f8b5 216e 	ldrh.w	r2, [r5, #366]	; 0x16e
 8007ca0:	f003 fe41 	bl	800b926 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8007ca4:	f8d5 2184 	ldr.w	r2, [r5, #388]	; 0x184
 8007ca8:	f8d5 317c 	ldr.w	r3, [r5, #380]	; 0x17c
 8007cac:	4413      	add	r3, r2
 8007cae:	f8c5 317c 	str.w	r3, [r5, #380]	; 0x17c
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8007cb2:	2100      	movs	r1, #0
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	f005 f8af 	bl	800ce18 <HAL_PCD_DataOutStageCallback>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8007cba:	682b      	ldr	r3, [r5, #0]
 8007cbc:	881a      	ldrh	r2, [r3, #0]
 8007cbe:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8007cc2:	d1b6      	bne.n	8007c32 <PCD_EP_ISR_Handler+0x19e>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8007cc4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8007cc8:	fa13 f382 	uxtah	r3, r3, r2
 8007ccc:	f8d5 1178 	ldr.w	r1, [r5, #376]	; 0x178
 8007cd0:	293e      	cmp	r1, #62	; 0x3e
 8007cd2:	f67f af39 	bls.w	8007b48 <PCD_EP_ISR_Handler+0xb4>
 8007cd6:	094a      	lsrs	r2, r1, #5
 8007cd8:	f011 0f1f 	tst.w	r1, #31
 8007cdc:	d100      	bne.n	8007ce0 <PCD_EP_ISR_Handler+0x24c>
 8007cde:	3a01      	subs	r2, #1
 8007ce0:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8007ce4:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007ce8:	b292      	uxth	r2, r2
 8007cea:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8007cee:	682a      	ldr	r2, [r5, #0]
 8007cf0:	8813      	ldrh	r3, [r2, #0]
 8007cf2:	b29b      	uxth	r3, r3
 8007cf4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007cf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cfc:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8007d00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d08:	8013      	strh	r3, [r2, #0]
 8007d0a:	e792      	b.n	8007c32 <PCD_EP_ISR_Handler+0x19e>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007d0c:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8007d10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d14:	051b      	lsls	r3, r3, #20
 8007d16:	0d1b      	lsrs	r3, r3, #20
 8007d18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d1c:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
 8007d20:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8007d24:	00c9      	lsls	r1, r1, #3
 8007d26:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8007d2a:	eb05 0801 	add.w	r8, r5, r1
        if (ep->doublebuffer == 0U)
 8007d2e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8007d32:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8007d36:	f893 3174 	ldrb.w	r3, [r3, #372]	; 0x174
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d140      	bne.n	8007dc0 <PCD_EP_ISR_Handler+0x32c>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007d3e:	6828      	ldr	r0, [r5, #0]
 8007d40:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8007d44:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8007d48:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8007d4c:	f892 2168 	ldrb.w	r2, [r2, #360]	; 0x168
 8007d50:	00d2      	lsls	r2, r2, #3
 8007d52:	fa12 f383 	uxtah	r3, r2, r3
 8007d56:	4403      	add	r3, r0
 8007d58:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	; 0x406
 8007d5c:	f3c7 0709 	ubfx	r7, r7, #0, #10
          if (count != 0U)
 8007d60:	bb17      	cbnz	r7, 8007da8 <PCD_EP_ISR_Handler+0x314>
        ep->xfer_count += count;
 8007d62:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8007d66:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8007d6a:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 8007d6e:	443a      	add	r2, r7
 8007d70:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
        ep->xfer_buff += count;
 8007d74:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 8007d78:	443a      	add	r2, r7
 8007d7a:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8007d7e:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 8007d82:	b13b      	cbz	r3, 8007d94 <PCD_EP_ISR_Handler+0x300>
 8007d84:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8007d88:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8007d8c:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8007d90:	429f      	cmp	r7, r3
 8007d92:	d270      	bcs.n	8007e76 <PCD_EP_ISR_Handler+0x3e2>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8007d94:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8007d98:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8007d9c:	f893 1168 	ldrb.w	r1, [r3, #360]	; 0x168
 8007da0:	4628      	mov	r0, r5
 8007da2:	f005 f839 	bl	800ce18 <HAL_PCD_DataOutStageCallback>
 8007da6:	e6f3      	b.n	8007b90 <PCD_EP_ISR_Handler+0xfc>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007da8:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8007dac:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8007db0:	463b      	mov	r3, r7
 8007db2:	f8b1 216e 	ldrh.w	r2, [r1, #366]	; 0x16e
 8007db6:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8007dba:	f003 fdb4 	bl	800b926 <USB_ReadPMA>
 8007dbe:	e7d0      	b.n	8007d62 <PCD_EP_ISR_Handler+0x2ce>
          if (ep->type == EP_TYPE_BULK)
 8007dc0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8007dc4:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8007dc8:	f893 316b 	ldrb.w	r3, [r3, #363]	; 0x16b
 8007dcc:	2b02      	cmp	r3, #2
 8007dce:	d033      	beq.n	8007e38 <PCD_EP_ISR_Handler+0x3a4>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007dd0:	6829      	ldr	r1, [r5, #0]
 8007dd2:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8007dd6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8007dda:	f892 0168 	ldrb.w	r0, [r2, #360]	; 0x168
 8007dde:	f831 3020 	ldrh.w	r3, [r1, r0, lsl #2]
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007de8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007df0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007df4:	f821 3020 	strh.w	r3, [r1, r0, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8007df8:	6828      	ldr	r0, [r5, #0]
 8007dfa:	f892 3168 	ldrb.w	r3, [r2, #360]	; 0x168
 8007dfe:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8007e02:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8007e06:	d01e      	beq.n	8007e46 <PCD_EP_ISR_Handler+0x3b2>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007e08:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8007e0c:	00db      	lsls	r3, r3, #3
 8007e0e:	fa13 f382 	uxtah	r3, r3, r2
 8007e12:	4403      	add	r3, r0
 8007e14:	f8b3 7402 	ldrh.w	r7, [r3, #1026]	; 0x402
 8007e18:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 8007e1c:	2f00      	cmp	r7, #0
 8007e1e:	d0a0      	beq.n	8007d62 <PCD_EP_ISR_Handler+0x2ce>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007e20:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8007e24:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8007e28:	463b      	mov	r3, r7
 8007e2a:	f8b1 2170 	ldrh.w	r2, [r1, #368]	; 0x170
 8007e2e:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8007e32:	f003 fd78 	bl	800b926 <USB_ReadPMA>
 8007e36:	e794      	b.n	8007d62 <PCD_EP_ISR_Handler+0x2ce>
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8007e38:	4632      	mov	r2, r6
 8007e3a:	4641      	mov	r1, r8
 8007e3c:	4628      	mov	r0, r5
 8007e3e:	f7ff fb0e 	bl	800745e <HAL_PCD_EP_DB_Receive>
 8007e42:	4607      	mov	r7, r0
 8007e44:	e78d      	b.n	8007d62 <PCD_EP_ISR_Handler+0x2ce>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007e46:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8007e4a:	00db      	lsls	r3, r3, #3
 8007e4c:	fa13 f382 	uxtah	r3, r3, r2
 8007e50:	4403      	add	r3, r0
 8007e52:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	; 0x406
 8007e56:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 8007e5a:	2f00      	cmp	r7, #0
 8007e5c:	d081      	beq.n	8007d62 <PCD_EP_ISR_Handler+0x2ce>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007e5e:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8007e62:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8007e66:	463b      	mov	r3, r7
 8007e68:	f8b1 2172 	ldrh.w	r2, [r1, #370]	; 0x172
 8007e6c:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8007e70:	f003 fd59 	bl	800b926 <USB_ReadPMA>
 8007e74:	e775      	b.n	8007d62 <PCD_EP_ISR_Handler+0x2ce>
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8007e76:	4641      	mov	r1, r8
 8007e78:	6828      	ldr	r0, [r5, #0]
 8007e7a:	f003 f9a4 	bl	800b1c6 <USB_EPStartXfer>
 8007e7e:	e687      	b.n	8007b90 <PCD_EP_ISR_Handler+0xfc>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	f47f aece 	bne.w	8007c22 <PCD_EP_ISR_Handler+0x18e>
 8007e86:	682a      	ldr	r2, [r5, #0]
 8007e88:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8007e8c:	fa12 f383 	uxtah	r3, r2, r3
 8007e90:	1c62      	adds	r2, r4, #1
 8007e92:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007e96:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 8007e9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8007ea4:	e6bd      	b.n	8007c22 <PCD_EP_ISR_Handler+0x18e>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007ea6:	6829      	ldr	r1, [r5, #0]
 8007ea8:	1c63      	adds	r3, r4, #1
 8007eaa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007eae:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8007eb2:	785a      	ldrb	r2, [r3, #1]
 8007eb4:	b9e2      	cbnz	r2, 8007ef0 <PCD_EP_ISR_Handler+0x45c>
 8007eb6:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8007eba:	fa11 f383 	uxtah	r3, r1, r3
 8007ebe:	1c62      	adds	r2, r4, #1
 8007ec0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007ec4:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 8007ec8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ecc:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8007ed0:	b292      	uxth	r2, r2
 8007ed2:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8007ed6:	b292      	uxth	r2, r2
 8007ed8:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007edc:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8007ee0:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8007ee4:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8007ee8:	b292      	uxth	r2, r2
 8007eea:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007eee:	e698      	b.n	8007c22 <PCD_EP_ISR_Handler+0x18e>
 8007ef0:	2a01      	cmp	r2, #1
 8007ef2:	f47f ae96 	bne.w	8007c22 <PCD_EP_ISR_Handler+0x18e>
 8007ef6:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8007efa:	fa11 f383 	uxtah	r3, r1, r3
 8007efe:	1c62      	adds	r2, r4, #1
 8007f00:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007f04:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 8007f08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8007f12:	e686      	b.n	8007c22 <PCD_EP_ISR_Handler+0x18e>
          if ((wEPVal & USB_EP_KIND) == 0U)
 8007f14:	f416 7f80 	tst.w	r6, #256	; 0x100
 8007f18:	d13b      	bne.n	8007f92 <PCD_EP_ISR_Handler+0x4fe>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007f1a:	6828      	ldr	r0, [r5, #0]
 8007f1c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8007f20:	1c62      	adds	r2, r4, #1
 8007f22:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007f26:	f815 6032 	ldrb.w	r6, [r5, r2, lsl #3]
 8007f2a:	00f2      	lsls	r2, r6, #3
 8007f2c:	fa12 f383 	uxtah	r3, r2, r3
 8007f30:	4403      	add	r3, r0
 8007f32:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8007f36:	f3c3 0309 	ubfx	r3, r3, #0, #10
            if (ep->xfer_len > TxPctSize)
 8007f3a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8007f3e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8007f42:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d910      	bls.n	8007f6a <PCD_EP_ISR_Handler+0x4d6>
              ep->xfer_len -= TxPctSize;
 8007f48:	eb04 0784 	add.w	r7, r4, r4, lsl #2
 8007f4c:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
 8007f50:	1ad2      	subs	r2, r2, r3
 8007f52:	643a      	str	r2, [r7, #64]	; 0x40
            if (ep->xfer_len == 0U)
 8007f54:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8007f58:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8007f5c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007f5e:	b95a      	cbnz	r2, 8007f78 <PCD_EP_ISR_Handler+0x4e4>
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007f60:	4631      	mov	r1, r6
 8007f62:	4628      	mov	r0, r5
 8007f64:	f004 ff64 	bl	800ce30 <HAL_PCD_DataInStageCallback>
 8007f68:	e663      	b.n	8007c32 <PCD_EP_ISR_Handler+0x19e>
              ep->xfer_len = 0U;
 8007f6a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8007f6e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8007f72:	2700      	movs	r7, #0
 8007f74:	6417      	str	r7, [r2, #64]	; 0x40
 8007f76:	e7ed      	b.n	8007f54 <PCD_EP_ISR_Handler+0x4c0>
              ep->xfer_buff += TxPctSize;
 8007f78:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8007f7c:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8007f80:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 8007f82:	441e      	add	r6, r3
 8007f84:	63d6      	str	r6, [r2, #60]	; 0x3c
              ep->xfer_count += TxPctSize;
 8007f86:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8007f88:	4423      	add	r3, r4
 8007f8a:	6453      	str	r3, [r2, #68]	; 0x44
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007f8c:	f003 f91b 	bl	800b1c6 <USB_EPStartXfer>
 8007f90:	e64f      	b.n	8007c32 <PCD_EP_ISR_Handler+0x19e>
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8007f92:	4632      	mov	r2, r6
 8007f94:	4628      	mov	r0, r5
 8007f96:	f7ff fb75 	bl	8007684 <HAL_PCD_EP_DB_Transmit>
 8007f9a:	e64a      	b.n	8007c32 <PCD_EP_ISR_Handler+0x19e>
}
 8007f9c:	2000      	movs	r0, #0
 8007f9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007fa2 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8007fa2:	f890 32a8 	ldrb.w	r3, [r0, #680]	; 0x2a8
 8007fa6:	2b01      	cmp	r3, #1
 8007fa8:	d00d      	beq.n	8007fc6 <HAL_PCD_SetAddress+0x24>
{
 8007faa:	b510      	push	{r4, lr}
 8007fac:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8007fae:	2301      	movs	r3, #1
 8007fb0:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8007fb4:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007fb8:	6800      	ldr	r0, [r0, #0]
 8007fba:	f003 f8db 	bl	800b174 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007fbe:	2000      	movs	r0, #0
 8007fc0:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8007fc4:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8007fc6:	2002      	movs	r0, #2
}
 8007fc8:	4770      	bx	lr

08007fca <HAL_PCD_IRQHandler>:
{
 8007fca:	b510      	push	{r4, lr}
 8007fcc:	4604      	mov	r4, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007fce:	6800      	ldr	r0, [r0, #0]
 8007fd0:	f003 f8e1 	bl	800b196 <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007fd4:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 8007fd8:	d123      	bne.n	8008022 <HAL_PCD_IRQHandler+0x58>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007fda:	f410 6f80 	tst.w	r0, #1024	; 0x400
 8007fde:	d124      	bne.n	800802a <HAL_PCD_IRQHandler+0x60>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007fe0:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 8007fe4:	d132      	bne.n	800804c <HAL_PCD_IRQHandler+0x82>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007fe6:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 8007fea:	d139      	bne.n	8008060 <HAL_PCD_IRQHandler+0x96>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007fec:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 8007ff0:	d140      	bne.n	8008074 <HAL_PCD_IRQHandler+0xaa>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007ff2:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8007ff6:	d167      	bne.n	80080c8 <HAL_PCD_IRQHandler+0xfe>
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007ff8:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007ffc:	f040 8081 	bne.w	8008102 <HAL_PCD_IRQHandler+0x138>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8008000:	f410 7f00 	tst.w	r0, #512	; 0x200
 8008004:	f040 80ad 	bne.w	8008162 <HAL_PCD_IRQHandler+0x198>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8008008:	f410 7f80 	tst.w	r0, #256	; 0x100
 800800c:	d027      	beq.n	800805e <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800800e:	6822      	ldr	r2, [r4, #0]
 8008010:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8008014:	b29b      	uxth	r3, r3
 8008016:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800801a:	b29b      	uxth	r3, r3
 800801c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 8008020:	e01d      	b.n	800805e <HAL_PCD_IRQHandler+0x94>
    (void)PCD_EP_ISR_Handler(hpcd);
 8008022:	4620      	mov	r0, r4
 8008024:	f7ff fd36 	bl	8007a94 <PCD_EP_ISR_Handler>
    return;
 8008028:	e019      	b.n	800805e <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800802a:	6822      	ldr	r2, [r4, #0]
 800802c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8008030:	b29b      	uxth	r3, r3
 8008032:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008036:	b29b      	uxth	r3, r3
 8008038:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 800803c:	4620      	mov	r0, r4
 800803e:	f004 ff08 	bl	800ce52 <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8008042:	2100      	movs	r1, #0
 8008044:	4620      	mov	r0, r4
 8008046:	f7ff ffac 	bl	8007fa2 <HAL_PCD_SetAddress>
    return;
 800804a:	e008      	b.n	800805e <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800804c:	6822      	ldr	r2, [r4, #0]
 800804e:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8008052:	b29b      	uxth	r3, r3
 8008054:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008058:	b29b      	uxth	r3, r3
 800805a:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 800805e:	bd10      	pop	{r4, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8008060:	6822      	ldr	r2, [r4, #0]
 8008062:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8008066:	b29b      	uxth	r3, r3
 8008068:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800806c:	b29b      	uxth	r3, r3
 800806e:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 8008072:	e7f4      	b.n	800805e <HAL_PCD_IRQHandler+0x94>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8008074:	6822      	ldr	r2, [r4, #0]
 8008076:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 800807a:	b29b      	uxth	r3, r3
 800807c:	f023 0304 	bic.w	r3, r3, #4
 8008080:	b29b      	uxth	r3, r3
 8008082:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8008086:	6822      	ldr	r2, [r4, #0]
 8008088:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 800808c:	b29b      	uxth	r3, r3
 800808e:	f023 0308 	bic.w	r3, r3, #8
 8008092:	b29b      	uxth	r3, r3
 8008094:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    if (hpcd->LPM_State == LPM_L1)
 8008098:	f894 32e0 	ldrb.w	r3, [r4, #736]	; 0x2e0
 800809c:	2b01      	cmp	r3, #1
 800809e:	d00c      	beq.n	80080ba <HAL_PCD_IRQHandler+0xf0>
    HAL_PCD_ResumeCallback(hpcd);
 80080a0:	4620      	mov	r0, r4
 80080a2:	f004 fef9 	bl	800ce98 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80080a6:	6822      	ldr	r2, [r4, #0]
 80080a8:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80080ac:	b29b      	uxth	r3, r3
 80080ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 80080b8:	e7d1      	b.n	800805e <HAL_PCD_IRQHandler+0x94>
      hpcd->LPM_State = LPM_L0;
 80080ba:	2100      	movs	r1, #0
 80080bc:	f884 12e0 	strb.w	r1, [r4, #736]	; 0x2e0
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80080c0:	4620      	mov	r0, r4
 80080c2:	f004 ffa1 	bl	800d008 <HAL_PCDEx_LPM_Callback>
 80080c6:	e7eb      	b.n	80080a0 <HAL_PCD_IRQHandler+0xd6>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80080c8:	6822      	ldr	r2, [r4, #0]
 80080ca:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80080ce:	b29b      	uxth	r3, r3
 80080d0:	f043 0308 	orr.w	r3, r3, #8
 80080d4:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80080d8:	6822      	ldr	r2, [r4, #0]
 80080da:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80080de:	b29b      	uxth	r3, r3
 80080e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80080e4:	b29b      	uxth	r3, r3
 80080e6:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80080ea:	6822      	ldr	r2, [r4, #0]
 80080ec:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80080f0:	b29b      	uxth	r3, r3
 80080f2:	f043 0304 	orr.w	r3, r3, #4
 80080f6:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_SuspendCallback(hpcd);
 80080fa:	4620      	mov	r0, r4
 80080fc:	f004 febc 	bl	800ce78 <HAL_PCD_SuspendCallback>
    return;
 8008100:	e7ad      	b.n	800805e <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8008102:	6822      	ldr	r2, [r4, #0]
 8008104:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8008108:	b29b      	uxth	r3, r3
 800810a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800810e:	b29b      	uxth	r3, r3
 8008110:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8008114:	f894 32e0 	ldrb.w	r3, [r4, #736]	; 0x2e0
 8008118:	b9fb      	cbnz	r3, 800815a <HAL_PCD_IRQHandler+0x190>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800811a:	6822      	ldr	r2, [r4, #0]
 800811c:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8008120:	b29b      	uxth	r3, r3
 8008122:	f043 0304 	orr.w	r3, r3, #4
 8008126:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800812a:	6822      	ldr	r2, [r4, #0]
 800812c:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8008130:	b29b      	uxth	r3, r3
 8008132:	f043 0308 	orr.w	r3, r3, #8
 8008136:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
      hpcd->LPM_State = LPM_L1;
 800813a:	2101      	movs	r1, #1
 800813c:	f884 12e0 	strb.w	r1, [r4, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8008140:	6823      	ldr	r3, [r4, #0]
 8008142:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8008146:	f3c3 038d 	ubfx	r3, r3, #2, #14
 800814a:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 800814e:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008152:	4620      	mov	r0, r4
 8008154:	f004 ff58 	bl	800d008 <HAL_PCDEx_LPM_Callback>
 8008158:	e781      	b.n	800805e <HAL_PCD_IRQHandler+0x94>
      HAL_PCD_SuspendCallback(hpcd);
 800815a:	4620      	mov	r0, r4
 800815c:	f004 fe8c 	bl	800ce78 <HAL_PCD_SuspendCallback>
    return;
 8008160:	e77d      	b.n	800805e <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8008162:	6822      	ldr	r2, [r4, #0]
 8008164:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8008168:	b29b      	uxth	r3, r3
 800816a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800816e:	b29b      	uxth	r3, r3
 8008170:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8008174:	4620      	mov	r0, r4
 8008176:	f004 fe66 	bl	800ce46 <HAL_PCD_SOFCallback>
    return;
 800817a:	e770      	b.n	800805e <HAL_PCD_IRQHandler+0x94>

0800817c <HAL_PCD_EP_Open>:
{
 800817c:	b510      	push	{r4, lr}
 800817e:	4604      	mov	r4, r0
 8008180:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8008182:	f011 0f80 	tst.w	r1, #128	; 0x80
 8008186:	d12a      	bne.n	80081de <HAL_PCD_EP_Open+0x62>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008188:	f001 0007 	and.w	r0, r1, #7
 800818c:	eb00 0180 	add.w	r1, r0, r0, lsl #2
 8008190:	00c9      	lsls	r1, r1, #3
 8008192:	f501 7eb4 	add.w	lr, r1, #360	; 0x168
 8008196:	eb04 010e 	add.w	r1, r4, lr
    ep->is_in = 0U;
 800819a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800819e:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 80081a2:	f04f 0e00 	mov.w	lr, #0
 80081a6:	f880 e169 	strb.w	lr, [r0, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 80081aa:	f00c 0c07 	and.w	ip, ip, #7
 80081ae:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = ep_mps;
 80081b2:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 80081b4:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 80081b6:	784a      	ldrb	r2, [r1, #1]
 80081b8:	b10a      	cbz	r2, 80081be <HAL_PCD_EP_Open+0x42>
    ep->tx_fifo_num = ep->num;
 80081ba:	f8a1 c00e 	strh.w	ip, [r1, #14]
  if (ep_type == EP_TYPE_BULK)
 80081be:	2b02      	cmp	r3, #2
 80081c0:	d019      	beq.n	80081f6 <HAL_PCD_EP_Open+0x7a>
  __HAL_LOCK(hpcd);
 80081c2:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	d018      	beq.n	80081fc <HAL_PCD_EP_Open+0x80>
 80081ca:	2301      	movs	r3, #1
 80081cc:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80081d0:	6820      	ldr	r0, [r4, #0]
 80081d2:	f002 fca1 	bl	800ab18 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80081d6:	2000      	movs	r0, #0
 80081d8:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 80081dc:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80081de:	f001 0007 	and.w	r0, r1, #7
 80081e2:	3001      	adds	r0, #1
 80081e4:	eb00 0180 	add.w	r1, r0, r0, lsl #2
 80081e8:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
    ep->is_in = 1U;
 80081ec:	f04f 0e01 	mov.w	lr, #1
 80081f0:	f881 e001 	strb.w	lr, [r1, #1]
 80081f4:	e7d9      	b.n	80081aa <HAL_PCD_EP_Open+0x2e>
    ep->data_pid_start = 0U;
 80081f6:	2300      	movs	r3, #0
 80081f8:	710b      	strb	r3, [r1, #4]
 80081fa:	e7e2      	b.n	80081c2 <HAL_PCD_EP_Open+0x46>
  __HAL_LOCK(hpcd);
 80081fc:	2002      	movs	r0, #2
 80081fe:	e7ed      	b.n	80081dc <HAL_PCD_EP_Open+0x60>

08008200 <HAL_PCD_EP_Close>:
{
 8008200:	b510      	push	{r4, lr}
 8008202:	4604      	mov	r4, r0
 8008204:	460b      	mov	r3, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8008206:	f011 0f80 	tst.w	r1, #128	; 0x80
 800820a:	d11f      	bne.n	800824c <HAL_PCD_EP_Close+0x4c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800820c:	f001 0207 	and.w	r2, r1, #7
 8008210:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8008214:	00c9      	lsls	r1, r1, #3
 8008216:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 800821a:	4401      	add	r1, r0
    ep->is_in = 0U;
 800821c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008220:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8008224:	2000      	movs	r0, #0
 8008226:	f882 0169 	strb.w	r0, [r2, #361]	; 0x169
  ep->num   = ep_addr & EP_ADDR_MSK;
 800822a:	f003 0307 	and.w	r3, r3, #7
 800822e:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8008230:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8008234:	2b01      	cmp	r3, #1
 8008236:	d013      	beq.n	8008260 <HAL_PCD_EP_Close+0x60>
 8008238:	2301      	movs	r3, #1
 800823a:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800823e:	6820      	ldr	r0, [r4, #0]
 8008240:	f002 fe37 	bl	800aeb2 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008244:	2000      	movs	r0, #0
 8008246:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 800824a:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800824c:	f001 0207 	and.w	r2, r1, #7
 8008250:	3201      	adds	r2, #1
 8008252:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8008256:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 800825a:	2001      	movs	r0, #1
 800825c:	7048      	strb	r0, [r1, #1]
 800825e:	e7e4      	b.n	800822a <HAL_PCD_EP_Close+0x2a>
  __HAL_LOCK(hpcd);
 8008260:	2002      	movs	r0, #2
 8008262:	e7f2      	b.n	800824a <HAL_PCD_EP_Close+0x4a>

08008264 <HAL_PCD_EP_Receive>:
{
 8008264:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008266:	f001 0407 	and.w	r4, r1, #7
 800826a:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 800826e:	00c9      	lsls	r1, r1, #3
 8008270:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8008274:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;
 8008276:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 800827a:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
 800827e:	f8cc 217c 	str.w	r2, [ip, #380]	; 0x17c
  ep->xfer_len = len;
 8008282:	f8cc 3180 	str.w	r3, [ip, #384]	; 0x180
  ep->xfer_count = 0U;
 8008286:	2300      	movs	r3, #0
 8008288:	f8cc 3184 	str.w	r3, [ip, #388]	; 0x184
  ep->is_in = 0U;
 800828c:	f88c 3169 	strb.w	r3, [ip, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 8008290:	f88c 4168 	strb.w	r4, [ip, #360]	; 0x168
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008294:	b924      	cbnz	r4, 80082a0 <HAL_PCD_EP_Receive+0x3c>
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8008296:	6800      	ldr	r0, [r0, #0]
 8008298:	f002 ff95 	bl	800b1c6 <USB_EPStartXfer>
}
 800829c:	2000      	movs	r0, #0
 800829e:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80082a0:	6800      	ldr	r0, [r0, #0]
 80082a2:	f002 ff90 	bl	800b1c6 <USB_EPStartXfer>
 80082a6:	e7f9      	b.n	800829c <HAL_PCD_EP_Receive+0x38>

080082a8 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80082a8:	f001 0107 	and.w	r1, r1, #7
 80082ac:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80082b0:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
}
 80082b4:	f8d1 0184 	ldr.w	r0, [r1, #388]	; 0x184
 80082b8:	4770      	bx	lr

080082ba <HAL_PCD_EP_Transmit>:
{
 80082ba:	b510      	push	{r4, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80082bc:	f001 0407 	and.w	r4, r1, #7
 80082c0:	f104 0c01 	add.w	ip, r4, #1
 80082c4:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 80082c8:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  ep->xfer_buff = pBuf;
 80082cc:	eb04 0e84 	add.w	lr, r4, r4, lsl #2
 80082d0:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 80082d4:	f8ce 203c 	str.w	r2, [lr, #60]	; 0x3c
  ep->xfer_len = len;
 80082d8:	f8ce 3040 	str.w	r3, [lr, #64]	; 0x40
  ep->xfer_fill_db = 1U;
 80082dc:	2201      	movs	r2, #1
 80082de:	f88e 204c 	strb.w	r2, [lr, #76]	; 0x4c
  ep->xfer_len_db = len;
 80082e2:	f8ce 3048 	str.w	r3, [lr, #72]	; 0x48
  ep->xfer_count = 0U;
 80082e6:	2300      	movs	r3, #0
 80082e8:	f8ce 3044 	str.w	r3, [lr, #68]	; 0x44
  ep->is_in = 1U;
 80082ec:	704a      	strb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80082ee:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 80082f2:	f800 403c 	strb.w	r4, [r0, ip, lsl #3]
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80082f6:	b924      	cbnz	r4, 8008302 <HAL_PCD_EP_Transmit+0x48>
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80082f8:	6800      	ldr	r0, [r0, #0]
 80082fa:	f002 ff64 	bl	800b1c6 <USB_EPStartXfer>
}
 80082fe:	2000      	movs	r0, #0
 8008300:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008302:	6800      	ldr	r0, [r0, #0]
 8008304:	f002 ff5f 	bl	800b1c6 <USB_EPStartXfer>
 8008308:	e7f9      	b.n	80082fe <HAL_PCD_EP_Transmit+0x44>

0800830a <HAL_PCD_EP_SetStall>:
{
 800830a:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800830c:	f001 0207 	and.w	r2, r1, #7
 8008310:	6841      	ldr	r1, [r0, #4]
 8008312:	428a      	cmp	r2, r1
 8008314:	d82a      	bhi.n	800836c <HAL_PCD_EP_SetStall+0x62>
{
 8008316:	b510      	push	{r4, lr}
 8008318:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 800831a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800831e:	d11d      	bne.n	800835c <HAL_PCD_EP_SetStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr];
 8008320:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8008324:	00c9      	lsls	r1, r1, #3
 8008326:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 800832a:	4401      	add	r1, r0
    ep->is_in = 0U;
 800832c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008330:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8008334:	2000      	movs	r0, #0
 8008336:	f883 0169 	strb.w	r0, [r3, #361]	; 0x169
  ep->is_stall = 1U;
 800833a:	2301      	movs	r3, #1
 800833c:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800833e:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8008340:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8008344:	2b01      	cmp	r3, #1
 8008346:	d013      	beq.n	8008370 <HAL_PCD_EP_SetStall+0x66>
 8008348:	2301      	movs	r3, #1
 800834a:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800834e:	6820      	ldr	r0, [r4, #0]
 8008350:	f002 fe9a 	bl	800b088 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 8008354:	2000      	movs	r0, #0
 8008356:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 800835a:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800835c:	1c53      	adds	r3, r2, #1
 800835e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8008362:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 8008366:	2001      	movs	r0, #1
 8008368:	7048      	strb	r0, [r1, #1]
 800836a:	e7e6      	b.n	800833a <HAL_PCD_EP_SetStall+0x30>
    return HAL_ERROR;
 800836c:	2001      	movs	r0, #1
}
 800836e:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8008370:	2002      	movs	r0, #2
 8008372:	e7f2      	b.n	800835a <HAL_PCD_EP_SetStall+0x50>

08008374 <HAL_PCD_EP_ClrStall>:
{
 8008374:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008376:	f001 010f 	and.w	r1, r1, #15
 800837a:	6842      	ldr	r2, [r0, #4]
 800837c:	4291      	cmp	r1, r2
 800837e:	d830      	bhi.n	80083e2 <HAL_PCD_EP_ClrStall+0x6e>
{
 8008380:	b510      	push	{r4, lr}
 8008382:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8008384:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008388:	d121      	bne.n	80083ce <HAL_PCD_EP_ClrStall+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800838a:	f003 0207 	and.w	r2, r3, #7
 800838e:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8008392:	00c9      	lsls	r1, r1, #3
 8008394:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8008398:	4401      	add	r1, r0
    ep->is_in = 0U;
 800839a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800839e:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80083a2:	2000      	movs	r0, #0
 80083a4:	f882 0169 	strb.w	r0, [r2, #361]	; 0x169
  ep->is_stall = 0U;
 80083a8:	2200      	movs	r2, #0
 80083aa:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80083ac:	f003 0307 	and.w	r3, r3, #7
 80083b0:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80083b2:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d015      	beq.n	80083e6 <HAL_PCD_EP_ClrStall+0x72>
 80083ba:	2301      	movs	r3, #1
 80083bc:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80083c0:	6820      	ldr	r0, [r4, #0]
 80083c2:	f002 fe86 	bl	800b0d2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80083c6:	2000      	movs	r0, #0
 80083c8:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 80083cc:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80083ce:	f003 0207 	and.w	r2, r3, #7
 80083d2:	3201      	adds	r2, #1
 80083d4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80083d8:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 80083dc:	2001      	movs	r0, #1
 80083de:	7048      	strb	r0, [r1, #1]
 80083e0:	e7e2      	b.n	80083a8 <HAL_PCD_EP_ClrStall+0x34>
    return HAL_ERROR;
 80083e2:	2001      	movs	r0, #1
}
 80083e4:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 80083e6:	2002      	movs	r0, #2
 80083e8:	e7f0      	b.n	80083cc <HAL_PCD_EP_ClrStall+0x58>

080083ea <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80083ea:	f011 0f80 	tst.w	r1, #128	; 0x80
 80083ee:	d00b      	beq.n	8008408 <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80083f0:	f001 0107 	and.w	r1, r1, #7
 80083f4:	3101      	adds	r1, #1
 80083f6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80083fa:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80083fe:	b952      	cbnz	r2, 8008416 <HAL_PCDEx_PMAConfig+0x2c>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8008400:	730a      	strb	r2, [r1, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8008402:	80cb      	strh	r3, [r1, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8008404:	2000      	movs	r0, #0
 8008406:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 8008408:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800840c:	00c9      	lsls	r1, r1, #3
 800840e:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8008412:	4401      	add	r1, r0
 8008414:	e7f3      	b.n	80083fe <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 1U;
 8008416:	2201      	movs	r2, #1
 8008418:	730a      	strb	r2, [r1, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800841a:	810b      	strh	r3, [r1, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800841c:	0c1b      	lsrs	r3, r3, #16
 800841e:	814b      	strh	r3, [r1, #10]
 8008420:	e7f0      	b.n	8008404 <HAL_PCDEx_PMAConfig+0x1a>

08008422 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008422:	4603      	mov	r3, r0

  USB_TypeDef *USBx = hpcd->Instance;
 8008424:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
 8008426:	2101      	movs	r1, #1
 8008428:	f8c0 12e8 	str.w	r1, [r0, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 800842c:	2000      	movs	r0, #0
 800842e:	f883 02e0 	strb.w	r0, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8008432:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 8008436:	b29b      	uxth	r3, r3
 8008438:	430b      	orrs	r3, r1
 800843a:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800843e:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 8008442:	b29b      	uxth	r3, r3
 8008444:	f043 0302 	orr.w	r3, r3, #2
 8008448:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 800844c:	4770      	bx	lr
	...

08008450 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008450:	2800      	cmp	r0, #0
 8008452:	d136      	bne.n	80084c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008454:	4b3e      	ldr	r3, [pc, #248]	; (8008550 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800845c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008460:	d008      	beq.n	8008474 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008462:	4a3b      	ldr	r2, [pc, #236]	; (8008550 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8008464:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8008468:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800846c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008470:	2000      	movs	r0, #0
 8008472:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008474:	4a36      	ldr	r2, [pc, #216]	; (8008550 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8008476:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800847a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800847e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008482:	6813      	ldr	r3, [r2, #0]
 8008484:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008488:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800848c:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800848e:	4b31      	ldr	r3, [pc, #196]	; (8008554 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	2232      	movs	r2, #50	; 0x32
 8008494:	fb02 f303 	mul.w	r3, r2, r3
 8008498:	4a2f      	ldr	r2, [pc, #188]	; (8008558 <HAL_PWREx_ControlVoltageScaling+0x108>)
 800849a:	fba2 2303 	umull	r2, r3, r2, r3
 800849e:	0c9b      	lsrs	r3, r3, #18
 80084a0:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80084a2:	e000      	b.n	80084a6 <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 80084a4:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80084a6:	4a2a      	ldr	r2, [pc, #168]	; (8008550 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80084a8:	6952      	ldr	r2, [r2, #20]
 80084aa:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80084ae:	d001      	beq.n	80084b4 <HAL_PWREx_ControlVoltageScaling+0x64>
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d1f7      	bne.n	80084a4 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80084b4:	4b26      	ldr	r3, [pc, #152]	; (8008550 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80084b6:	695b      	ldr	r3, [r3, #20]
 80084b8:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80084bc:	d144      	bne.n	8008548 <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 80084be:	2000      	movs	r0, #0
 80084c0:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80084c2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80084c6:	d008      	beq.n	80084da <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80084c8:	4a21      	ldr	r2, [pc, #132]	; (8008550 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80084ca:	6813      	ldr	r3, [r2, #0]
 80084cc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80084d0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80084d4:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80084d6:	2000      	movs	r0, #0
 80084d8:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80084da:	4b1d      	ldr	r3, [pc, #116]	; (8008550 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80084e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084e6:	d008      	beq.n	80084fa <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80084e8:	4a19      	ldr	r2, [pc, #100]	; (8008550 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80084ea:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 80084ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80084f2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 80084f6:	2000      	movs	r0, #0
 80084f8:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80084fa:	4a15      	ldr	r2, [pc, #84]	; (8008550 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80084fc:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8008500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008504:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008508:	6813      	ldr	r3, [r2, #0]
 800850a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800850e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008512:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008514:	4b0f      	ldr	r3, [pc, #60]	; (8008554 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	2232      	movs	r2, #50	; 0x32
 800851a:	fb02 f303 	mul.w	r3, r2, r3
 800851e:	4a0e      	ldr	r2, [pc, #56]	; (8008558 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8008520:	fba2 2303 	umull	r2, r3, r2, r3
 8008524:	0c9b      	lsrs	r3, r3, #18
 8008526:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008528:	e000      	b.n	800852c <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 800852a:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800852c:	4a08      	ldr	r2, [pc, #32]	; (8008550 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800852e:	6952      	ldr	r2, [r2, #20]
 8008530:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8008534:	d001      	beq.n	800853a <HAL_PWREx_ControlVoltageScaling+0xea>
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1f7      	bne.n	800852a <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800853a:	4b05      	ldr	r3, [pc, #20]	; (8008550 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800853c:	695b      	ldr	r3, [r3, #20]
 800853e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8008542:	d103      	bne.n	800854c <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 8008544:	2000      	movs	r0, #0
 8008546:	4770      	bx	lr
        return HAL_TIMEOUT;
 8008548:	2003      	movs	r0, #3
 800854a:	4770      	bx	lr
        return HAL_TIMEOUT;
 800854c:	2003      	movs	r0, #3
}
 800854e:	4770      	bx	lr
 8008550:	40007000 	.word	0x40007000
 8008554:	20000048 	.word	0x20000048
 8008558:	431bde83 	.word	0x431bde83

0800855c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800855c:	4a02      	ldr	r2, [pc, #8]	; (8008568 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 800855e:	6893      	ldr	r3, [r2, #8]
 8008560:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008564:	6093      	str	r3, [r2, #8]
}
 8008566:	4770      	bx	lr
 8008568:	40007000 	.word	0x40007000

0800856c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800856c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008570:	4605      	mov	r5, r0
 8008572:	460f      	mov	r7, r1
 8008574:	4616      	mov	r6, r2
 8008576:	4699      	mov	r9, r3
 8008578:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800857c:	682c      	ldr	r4, [r5, #0]
 800857e:	68a4      	ldr	r4, [r4, #8]
 8008580:	423c      	tst	r4, r7
 8008582:	bf14      	ite	ne
 8008584:	f04f 0c01 	movne.w	ip, #1
 8008588:	f04f 0c00 	moveq.w	ip, #0
 800858c:	45b4      	cmp	ip, r6
 800858e:	d014      	beq.n	80085ba <QSPI_WaitFlagStateUntilTimeout+0x4e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008590:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8008594:	d0f2      	beq.n	800857c <QSPI_WaitFlagStateUntilTimeout+0x10>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008596:	f7fc fefb 	bl	8005390 <HAL_GetTick>
 800859a:	eba0 0009 	sub.w	r0, r0, r9
 800859e:	4540      	cmp	r0, r8
 80085a0:	d802      	bhi.n	80085a8 <QSPI_WaitFlagStateUntilTimeout+0x3c>
 80085a2:	f1b8 0f00 	cmp.w	r8, #0
 80085a6:	d1e9      	bne.n	800857c <QSPI_WaitFlagStateUntilTimeout+0x10>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80085a8:	2304      	movs	r3, #4
 80085aa:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80085ae:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80085b0:	f043 0301 	orr.w	r3, r3, #1
 80085b4:	646b      	str	r3, [r5, #68]	; 0x44

        return HAL_ERROR;
 80085b6:	2001      	movs	r0, #1
 80085b8:	e000      	b.n	80085bc <QSPI_WaitFlagStateUntilTimeout+0x50>
      }
    }
  }
  return HAL_OK;
 80085ba:	2000      	movs	r0, #0
}
 80085bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080085c0 <HAL_QSPI_SetTimeout>:
  hqspi->Timeout = Timeout;
 80085c0:	6481      	str	r1, [r0, #72]	; 0x48
}
 80085c2:	4770      	bx	lr

080085c4 <HAL_QSPI_Init>:
{
 80085c4:	b570      	push	{r4, r5, r6, lr}
 80085c6:	b082      	sub	sp, #8
 80085c8:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80085ca:	f7fc fee1 	bl	8005390 <HAL_GetTick>
  if(hqspi == NULL)
 80085ce:	2c00      	cmp	r4, #0
 80085d0:	d04c      	beq.n	800866c <HAL_QSPI_Init+0xa8>
 80085d2:	4606      	mov	r6, r0
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80085d4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d03c      	beq.n	8008656 <HAL_QSPI_Init+0x92>
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80085dc:	6825      	ldr	r5, [r4, #0]
 80085de:	682a      	ldr	r2, [r5, #0]
 80085e0:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 80085e4:	68a1      	ldr	r1, [r4, #8]
 80085e6:	3901      	subs	r1, #1
 80085e8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80085ec:	602a      	str	r2, [r5, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80085ee:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80085f0:	9300      	str	r3, [sp, #0]
 80085f2:	4633      	mov	r3, r6
 80085f4:	2200      	movs	r2, #0
 80085f6:	2120      	movs	r1, #32
 80085f8:	4620      	mov	r0, r4
 80085fa:	f7ff ffb7 	bl	800856c <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 80085fe:	bb28      	cbnz	r0, 800864c <HAL_QSPI_Init+0x88>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8008600:	6821      	ldr	r1, [r4, #0]
 8008602:	680b      	ldr	r3, [r1, #0]
 8008604:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008608:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 800860c:	6865      	ldr	r5, [r4, #4]
 800860e:	68e2      	ldr	r2, [r4, #12]
 8008610:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
 8008614:	69e5      	ldr	r5, [r4, #28]
 8008616:	432a      	orrs	r2, r5
 8008618:	6a25      	ldr	r5, [r4, #32]
 800861a:	432a      	orrs	r2, r5
 800861c:	4313      	orrs	r3, r2
 800861e:	600b      	str	r3, [r1, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8008620:	6821      	ldr	r1, [r4, #0]
 8008622:	684a      	ldr	r2, [r1, #4]
 8008624:	4b12      	ldr	r3, [pc, #72]	; (8008670 <HAL_QSPI_Init+0xac>)
 8008626:	4013      	ands	r3, r2
 8008628:	6925      	ldr	r5, [r4, #16]
 800862a:	6962      	ldr	r2, [r4, #20]
 800862c:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8008630:	69a5      	ldr	r5, [r4, #24]
 8008632:	432a      	orrs	r2, r5
 8008634:	4313      	orrs	r3, r2
 8008636:	604b      	str	r3, [r1, #4]
    __HAL_QSPI_ENABLE(hqspi);
 8008638:	6822      	ldr	r2, [r4, #0]
 800863a:	6813      	ldr	r3, [r2, #0]
 800863c:	f043 0301 	orr.w	r3, r3, #1
 8008640:	6013      	str	r3, [r2, #0]
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008642:	2300      	movs	r3, #0
 8008644:	6463      	str	r3, [r4, #68]	; 0x44
    hqspi->State = HAL_QSPI_STATE_READY;
 8008646:	2301      	movs	r3, #1
 8008648:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hqspi);
 800864c:	2300      	movs	r3, #0
 800864e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8008652:	b002      	add	sp, #8
 8008654:	bd70      	pop	{r4, r5, r6, pc}
    hqspi->Lock = HAL_UNLOCKED;
 8008656:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_QSPI_MspInit(hqspi);
 800865a:	4620      	mov	r0, r4
 800865c:	f7fa f968 	bl	8002930 <HAL_QSPI_MspInit>
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8008660:	f241 3188 	movw	r1, #5000	; 0x1388
 8008664:	4620      	mov	r0, r4
 8008666:	f7ff ffab 	bl	80085c0 <HAL_QSPI_SetTimeout>
 800866a:	e7b7      	b.n	80085dc <HAL_QSPI_Init+0x18>
    return HAL_ERROR;
 800866c:	2001      	movs	r0, #1
 800866e:	e7f0      	b.n	8008652 <HAL_QSPI_Init+0x8e>
 8008670:	ffe0f8fe 	.word	0xffe0f8fe

08008674 <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008674:	4b12      	ldr	r3, [pc, #72]	; (80086c0 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8008676:	68da      	ldr	r2, [r3, #12]
 8008678:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800867c:	68d8      	ldr	r0, [r3, #12]
 800867e:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8008682:	1c43      	adds	r3, r0, #1

  switch (pllsource)
 8008684:	2a03      	cmp	r2, #3
 8008686:	d011      	beq.n	80086ac <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008688:	480e      	ldr	r0, [pc, #56]	; (80086c4 <RCC_GetSysClockFreqFromPLLSource+0x50>)
 800868a:	fbb0 f0f3 	udiv	r0, r0, r3
 800868e:	4b0c      	ldr	r3, [pc, #48]	; (80086c0 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8008690:	68db      	ldr	r3, [r3, #12]
 8008692:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8008696:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800869a:	4b09      	ldr	r3, [pc, #36]	; (80086c0 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 800869c:	68db      	ldr	r3, [r3, #12]
 800869e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80086a2:	3301      	adds	r3, #1
 80086a4:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 80086a6:	fbb0 f0f3 	udiv	r0, r0, r3
 80086aa:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80086ac:	4806      	ldr	r0, [pc, #24]	; (80086c8 <RCC_GetSysClockFreqFromPLLSource+0x54>)
 80086ae:	fbb0 f0f3 	udiv	r0, r0, r3
 80086b2:	4b03      	ldr	r3, [pc, #12]	; (80086c0 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 80086b4:	68db      	ldr	r3, [r3, #12]
 80086b6:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80086ba:	fb03 f000 	mul.w	r0, r3, r0
    break;
 80086be:	e7ec      	b.n	800869a <RCC_GetSysClockFreqFromPLLSource+0x26>
 80086c0:	40021000 	.word	0x40021000
 80086c4:	00f42400 	.word	0x00f42400
 80086c8:	007a1200 	.word	0x007a1200

080086cc <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 80086cc:	2800      	cmp	r0, #0
 80086ce:	f000 8254 	beq.w	8008b7a <HAL_RCC_OscConfig+0x4ae>
{
 80086d2:	b570      	push	{r4, r5, r6, lr}
 80086d4:	b082      	sub	sp, #8
 80086d6:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80086d8:	6803      	ldr	r3, [r0, #0]
 80086da:	f013 0f01 	tst.w	r3, #1
 80086de:	d037      	beq.n	8008750 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80086e0:	4aa4      	ldr	r2, [pc, #656]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 80086e2:	6893      	ldr	r3, [r2, #8]
 80086e4:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80086e8:	68d2      	ldr	r2, [r2, #12]
 80086ea:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80086ee:	2b0c      	cmp	r3, #12
 80086f0:	d023      	beq.n	800873a <HAL_RCC_OscConfig+0x6e>
 80086f2:	2b08      	cmp	r3, #8
 80086f4:	d023      	beq.n	800873e <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80086f6:	6863      	ldr	r3, [r4, #4]
 80086f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086fc:	d04e      	beq.n	800879c <HAL_RCC_OscConfig+0xd0>
 80086fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008702:	d051      	beq.n	80087a8 <HAL_RCC_OscConfig+0xdc>
 8008704:	4b9b      	ldr	r3, [pc, #620]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800870c:	601a      	str	r2, [r3, #0]
 800870e:	681a      	ldr	r2, [r3, #0]
 8008710:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008714:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008716:	6863      	ldr	r3, [r4, #4]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d052      	beq.n	80087c2 <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 800871c:	f7fc fe38 	bl	8005390 <HAL_GetTick>
 8008720:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008722:	4b94      	ldr	r3, [pc, #592]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800872a:	d111      	bne.n	8008750 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800872c:	f7fc fe30 	bl	8005390 <HAL_GetTick>
 8008730:	1b40      	subs	r0, r0, r5
 8008732:	2864      	cmp	r0, #100	; 0x64
 8008734:	d9f5      	bls.n	8008722 <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8008736:	2003      	movs	r0, #3
 8008738:	e228      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800873a:	2a03      	cmp	r2, #3
 800873c:	d1d9      	bne.n	80086f2 <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800873e:	4b8d      	ldr	r3, [pc, #564]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8008746:	d003      	beq.n	8008750 <HAL_RCC_OscConfig+0x84>
 8008748:	6863      	ldr	r3, [r4, #4]
 800874a:	2b00      	cmp	r3, #0
 800874c:	f000 8217 	beq.w	8008b7e <HAL_RCC_OscConfig+0x4b2>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008750:	6823      	ldr	r3, [r4, #0]
 8008752:	f013 0f02 	tst.w	r3, #2
 8008756:	d05d      	beq.n	8008814 <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008758:	4a86      	ldr	r2, [pc, #536]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 800875a:	6893      	ldr	r3, [r2, #8]
 800875c:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008760:	68d2      	ldr	r2, [r2, #12]
 8008762:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008766:	2b0c      	cmp	r3, #12
 8008768:	d03a      	beq.n	80087e0 <HAL_RCC_OscConfig+0x114>
 800876a:	2b04      	cmp	r3, #4
 800876c:	d03a      	beq.n	80087e4 <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800876e:	68e3      	ldr	r3, [r4, #12]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d075      	beq.n	8008860 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 8008774:	4a7f      	ldr	r2, [pc, #508]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 8008776:	6813      	ldr	r3, [r2, #0]
 8008778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800877c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800877e:	f7fc fe07 	bl	8005390 <HAL_GetTick>
 8008782:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008784:	4b7b      	ldr	r3, [pc, #492]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800878c:	d15f      	bne.n	800884e <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800878e:	f7fc fdff 	bl	8005390 <HAL_GetTick>
 8008792:	1b40      	subs	r0, r0, r5
 8008794:	2802      	cmp	r0, #2
 8008796:	d9f5      	bls.n	8008784 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8008798:	2003      	movs	r0, #3
 800879a:	e1f7      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800879c:	4a75      	ldr	r2, [pc, #468]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 800879e:	6813      	ldr	r3, [r2, #0]
 80087a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80087a4:	6013      	str	r3, [r2, #0]
 80087a6:	e7b6      	b.n	8008716 <HAL_RCC_OscConfig+0x4a>
 80087a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80087ac:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80087b6:	601a      	str	r2, [r3, #0]
 80087b8:	681a      	ldr	r2, [r3, #0]
 80087ba:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80087be:	601a      	str	r2, [r3, #0]
 80087c0:	e7a9      	b.n	8008716 <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 80087c2:	f7fc fde5 	bl	8005390 <HAL_GetTick>
 80087c6:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80087c8:	4b6a      	ldr	r3, [pc, #424]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80087d0:	d0be      	beq.n	8008750 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80087d2:	f7fc fddd 	bl	8005390 <HAL_GetTick>
 80087d6:	1b40      	subs	r0, r0, r5
 80087d8:	2864      	cmp	r0, #100	; 0x64
 80087da:	d9f5      	bls.n	80087c8 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 80087dc:	2003      	movs	r0, #3
 80087de:	e1d5      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80087e0:	2a02      	cmp	r2, #2
 80087e2:	d1c2      	bne.n	800876a <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80087e4:	4b63      	ldr	r3, [pc, #396]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80087ec:	d003      	beq.n	80087f6 <HAL_RCC_OscConfig+0x12a>
 80087ee:	68e3      	ldr	r3, [r4, #12]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	f000 81c6 	beq.w	8008b82 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80087f6:	4a5f      	ldr	r2, [pc, #380]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 80087f8:	6853      	ldr	r3, [r2, #4]
 80087fa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80087fe:	6921      	ldr	r1, [r4, #16]
 8008800:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8008804:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008806:	4b5c      	ldr	r3, [pc, #368]	; (8008978 <HAL_RCC_OscConfig+0x2ac>)
 8008808:	6818      	ldr	r0, [r3, #0]
 800880a:	f7fc fd7d 	bl	8005308 <HAL_InitTick>
 800880e:	2800      	cmp	r0, #0
 8008810:	f040 81b9 	bne.w	8008b86 <HAL_RCC_OscConfig+0x4ba>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008814:	6823      	ldr	r3, [r4, #0]
 8008816:	f013 0f08 	tst.w	r3, #8
 800881a:	d04c      	beq.n	80088b6 <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800881c:	6963      	ldr	r3, [r4, #20]
 800881e:	b39b      	cbz	r3, 8008888 <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 8008820:	4a54      	ldr	r2, [pc, #336]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 8008822:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8008826:	f043 0301 	orr.w	r3, r3, #1
 800882a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 800882e:	f7fc fdaf 	bl	8005390 <HAL_GetTick>
 8008832:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008834:	4b4f      	ldr	r3, [pc, #316]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 8008836:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800883a:	f013 0f02 	tst.w	r3, #2
 800883e:	d13a      	bne.n	80088b6 <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008840:	f7fc fda6 	bl	8005390 <HAL_GetTick>
 8008844:	1b40      	subs	r0, r0, r5
 8008846:	2802      	cmp	r0, #2
 8008848:	d9f4      	bls.n	8008834 <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 800884a:	2003      	movs	r0, #3
 800884c:	e19e      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800884e:	4a49      	ldr	r2, [pc, #292]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 8008850:	6853      	ldr	r3, [r2, #4]
 8008852:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008856:	6921      	ldr	r1, [r4, #16]
 8008858:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800885c:	6053      	str	r3, [r2, #4]
 800885e:	e7d9      	b.n	8008814 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8008860:	4a44      	ldr	r2, [pc, #272]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 8008862:	6813      	ldr	r3, [r2, #0]
 8008864:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008868:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800886a:	f7fc fd91 	bl	8005390 <HAL_GetTick>
 800886e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008870:	4b40      	ldr	r3, [pc, #256]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8008878:	d0cc      	beq.n	8008814 <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800887a:	f7fc fd89 	bl	8005390 <HAL_GetTick>
 800887e:	1b40      	subs	r0, r0, r5
 8008880:	2802      	cmp	r0, #2
 8008882:	d9f5      	bls.n	8008870 <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 8008884:	2003      	movs	r0, #3
 8008886:	e181      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_LSI_DISABLE();
 8008888:	4a3a      	ldr	r2, [pc, #232]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 800888a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800888e:	f023 0301 	bic.w	r3, r3, #1
 8008892:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8008896:	f7fc fd7b 	bl	8005390 <HAL_GetTick>
 800889a:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800889c:	4b35      	ldr	r3, [pc, #212]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 800889e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80088a2:	f013 0f02 	tst.w	r3, #2
 80088a6:	d006      	beq.n	80088b6 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80088a8:	f7fc fd72 	bl	8005390 <HAL_GetTick>
 80088ac:	1b40      	subs	r0, r0, r5
 80088ae:	2802      	cmp	r0, #2
 80088b0:	d9f4      	bls.n	800889c <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 80088b2:	2003      	movs	r0, #3
 80088b4:	e16a      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80088b6:	6823      	ldr	r3, [r4, #0]
 80088b8:	f013 0f04 	tst.w	r3, #4
 80088bc:	f000 8081 	beq.w	80089c2 <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80088c0:	4b2c      	ldr	r3, [pc, #176]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 80088c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088c4:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80088c8:	d136      	bne.n	8008938 <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 80088ca:	4b2a      	ldr	r3, [pc, #168]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 80088cc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80088ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80088d2:	659a      	str	r2, [r3, #88]	; 0x58
 80088d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80088da:	9301      	str	r3, [sp, #4]
 80088dc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80088de:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80088e0:	4b26      	ldr	r3, [pc, #152]	; (800897c <HAL_RCC_OscConfig+0x2b0>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80088e8:	d028      	beq.n	800893c <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80088ea:	68a3      	ldr	r3, [r4, #8]
 80088ec:	2b01      	cmp	r3, #1
 80088ee:	d039      	beq.n	8008964 <HAL_RCC_OscConfig+0x298>
 80088f0:	2b05      	cmp	r3, #5
 80088f2:	d045      	beq.n	8008980 <HAL_RCC_OscConfig+0x2b4>
 80088f4:	4b1f      	ldr	r3, [pc, #124]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 80088f6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80088fa:	f022 0201 	bic.w	r2, r2, #1
 80088fe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8008902:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008906:	f022 0204 	bic.w	r2, r2, #4
 800890a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800890e:	68a3      	ldr	r3, [r4, #8]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d043      	beq.n	800899c <HAL_RCC_OscConfig+0x2d0>
      tickstart = HAL_GetTick();
 8008914:	f7fc fd3c 	bl	8005390 <HAL_GetTick>
 8008918:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800891a:	4b16      	ldr	r3, [pc, #88]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 800891c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008920:	f013 0f02 	tst.w	r3, #2
 8008924:	d14c      	bne.n	80089c0 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008926:	f7fc fd33 	bl	8005390 <HAL_GetTick>
 800892a:	1b80      	subs	r0, r0, r6
 800892c:	f241 3388 	movw	r3, #5000	; 0x1388
 8008930:	4298      	cmp	r0, r3
 8008932:	d9f2      	bls.n	800891a <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 8008934:	2003      	movs	r0, #3
 8008936:	e129      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
    FlagStatus       pwrclkchanged = RESET;
 8008938:	2500      	movs	r5, #0
 800893a:	e7d1      	b.n	80088e0 <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800893c:	4a0f      	ldr	r2, [pc, #60]	; (800897c <HAL_RCC_OscConfig+0x2b0>)
 800893e:	6813      	ldr	r3, [r2, #0]
 8008940:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008944:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8008946:	f7fc fd23 	bl	8005390 <HAL_GetTick>
 800894a:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800894c:	4b0b      	ldr	r3, [pc, #44]	; (800897c <HAL_RCC_OscConfig+0x2b0>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f413 7f80 	tst.w	r3, #256	; 0x100
 8008954:	d1c9      	bne.n	80088ea <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008956:	f7fc fd1b 	bl	8005390 <HAL_GetTick>
 800895a:	1b80      	subs	r0, r0, r6
 800895c:	2802      	cmp	r0, #2
 800895e:	d9f5      	bls.n	800894c <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 8008960:	2003      	movs	r0, #3
 8008962:	e113      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008964:	4a03      	ldr	r2, [pc, #12]	; (8008974 <HAL_RCC_OscConfig+0x2a8>)
 8008966:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800896a:	f043 0301 	orr.w	r3, r3, #1
 800896e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008972:	e7cc      	b.n	800890e <HAL_RCC_OscConfig+0x242>
 8008974:	40021000 	.word	0x40021000
 8008978:	200000fc 	.word	0x200000fc
 800897c:	40007000 	.word	0x40007000
 8008980:	4b8a      	ldr	r3, [pc, #552]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 8008982:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008986:	f042 0204 	orr.w	r2, r2, #4
 800898a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800898e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8008992:	f042 0201 	orr.w	r2, r2, #1
 8008996:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800899a:	e7b8      	b.n	800890e <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 800899c:	f7fc fcf8 	bl	8005390 <HAL_GetTick>
 80089a0:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80089a2:	4b82      	ldr	r3, [pc, #520]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 80089a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80089a8:	f013 0f02 	tst.w	r3, #2
 80089ac:	d008      	beq.n	80089c0 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80089ae:	f7fc fcef 	bl	8005390 <HAL_GetTick>
 80089b2:	1b80      	subs	r0, r0, r6
 80089b4:	f241 3388 	movw	r3, #5000	; 0x1388
 80089b8:	4298      	cmp	r0, r3
 80089ba:	d9f2      	bls.n	80089a2 <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 80089bc:	2003      	movs	r0, #3
 80089be:	e0e5      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
    if (pwrclkchanged == SET)
 80089c0:	b9e5      	cbnz	r5, 80089fc <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80089c2:	6823      	ldr	r3, [r4, #0]
 80089c4:	f013 0f20 	tst.w	r3, #32
 80089c8:	d035      	beq.n	8008a36 <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80089ca:	69a3      	ldr	r3, [r4, #24]
 80089cc:	b1e3      	cbz	r3, 8008a08 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 80089ce:	4a77      	ldr	r2, [pc, #476]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 80089d0:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80089d4:	f043 0301 	orr.w	r3, r3, #1
 80089d8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 80089dc:	f7fc fcd8 	bl	8005390 <HAL_GetTick>
 80089e0:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80089e2:	4b72      	ldr	r3, [pc, #456]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 80089e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80089e8:	f013 0f02 	tst.w	r3, #2
 80089ec:	d123      	bne.n	8008a36 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80089ee:	f7fc fccf 	bl	8005390 <HAL_GetTick>
 80089f2:	1b40      	subs	r0, r0, r5
 80089f4:	2802      	cmp	r0, #2
 80089f6:	d9f4      	bls.n	80089e2 <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 80089f8:	2003      	movs	r0, #3
 80089fa:	e0c7      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_PWR_CLK_DISABLE();
 80089fc:	4a6b      	ldr	r2, [pc, #428]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 80089fe:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8008a00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008a04:	6593      	str	r3, [r2, #88]	; 0x58
 8008a06:	e7dc      	b.n	80089c2 <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 8008a08:	4a68      	ldr	r2, [pc, #416]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 8008a0a:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8008a0e:	f023 0301 	bic.w	r3, r3, #1
 8008a12:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8008a16:	f7fc fcbb 	bl	8005390 <HAL_GetTick>
 8008a1a:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008a1c:	4b63      	ldr	r3, [pc, #396]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 8008a1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008a22:	f013 0f02 	tst.w	r3, #2
 8008a26:	d006      	beq.n	8008a36 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008a28:	f7fc fcb2 	bl	8005390 <HAL_GetTick>
 8008a2c:	1b40      	subs	r0, r0, r5
 8008a2e:	2802      	cmp	r0, #2
 8008a30:	d9f4      	bls.n	8008a1c <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 8008a32:	2003      	movs	r0, #3
 8008a34:	e0aa      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008a36:	69e3      	ldr	r3, [r4, #28]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	f000 80a6 	beq.w	8008b8a <HAL_RCC_OscConfig+0x4be>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008a3e:	4a5b      	ldr	r2, [pc, #364]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 8008a40:	6892      	ldr	r2, [r2, #8]
 8008a42:	f002 020c 	and.w	r2, r2, #12
 8008a46:	2a0c      	cmp	r2, #12
 8008a48:	d069      	beq.n	8008b1e <HAL_RCC_OscConfig+0x452>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008a4a:	2b02      	cmp	r3, #2
 8008a4c:	d01d      	beq.n	8008a8a <HAL_RCC_OscConfig+0x3be>
        __HAL_RCC_PLL_DISABLE();
 8008a4e:	4b57      	ldr	r3, [pc, #348]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 8008a50:	681a      	ldr	r2, [r3, #0]
 8008a52:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008a56:	601a      	str	r2, [r3, #0]
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8008a58:	68da      	ldr	r2, [r3, #12]
 8008a5a:	f022 0203 	bic.w	r2, r2, #3
 8008a5e:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008a60:	68da      	ldr	r2, [r3, #12]
 8008a62:	f022 7288 	bic.w	r2, r2, #17825792	; 0x1100000
 8008a66:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008a6a:	60da      	str	r2, [r3, #12]
        tickstart = HAL_GetTick();
 8008a6c:	f7fc fc90 	bl	8005390 <HAL_GetTick>
 8008a70:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a72:	4b4e      	ldr	r3, [pc, #312]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8008a7a:	d04e      	beq.n	8008b1a <HAL_RCC_OscConfig+0x44e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a7c:	f7fc fc88 	bl	8005390 <HAL_GetTick>
 8008a80:	1b00      	subs	r0, r0, r4
 8008a82:	2802      	cmp	r0, #2
 8008a84:	d9f5      	bls.n	8008a72 <HAL_RCC_OscConfig+0x3a6>
            return HAL_TIMEOUT;
 8008a86:	2003      	movs	r0, #3
 8008a88:	e080      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_DISABLE();
 8008a8a:	4a48      	ldr	r2, [pc, #288]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 8008a8c:	6813      	ldr	r3, [r2, #0]
 8008a8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008a92:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8008a94:	f7fc fc7c 	bl	8005390 <HAL_GetTick>
 8008a98:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a9a:	4b44      	ldr	r3, [pc, #272]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8008aa2:	d006      	beq.n	8008ab2 <HAL_RCC_OscConfig+0x3e6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008aa4:	f7fc fc74 	bl	8005390 <HAL_GetTick>
 8008aa8:	1b40      	subs	r0, r0, r5
 8008aaa:	2802      	cmp	r0, #2
 8008aac:	d9f5      	bls.n	8008a9a <HAL_RCC_OscConfig+0x3ce>
            return HAL_TIMEOUT;
 8008aae:	2003      	movs	r0, #3
 8008ab0:	e06c      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008ab2:	4a3e      	ldr	r2, [pc, #248]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 8008ab4:	68d3      	ldr	r3, [r2, #12]
 8008ab6:	493e      	ldr	r1, [pc, #248]	; (8008bb0 <HAL_RCC_OscConfig+0x4e4>)
 8008ab8:	4019      	ands	r1, r3
 8008aba:	6a23      	ldr	r3, [r4, #32]
 8008abc:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008abe:	3801      	subs	r0, #1
 8008ac0:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8008ac4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8008ac6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8008aca:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8008acc:	0840      	lsrs	r0, r0, #1
 8008ace:	3801      	subs	r0, #1
 8008ad0:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8008ad4:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8008ad6:	0840      	lsrs	r0, r0, #1
 8008ad8:	3801      	subs	r0, #1
 8008ada:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8008ade:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8008ae0:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 8008ae4:	430b      	orrs	r3, r1
 8008ae6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8008ae8:	6813      	ldr	r3, [r2, #0]
 8008aea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008aee:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008af0:	68d3      	ldr	r3, [r2, #12]
 8008af2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008af6:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8008af8:	f7fc fc4a 	bl	8005390 <HAL_GetTick>
 8008afc:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008afe:	4b2b      	ldr	r3, [pc, #172]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8008b06:	d106      	bne.n	8008b16 <HAL_RCC_OscConfig+0x44a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b08:	f7fc fc42 	bl	8005390 <HAL_GetTick>
 8008b0c:	1b00      	subs	r0, r0, r4
 8008b0e:	2802      	cmp	r0, #2
 8008b10:	d9f5      	bls.n	8008afe <HAL_RCC_OscConfig+0x432>
            return HAL_TIMEOUT;
 8008b12:	2003      	movs	r0, #3
 8008b14:	e03a      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 8008b16:	2000      	movs	r0, #0
 8008b18:	e038      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
 8008b1a:	2000      	movs	r0, #0
 8008b1c:	e036      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008b1e:	2b01      	cmp	r3, #1
 8008b20:	d036      	beq.n	8008b90 <HAL_RCC_OscConfig+0x4c4>
      temp_pllckcfg = RCC->PLLCFGR;
 8008b22:	4b22      	ldr	r3, [pc, #136]	; (8008bac <HAL_RCC_OscConfig+0x4e0>)
 8008b24:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b26:	f003 0103 	and.w	r1, r3, #3
 8008b2a:	6a22      	ldr	r2, [r4, #32]
 8008b2c:	4291      	cmp	r1, r2
 8008b2e:	d131      	bne.n	8008b94 <HAL_RCC_OscConfig+0x4c8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008b30:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008b34:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008b36:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b38:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8008b3c:	d12c      	bne.n	8008b98 <HAL_RCC_OscConfig+0x4cc>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008b3e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8008b42:	6aa1      	ldr	r1, [r4, #40]	; 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008b44:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8008b48:	d128      	bne.n	8008b9c <HAL_RCC_OscConfig+0x4d0>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008b4a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8008b4e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008b50:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8008b54:	d124      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x4d4>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008b56:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8008b5a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008b5c:	0852      	lsrs	r2, r2, #1
 8008b5e:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008b60:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8008b64:	d11e      	bne.n	8008ba4 <HAL_RCC_OscConfig+0x4d8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008b66:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8008b6a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8008b6c:	0852      	lsrs	r2, r2, #1
 8008b6e:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008b70:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8008b74:	d118      	bne.n	8008ba8 <HAL_RCC_OscConfig+0x4dc>
  return HAL_OK;
 8008b76:	2000      	movs	r0, #0
 8008b78:	e008      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
    return HAL_ERROR;
 8008b7a:	2001      	movs	r0, #1
}
 8008b7c:	4770      	bx	lr
        return HAL_ERROR;
 8008b7e:	2001      	movs	r0, #1
 8008b80:	e004      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 8008b82:	2001      	movs	r0, #1
 8008b84:	e002      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
          return HAL_ERROR;
 8008b86:	2001      	movs	r0, #1
 8008b88:	e000      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 8008b8a:	2000      	movs	r0, #0
}
 8008b8c:	b002      	add	sp, #8
 8008b8e:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8008b90:	2001      	movs	r0, #1
 8008b92:	e7fb      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 8008b94:	2001      	movs	r0, #1
 8008b96:	e7f9      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
 8008b98:	2001      	movs	r0, #1
 8008b9a:	e7f7      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
 8008b9c:	2001      	movs	r0, #1
 8008b9e:	e7f5      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
 8008ba0:	2001      	movs	r0, #1
 8008ba2:	e7f3      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
 8008ba4:	2001      	movs	r0, #1
 8008ba6:	e7f1      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
 8008ba8:	2001      	movs	r0, #1
 8008baa:	e7ef      	b.n	8008b8c <HAL_RCC_OscConfig+0x4c0>
 8008bac:	40021000 	.word	0x40021000
 8008bb0:	019f800c 	.word	0x019f800c

08008bb4 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008bb4:	4b1e      	ldr	r3, [pc, #120]	; (8008c30 <HAL_RCC_GetSysClockFreq+0x7c>)
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	f003 030c 	and.w	r3, r3, #12
 8008bbc:	2b04      	cmp	r3, #4
 8008bbe:	d033      	beq.n	8008c28 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008bc0:	4b1b      	ldr	r3, [pc, #108]	; (8008c30 <HAL_RCC_GetSysClockFreq+0x7c>)
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	f003 030c 	and.w	r3, r3, #12
 8008bc8:	2b08      	cmp	r3, #8
 8008bca:	d02f      	beq.n	8008c2c <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008bcc:	4b18      	ldr	r3, [pc, #96]	; (8008c30 <HAL_RCC_GetSysClockFreq+0x7c>)
 8008bce:	689b      	ldr	r3, [r3, #8]
 8008bd0:	f003 030c 	and.w	r3, r3, #12
 8008bd4:	2b0c      	cmp	r3, #12
 8008bd6:	d001      	beq.n	8008bdc <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 8008bd8:	2000      	movs	r0, #0
}
 8008bda:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008bdc:	4b14      	ldr	r3, [pc, #80]	; (8008c30 <HAL_RCC_GetSysClockFreq+0x7c>)
 8008bde:	68da      	ldr	r2, [r3, #12]
 8008be0:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008be4:	68d8      	ldr	r0, [r3, #12]
 8008be6:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8008bea:	1c43      	adds	r3, r0, #1
    switch (pllsource)
 8008bec:	2a03      	cmp	r2, #3
 8008bee:	d011      	beq.n	8008c14 <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008bf0:	4810      	ldr	r0, [pc, #64]	; (8008c34 <HAL_RCC_GetSysClockFreq+0x80>)
 8008bf2:	fbb0 f0f3 	udiv	r0, r0, r3
 8008bf6:	4b0e      	ldr	r3, [pc, #56]	; (8008c30 <HAL_RCC_GetSysClockFreq+0x7c>)
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8008bfe:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008c02:	4b0b      	ldr	r3, [pc, #44]	; (8008c30 <HAL_RCC_GetSysClockFreq+0x7c>)
 8008c04:	68db      	ldr	r3, [r3, #12]
 8008c06:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8008c0e:	fbb0 f0f3 	udiv	r0, r0, r3
 8008c12:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008c14:	4808      	ldr	r0, [pc, #32]	; (8008c38 <HAL_RCC_GetSysClockFreq+0x84>)
 8008c16:	fbb0 f0f3 	udiv	r0, r0, r3
 8008c1a:	4b05      	ldr	r3, [pc, #20]	; (8008c30 <HAL_RCC_GetSysClockFreq+0x7c>)
 8008c1c:	68db      	ldr	r3, [r3, #12]
 8008c1e:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8008c22:	fb03 f000 	mul.w	r0, r3, r0
      break;
 8008c26:	e7ec      	b.n	8008c02 <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 8008c28:	4802      	ldr	r0, [pc, #8]	; (8008c34 <HAL_RCC_GetSysClockFreq+0x80>)
 8008c2a:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8008c2c:	4802      	ldr	r0, [pc, #8]	; (8008c38 <HAL_RCC_GetSysClockFreq+0x84>)
 8008c2e:	4770      	bx	lr
 8008c30:	40021000 	.word	0x40021000
 8008c34:	00f42400 	.word	0x00f42400
 8008c38:	007a1200 	.word	0x007a1200

08008c3c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8008c3c:	2800      	cmp	r0, #0
 8008c3e:	f000 80e6 	beq.w	8008e0e <HAL_RCC_ClockConfig+0x1d2>
{
 8008c42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c44:	460c      	mov	r4, r1
 8008c46:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008c48:	4b74      	ldr	r3, [pc, #464]	; (8008e1c <HAL_RCC_ClockConfig+0x1e0>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f003 030f 	and.w	r3, r3, #15
 8008c50:	428b      	cmp	r3, r1
 8008c52:	d20b      	bcs.n	8008c6c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c54:	4a71      	ldr	r2, [pc, #452]	; (8008e1c <HAL_RCC_ClockConfig+0x1e0>)
 8008c56:	6813      	ldr	r3, [r2, #0]
 8008c58:	f023 030f 	bic.w	r3, r3, #15
 8008c5c:	430b      	orrs	r3, r1
 8008c5e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c60:	6813      	ldr	r3, [r2, #0]
 8008c62:	f003 030f 	and.w	r3, r3, #15
 8008c66:	428b      	cmp	r3, r1
 8008c68:	f040 80d3 	bne.w	8008e12 <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008c6c:	682e      	ldr	r6, [r5, #0]
 8008c6e:	f016 0601 	ands.w	r6, r6, #1
 8008c72:	d05f      	beq.n	8008d34 <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008c74:	686b      	ldr	r3, [r5, #4]
 8008c76:	2b03      	cmp	r3, #3
 8008c78:	d02f      	beq.n	8008cda <HAL_RCC_ClockConfig+0x9e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008c7a:	2b02      	cmp	r3, #2
 8008c7c:	d04d      	beq.n	8008d1a <HAL_RCC_ClockConfig+0xde>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008c7e:	4b68      	ldr	r3, [pc, #416]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8008c86:	f000 80c6 	beq.w	8008e16 <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008c8a:	f7ff ff93 	bl	8008bb4 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8008c8e:	4b65      	ldr	r3, [pc, #404]	; (8008e24 <HAL_RCC_ClockConfig+0x1e8>)
 8008c90:	4298      	cmp	r0, r3
 8008c92:	d94d      	bls.n	8008d30 <HAL_RCC_ClockConfig+0xf4>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008c94:	4a62      	ldr	r2, [pc, #392]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008c96:	6893      	ldr	r3, [r2, #8]
 8008c98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008c9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ca0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008ca2:	2680      	movs	r6, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008ca4:	4a5e      	ldr	r2, [pc, #376]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008ca6:	6893      	ldr	r3, [r2, #8]
 8008ca8:	f023 0303 	bic.w	r3, r3, #3
 8008cac:	6869      	ldr	r1, [r5, #4]
 8008cae:	430b      	orrs	r3, r1
 8008cb0:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8008cb2:	f7fc fb6d 	bl	8005390 <HAL_GetTick>
 8008cb6:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008cb8:	4b59      	ldr	r3, [pc, #356]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008cba:	689b      	ldr	r3, [r3, #8]
 8008cbc:	f003 030c 	and.w	r3, r3, #12
 8008cc0:	686a      	ldr	r2, [r5, #4]
 8008cc2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8008cc6:	d035      	beq.n	8008d34 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008cc8:	f7fc fb62 	bl	8005390 <HAL_GetTick>
 8008ccc:	1bc0      	subs	r0, r0, r7
 8008cce:	f241 3388 	movw	r3, #5000	; 0x1388
 8008cd2:	4298      	cmp	r0, r3
 8008cd4:	d9f0      	bls.n	8008cb8 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 8008cd6:	2003      	movs	r0, #3
 8008cd8:	e078      	b.n	8008dcc <HAL_RCC_ClockConfig+0x190>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008cda:	4b51      	ldr	r3, [pc, #324]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8008ce2:	d101      	bne.n	8008ce8 <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 8008ce4:	2001      	movs	r0, #1
 8008ce6:	e071      	b.n	8008dcc <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008ce8:	f7ff fcc4 	bl	8008674 <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 8008cec:	4b4d      	ldr	r3, [pc, #308]	; (8008e24 <HAL_RCC_ClockConfig+0x1e8>)
 8008cee:	4298      	cmp	r0, r3
 8008cf0:	d91a      	bls.n	8008d28 <HAL_RCC_ClockConfig+0xec>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008cf2:	4b4b      	ldr	r3, [pc, #300]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008cf4:	689b      	ldr	r3, [r3, #8]
 8008cf6:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 8008cfa:	d005      	beq.n	8008d08 <HAL_RCC_ClockConfig+0xcc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008cfc:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008cfe:	f016 0602 	ands.w	r6, r6, #2
 8008d02:	d0cf      	beq.n	8008ca4 <HAL_RCC_ClockConfig+0x68>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008d04:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008d06:	b98b      	cbnz	r3, 8008d2c <HAL_RCC_ClockConfig+0xf0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008d08:	4a45      	ldr	r2, [pc, #276]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008d0a:	6893      	ldr	r3, [r2, #8]
 8008d0c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d14:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008d16:	2680      	movs	r6, #128	; 0x80
 8008d18:	e7c4      	b.n	8008ca4 <HAL_RCC_ClockConfig+0x68>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008d1a:	4b41      	ldr	r3, [pc, #260]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8008d22:	d1b2      	bne.n	8008c8a <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 8008d24:	2001      	movs	r0, #1
 8008d26:	e051      	b.n	8008dcc <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008d28:	2600      	movs	r6, #0
 8008d2a:	e7bb      	b.n	8008ca4 <HAL_RCC_ClockConfig+0x68>
 8008d2c:	2600      	movs	r6, #0
 8008d2e:	e7b9      	b.n	8008ca4 <HAL_RCC_ClockConfig+0x68>
 8008d30:	2600      	movs	r6, #0
 8008d32:	e7b7      	b.n	8008ca4 <HAL_RCC_ClockConfig+0x68>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d34:	682b      	ldr	r3, [r5, #0]
 8008d36:	f013 0f02 	tst.w	r3, #2
 8008d3a:	d048      	beq.n	8008dce <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d3c:	f013 0f04 	tst.w	r3, #4
 8008d40:	d004      	beq.n	8008d4c <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008d42:	4a37      	ldr	r2, [pc, #220]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008d44:	6893      	ldr	r3, [r2, #8]
 8008d46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008d4a:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d4c:	682b      	ldr	r3, [r5, #0]
 8008d4e:	f013 0f08 	tst.w	r3, #8
 8008d52:	d006      	beq.n	8008d62 <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008d54:	4a32      	ldr	r2, [pc, #200]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008d56:	6893      	ldr	r3, [r2, #8]
 8008d58:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008d5c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008d60:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d62:	4a2f      	ldr	r2, [pc, #188]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008d64:	6893      	ldr	r3, [r2, #8]
 8008d66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008d6a:	68a9      	ldr	r1, [r5, #8]
 8008d6c:	430b      	orrs	r3, r1
 8008d6e:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008d70:	4b2a      	ldr	r3, [pc, #168]	; (8008e1c <HAL_RCC_ClockConfig+0x1e0>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f003 030f 	and.w	r3, r3, #15
 8008d78:	42a3      	cmp	r3, r4
 8008d7a:	d830      	bhi.n	8008dde <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d7c:	682b      	ldr	r3, [r5, #0]
 8008d7e:	f013 0f04 	tst.w	r3, #4
 8008d82:	d006      	beq.n	8008d92 <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008d84:	4a26      	ldr	r2, [pc, #152]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008d86:	6893      	ldr	r3, [r2, #8]
 8008d88:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8008d8c:	68e9      	ldr	r1, [r5, #12]
 8008d8e:	430b      	orrs	r3, r1
 8008d90:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d92:	682b      	ldr	r3, [r5, #0]
 8008d94:	f013 0f08 	tst.w	r3, #8
 8008d98:	d007      	beq.n	8008daa <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008d9a:	4a21      	ldr	r2, [pc, #132]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008d9c:	6893      	ldr	r3, [r2, #8]
 8008d9e:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8008da2:	6929      	ldr	r1, [r5, #16]
 8008da4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8008da8:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008daa:	f7ff ff03 	bl	8008bb4 <HAL_RCC_GetSysClockFreq>
 8008dae:	4b1c      	ldr	r3, [pc, #112]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008db0:	689b      	ldr	r3, [r3, #8]
 8008db2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8008db6:	4a1c      	ldr	r2, [pc, #112]	; (8008e28 <HAL_RCC_ClockConfig+0x1ec>)
 8008db8:	5cd3      	ldrb	r3, [r2, r3]
 8008dba:	f003 031f 	and.w	r3, r3, #31
 8008dbe:	40d8      	lsrs	r0, r3
 8008dc0:	4b1a      	ldr	r3, [pc, #104]	; (8008e2c <HAL_RCC_ClockConfig+0x1f0>)
 8008dc2:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8008dc4:	4b1a      	ldr	r3, [pc, #104]	; (8008e30 <HAL_RCC_ClockConfig+0x1f4>)
 8008dc6:	6818      	ldr	r0, [r3, #0]
 8008dc8:	f7fc fa9e 	bl	8005308 <HAL_InitTick>
}
 8008dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 8008dce:	2e80      	cmp	r6, #128	; 0x80
 8008dd0:	d1ce      	bne.n	8008d70 <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008dd2:	4a13      	ldr	r2, [pc, #76]	; (8008e20 <HAL_RCC_ClockConfig+0x1e4>)
 8008dd4:	6893      	ldr	r3, [r2, #8]
 8008dd6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008dda:	6093      	str	r3, [r2, #8]
 8008ddc:	e7c8      	b.n	8008d70 <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008dde:	4a0f      	ldr	r2, [pc, #60]	; (8008e1c <HAL_RCC_ClockConfig+0x1e0>)
 8008de0:	6813      	ldr	r3, [r2, #0]
 8008de2:	f023 030f 	bic.w	r3, r3, #15
 8008de6:	4323      	orrs	r3, r4
 8008de8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8008dea:	f7fc fad1 	bl	8005390 <HAL_GetTick>
 8008dee:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008df0:	4b0a      	ldr	r3, [pc, #40]	; (8008e1c <HAL_RCC_ClockConfig+0x1e0>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f003 030f 	and.w	r3, r3, #15
 8008df8:	42a3      	cmp	r3, r4
 8008dfa:	d0bf      	beq.n	8008d7c <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008dfc:	f7fc fac8 	bl	8005390 <HAL_GetTick>
 8008e00:	1b80      	subs	r0, r0, r6
 8008e02:	f241 3388 	movw	r3, #5000	; 0x1388
 8008e06:	4298      	cmp	r0, r3
 8008e08:	d9f2      	bls.n	8008df0 <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 8008e0a:	2003      	movs	r0, #3
 8008e0c:	e7de      	b.n	8008dcc <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 8008e0e:	2001      	movs	r0, #1
}
 8008e10:	4770      	bx	lr
      return HAL_ERROR;
 8008e12:	2001      	movs	r0, #1
 8008e14:	e7da      	b.n	8008dcc <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 8008e16:	2001      	movs	r0, #1
 8008e18:	e7d8      	b.n	8008dcc <HAL_RCC_ClockConfig+0x190>
 8008e1a:	bf00      	nop
 8008e1c:	40022000 	.word	0x40022000
 8008e20:	40021000 	.word	0x40021000
 8008e24:	04c4b400 	.word	0x04c4b400
 8008e28:	08012db8 	.word	0x08012db8
 8008e2c:	20000048 	.word	0x20000048
 8008e30:	200000fc 	.word	0x200000fc

08008e34 <HAL_RCC_GetHCLKFreq>:
}
 8008e34:	4b01      	ldr	r3, [pc, #4]	; (8008e3c <HAL_RCC_GetHCLKFreq+0x8>)
 8008e36:	6818      	ldr	r0, [r3, #0]
 8008e38:	4770      	bx	lr
 8008e3a:	bf00      	nop
 8008e3c:	20000048 	.word	0x20000048

08008e40 <HAL_RCC_GetPCLK1Freq>:
{
 8008e40:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008e42:	f7ff fff7 	bl	8008e34 <HAL_RCC_GetHCLKFreq>
 8008e46:	4b05      	ldr	r3, [pc, #20]	; (8008e5c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8008e4e:	4a04      	ldr	r2, [pc, #16]	; (8008e60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008e50:	5cd3      	ldrb	r3, [r2, r3]
 8008e52:	f003 031f 	and.w	r3, r3, #31
}
 8008e56:	40d8      	lsrs	r0, r3
 8008e58:	bd08      	pop	{r3, pc}
 8008e5a:	bf00      	nop
 8008e5c:	40021000 	.word	0x40021000
 8008e60:	08012dc8 	.word	0x08012dc8

08008e64 <HAL_RCC_GetPCLK2Freq>:
{
 8008e64:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008e66:	f7ff ffe5 	bl	8008e34 <HAL_RCC_GetHCLKFreq>
 8008e6a:	4b05      	ldr	r3, [pc, #20]	; (8008e80 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8008e6c:	689b      	ldr	r3, [r3, #8]
 8008e6e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8008e72:	4a04      	ldr	r2, [pc, #16]	; (8008e84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008e74:	5cd3      	ldrb	r3, [r2, r3]
 8008e76:	f003 031f 	and.w	r3, r3, #31
}
 8008e7a:	40d8      	lsrs	r0, r3
 8008e7c:	bd08      	pop	{r3, pc}
 8008e7e:	bf00      	nop
 8008e80:	40021000 	.word	0x40021000
 8008e84:	08012dc8 	.word	0x08012dc8

08008e88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008e88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e8a:	b083      	sub	sp, #12
 8008e8c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008e8e:	6803      	ldr	r3, [r0, #0]
 8008e90:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8008e94:	d06e      	beq.n	8008f74 <HAL_RCCEx_PeriphCLKConfig+0xec>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008e96:	4b35      	ldr	r3, [pc, #212]	; (8008f6c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8008e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e9a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8008e9e:	d11e      	bne.n	8008ede <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008ea0:	4b32      	ldr	r3, [pc, #200]	; (8008f6c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8008ea2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008ea4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008ea8:	659a      	str	r2, [r3, #88]	; 0x58
 8008eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008eac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008eb0:	9301      	str	r3, [sp, #4]
 8008eb2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8008eb4:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008eb6:	4a2e      	ldr	r2, [pc, #184]	; (8008f70 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008eb8:	6813      	ldr	r3, [r2, #0]
 8008eba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ebe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008ec0:	f7fc fa66 	bl	8005390 <HAL_GetTick>
 8008ec4:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008ec6:	4b2a      	ldr	r3, [pc, #168]	; (8008f70 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f413 7f80 	tst.w	r3, #256	; 0x100
 8008ece:	d108      	bne.n	8008ee2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008ed0:	f7fc fa5e 	bl	8005390 <HAL_GetTick>
 8008ed4:	1b40      	subs	r0, r0, r5
 8008ed6:	2802      	cmp	r0, #2
 8008ed8:	d9f5      	bls.n	8008ec6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 8008eda:	2503      	movs	r5, #3
 8008edc:	e002      	b.n	8008ee4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 8008ede:	2600      	movs	r6, #0
 8008ee0:	e7e9      	b.n	8008eb6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008ee2:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8008ee4:	bb45      	cbnz	r5, 8008f38 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008ee6:	4b21      	ldr	r3, [pc, #132]	; (8008f6c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8008ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008eec:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8008ef0:	d015      	beq.n	8008f1e <HAL_RCCEx_PeriphCLKConfig+0x96>
 8008ef2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d012      	beq.n	8008f1e <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008ef8:	4a1c      	ldr	r2, [pc, #112]	; (8008f6c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8008efa:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8008efe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008f02:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8008f06:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8008f0a:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008f0e:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8008f12:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8008f16:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008f1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008f1e:	f013 0f01 	tst.w	r3, #1
 8008f22:	d110      	bne.n	8008f46 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 8008f24:	b945      	cbnz	r5, 8008f38 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008f26:	4a11      	ldr	r2, [pc, #68]	; (8008f6c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8008f28:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8008f2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f30:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8008f32:	430b      	orrs	r3, r1
 8008f34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008f38:	b1ee      	cbz	r6, 8008f76 <HAL_RCCEx_PeriphCLKConfig+0xee>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008f3a:	4a0c      	ldr	r2, [pc, #48]	; (8008f6c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8008f3c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8008f3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008f42:	6593      	str	r3, [r2, #88]	; 0x58
 8008f44:	e017      	b.n	8008f76 <HAL_RCCEx_PeriphCLKConfig+0xee>
        tickstart = HAL_GetTick();
 8008f46:	f7fc fa23 	bl	8005390 <HAL_GetTick>
 8008f4a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008f4c:	4b07      	ldr	r3, [pc, #28]	; (8008f6c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8008f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f52:	f013 0f02 	tst.w	r3, #2
 8008f56:	d1e5      	bne.n	8008f24 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f58:	f7fc fa1a 	bl	8005390 <HAL_GetTick>
 8008f5c:	1bc0      	subs	r0, r0, r7
 8008f5e:	f241 3388 	movw	r3, #5000	; 0x1388
 8008f62:	4298      	cmp	r0, r3
 8008f64:	d9f2      	bls.n	8008f4c <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 8008f66:	2503      	movs	r5, #3
 8008f68:	e7dc      	b.n	8008f24 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8008f6a:	bf00      	nop
 8008f6c:	40021000 	.word	0x40021000
 8008f70:	40007000 	.word	0x40007000
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008f74:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008f76:	6823      	ldr	r3, [r4, #0]
 8008f78:	f013 0f01 	tst.w	r3, #1
 8008f7c:	d008      	beq.n	8008f90 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008f7e:	4a9f      	ldr	r2, [pc, #636]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008f80:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008f84:	f023 0303 	bic.w	r3, r3, #3
 8008f88:	6861      	ldr	r1, [r4, #4]
 8008f8a:	430b      	orrs	r3, r1
 8008f8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008f90:	6823      	ldr	r3, [r4, #0]
 8008f92:	f013 0f02 	tst.w	r3, #2
 8008f96:	d008      	beq.n	8008faa <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008f98:	4a98      	ldr	r2, [pc, #608]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008f9a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008f9e:	f023 030c 	bic.w	r3, r3, #12
 8008fa2:	68a1      	ldr	r1, [r4, #8]
 8008fa4:	430b      	orrs	r3, r1
 8008fa6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008faa:	6823      	ldr	r3, [r4, #0]
 8008fac:	f013 0f04 	tst.w	r3, #4
 8008fb0:	d008      	beq.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008fb2:	4a92      	ldr	r2, [pc, #584]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008fb4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008fb8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8008fbc:	68e1      	ldr	r1, [r4, #12]
 8008fbe:	430b      	orrs	r3, r1
 8008fc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008fc4:	6823      	ldr	r3, [r4, #0]
 8008fc6:	f013 0f08 	tst.w	r3, #8
 8008fca:	d008      	beq.n	8008fde <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008fcc:	4a8b      	ldr	r2, [pc, #556]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008fce:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008fd2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008fd6:	6921      	ldr	r1, [r4, #16]
 8008fd8:	430b      	orrs	r3, r1
 8008fda:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008fde:	6823      	ldr	r3, [r4, #0]
 8008fe0:	f013 0f10 	tst.w	r3, #16
 8008fe4:	d008      	beq.n	8008ff8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008fe6:	4a85      	ldr	r2, [pc, #532]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008fe8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8008fec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ff0:	6961      	ldr	r1, [r4, #20]
 8008ff2:	430b      	orrs	r3, r1
 8008ff4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008ff8:	6823      	ldr	r3, [r4, #0]
 8008ffa:	f013 0f20 	tst.w	r3, #32
 8008ffe:	d008      	beq.n	8009012 <HAL_RCCEx_PeriphCLKConfig+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009000:	4a7e      	ldr	r2, [pc, #504]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009002:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8009006:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800900a:	69a1      	ldr	r1, [r4, #24]
 800900c:	430b      	orrs	r3, r1
 800900e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009012:	6823      	ldr	r3, [r4, #0]
 8009014:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009018:	d008      	beq.n	800902c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800901a:	4a78      	ldr	r2, [pc, #480]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800901c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8009020:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009024:	69e1      	ldr	r1, [r4, #28]
 8009026:	430b      	orrs	r3, r1
 8009028:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800902c:	6823      	ldr	r3, [r4, #0]
 800902e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009032:	d008      	beq.n	8009046 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009034:	4a71      	ldr	r2, [pc, #452]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009036:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800903a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800903e:	6a21      	ldr	r1, [r4, #32]
 8009040:	430b      	orrs	r3, r1
 8009042:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009046:	6823      	ldr	r3, [r4, #0]
 8009048:	f413 7f80 	tst.w	r3, #256	; 0x100
 800904c:	d008      	beq.n	8009060 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800904e:	4a6b      	ldr	r2, [pc, #428]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009050:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8009054:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8009058:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800905a:	430b      	orrs	r3, r1
 800905c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009060:	6823      	ldr	r3, [r4, #0]
 8009062:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8009066:	d008      	beq.n	800907a <HAL_RCCEx_PeriphCLKConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009068:	4a64      	ldr	r2, [pc, #400]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800906a:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 800906e:	f023 0303 	bic.w	r3, r3, #3
 8009072:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8009074:	430b      	orrs	r3, r1
 8009076:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800907a:	6823      	ldr	r3, [r4, #0]
 800907c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8009080:	d008      	beq.n	8009094 <HAL_RCCEx_PeriphCLKConfig+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009082:	4a5e      	ldr	r2, [pc, #376]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009084:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8009088:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 800908c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800908e:	430b      	orrs	r3, r1
 8009090:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009094:	6823      	ldr	r3, [r4, #0]
 8009096:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800909a:	d00c      	beq.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800909c:	4a57      	ldr	r2, [pc, #348]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800909e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80090a2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80090a6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80090a8:	430b      	orrs	r3, r1
 80090aa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80090ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80090b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80090b4:	d079      	beq.n	80091aa <HAL_RCCEx_PeriphCLKConfig+0x322>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80090b6:	6823      	ldr	r3, [r4, #0]
 80090b8:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80090bc:	d00c      	beq.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80090be:	4a4f      	ldr	r2, [pc, #316]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80090c0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80090c4:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80090c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090ca:	430b      	orrs	r3, r1
 80090cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80090d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80090d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80090d6:	d06d      	beq.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80090d8:	6823      	ldr	r3, [r4, #0]
 80090da:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80090de:	d00c      	beq.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80090e0:	4a46      	ldr	r2, [pc, #280]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80090e2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80090e6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80090ea:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80090ec:	430b      	orrs	r3, r1
 80090ee:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80090f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80090f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80090f8:	d061      	beq.n	80091be <HAL_RCCEx_PeriphCLKConfig+0x336>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80090fa:	6823      	ldr	r3, [r4, #0]
 80090fc:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8009100:	d00c      	beq.n	800911c <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009102:	4a3e      	ldr	r2, [pc, #248]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009104:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8009108:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800910c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800910e:	430b      	orrs	r3, r1
 8009110:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009114:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009116:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800911a:	d055      	beq.n	80091c8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800911c:	6823      	ldr	r3, [r4, #0]
 800911e:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8009122:	d00c      	beq.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009124:	4a35      	ldr	r2, [pc, #212]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009126:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800912a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800912e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009130:	430b      	orrs	r3, r1
 8009132:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009136:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009138:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800913c:	d049      	beq.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800913e:	6823      	ldr	r3, [r4, #0]
 8009140:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8009144:	d00c      	beq.n	8009160 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009146:	4a2d      	ldr	r2, [pc, #180]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009148:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800914c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8009150:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009152:	430b      	orrs	r3, r1
 8009154:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009158:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800915a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800915e:	d03d      	beq.n	80091dc <HAL_RCCEx_PeriphCLKConfig+0x354>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8009160:	6823      	ldr	r3, [r4, #0]
 8009162:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8009166:	d00c      	beq.n	8009182 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009168:	4a24      	ldr	r2, [pc, #144]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800916a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800916e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8009172:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009174:	430b      	orrs	r3, r1
 8009176:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800917a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800917c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009180:	d031      	beq.n	80091e6 <HAL_RCCEx_PeriphCLKConfig+0x35e>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009182:	6823      	ldr	r3, [r4, #0]
 8009184:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8009188:	d00c      	beq.n	80091a4 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800918a:	4a1c      	ldr	r2, [pc, #112]	; (80091fc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800918c:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8009190:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8009194:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8009196:	430b      	orrs	r3, r1
 8009198:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800919c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800919e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80091a2:	d025      	beq.n	80091f0 <HAL_RCCEx_PeriphCLKConfig+0x368>
  }

#endif /* QUADSPI */

  return status;
}
 80091a4:	4628      	mov	r0, r5
 80091a6:	b003      	add	sp, #12
 80091a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80091aa:	68d3      	ldr	r3, [r2, #12]
 80091ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80091b0:	60d3      	str	r3, [r2, #12]
 80091b2:	e780      	b.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80091b4:	68d3      	ldr	r3, [r2, #12]
 80091b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80091ba:	60d3      	str	r3, [r2, #12]
 80091bc:	e78c      	b.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80091be:	68d3      	ldr	r3, [r2, #12]
 80091c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80091c4:	60d3      	str	r3, [r2, #12]
 80091c6:	e798      	b.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x272>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80091c8:	68d3      	ldr	r3, [r2, #12]
 80091ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80091ce:	60d3      	str	r3, [r2, #12]
 80091d0:	e7a4      	b.n	800911c <HAL_RCCEx_PeriphCLKConfig+0x294>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80091d2:	68d3      	ldr	r3, [r2, #12]
 80091d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80091d8:	60d3      	str	r3, [r2, #12]
 80091da:	e7b0      	b.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80091dc:	68d3      	ldr	r3, [r2, #12]
 80091de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091e2:	60d3      	str	r3, [r2, #12]
 80091e4:	e7bc      	b.n	8009160 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80091e6:	68d3      	ldr	r3, [r2, #12]
 80091e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091ec:	60d3      	str	r3, [r2, #12]
 80091ee:	e7c8      	b.n	8009182 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80091f0:	68d3      	ldr	r3, [r2, #12]
 80091f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80091f6:	60d3      	str	r3, [r2, #12]
 80091f8:	e7d4      	b.n	80091a4 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 80091fa:	bf00      	nop
 80091fc:	40021000 	.word	0x40021000

08009200 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009200:	2800      	cmp	r0, #0
 8009202:	d06f      	beq.n	80092e4 <HAL_SPI_Init+0xe4>
{
 8009204:	b510      	push	{r4, lr}
 8009206:	4604      	mov	r4, r0
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009208:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800920a:	b933      	cbnz	r3, 800921a <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800920c:	6843      	ldr	r3, [r0, #4]
 800920e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009212:	d005      	beq.n	8009220 <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009214:	2300      	movs	r3, #0
 8009216:	61c3      	str	r3, [r0, #28]
 8009218:	e002      	b.n	8009220 <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800921a:	2300      	movs	r3, #0
 800921c:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800921e:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009220:	2300      	movs	r3, #0
 8009222:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009224:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8009228:	2b00      	cmp	r3, #0
 800922a:	d052      	beq.n	80092d2 <HAL_SPI_Init+0xd2>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800922c:	2302      	movs	r3, #2
 800922e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009232:	6822      	ldr	r2, [r4, #0]
 8009234:	6813      	ldr	r3, [r2, #0]
 8009236:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800923a:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800923c:	68e3      	ldr	r3, [r4, #12]
 800923e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009242:	d94c      	bls.n	80092de <HAL_SPI_Init+0xde>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009244:	2200      	movs	r2, #0
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009246:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800924a:	d004      	beq.n	8009256 <HAL_SPI_Init+0x56>
 800924c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009250:	d001      	beq.n	8009256 <HAL_SPI_Init+0x56>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009252:	2300      	movs	r3, #0
 8009254:	62a3      	str	r3, [r4, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009256:	6863      	ldr	r3, [r4, #4]
 8009258:	f403 7382 	and.w	r3, r3, #260	; 0x104
 800925c:	68a1      	ldr	r1, [r4, #8]
 800925e:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 8009262:	430b      	orrs	r3, r1
 8009264:	6921      	ldr	r1, [r4, #16]
 8009266:	f001 0102 	and.w	r1, r1, #2
 800926a:	430b      	orrs	r3, r1
 800926c:	6961      	ldr	r1, [r4, #20]
 800926e:	f001 0101 	and.w	r1, r1, #1
 8009272:	430b      	orrs	r3, r1
 8009274:	69a1      	ldr	r1, [r4, #24]
 8009276:	f401 7100 	and.w	r1, r1, #512	; 0x200
 800927a:	430b      	orrs	r3, r1
 800927c:	69e1      	ldr	r1, [r4, #28]
 800927e:	f001 0138 	and.w	r1, r1, #56	; 0x38
 8009282:	430b      	orrs	r3, r1
 8009284:	6a21      	ldr	r1, [r4, #32]
 8009286:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800928a:	430b      	orrs	r3, r1
 800928c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800928e:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8009292:	6820      	ldr	r0, [r4, #0]
 8009294:	430b      	orrs	r3, r1
 8009296:	6003      	str	r3, [r0, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009298:	8b63      	ldrh	r3, [r4, #26]
 800929a:	f003 0304 	and.w	r3, r3, #4
 800929e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80092a0:	f001 0110 	and.w	r1, r1, #16
 80092a4:	430b      	orrs	r3, r1
 80092a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092a8:	f001 0108 	and.w	r1, r1, #8
 80092ac:	430b      	orrs	r3, r1
 80092ae:	68e1      	ldr	r1, [r4, #12]
 80092b0:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 80092b4:	430b      	orrs	r3, r1
 80092b6:	6821      	ldr	r1, [r4, #0]
 80092b8:	4313      	orrs	r3, r2
 80092ba:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80092bc:	6822      	ldr	r2, [r4, #0]
 80092be:	69d3      	ldr	r3, [r2, #28]
 80092c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80092c4:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80092c6:	2000      	movs	r0, #0
 80092c8:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80092ca:	2301      	movs	r3, #1
 80092cc:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
}
 80092d0:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 80092d2:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 80092d6:	4620      	mov	r0, r4
 80092d8:	f7fa fe78 	bl	8003fcc <HAL_SPI_MspInit>
 80092dc:	e7a6      	b.n	800922c <HAL_SPI_Init+0x2c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80092de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80092e2:	e7b0      	b.n	8009246 <HAL_SPI_Init+0x46>
    return HAL_ERROR;
 80092e4:	2001      	movs	r0, #1
}
 80092e6:	4770      	bx	lr

080092e8 <HAL_SRAM_Init>:
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 80092e8:	b340      	cbz	r0, 800933c <HAL_SRAM_Init+0x54>
{
 80092ea:	b570      	push	{r4, r5, r6, lr}
 80092ec:	460e      	mov	r6, r1
 80092ee:	4615      	mov	r5, r2
 80092f0:	4604      	mov	r4, r0
  {
    return HAL_ERROR;
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80092f2:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80092f6:	b1e3      	cbz	r3, 8009332 <HAL_SRAM_Init+0x4a>
    HAL_SRAM_MspInit(hsram);
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80092f8:	4621      	mov	r1, r4
 80092fa:	f851 0b08 	ldr.w	r0, [r1], #8
 80092fe:	f001 f87d 	bl	800a3fc <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8009302:	68a2      	ldr	r2, [r4, #8]
 8009304:	4631      	mov	r1, r6
 8009306:	6820      	ldr	r0, [r4, #0]
 8009308:	f001 f8e8 	bl	800a4dc <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800930c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800930e:	68a2      	ldr	r2, [r4, #8]
 8009310:	4629      	mov	r1, r5
 8009312:	6860      	ldr	r0, [r4, #4]
 8009314:	f001 f915 	bl	800a542 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8009318:	6822      	ldr	r2, [r4, #0]
 800931a:	68a1      	ldr	r1, [r4, #8]
 800931c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009320:	f043 0301 	orr.w	r3, r3, #1
 8009324:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8009328:	2301      	movs	r3, #1
 800932a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 800932e:	2000      	movs	r0, #0
}
 8009330:	bd70      	pop	{r4, r5, r6, pc}
    hsram->Lock = HAL_UNLOCKED;
 8009332:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_SRAM_MspInit(hsram);
 8009336:	f7f8 fbcd 	bl	8001ad4 <HAL_SRAM_MspInit>
 800933a:	e7dd      	b.n	80092f8 <HAL_SRAM_Init+0x10>
    return HAL_ERROR;
 800933c:	2001      	movs	r0, #1
}
 800933e:	4770      	bx	lr

08009340 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009340:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009342:	6a03      	ldr	r3, [r0, #32]
 8009344:	f023 0301 	bic.w	r3, r3, #1
 8009348:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800934a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800934c:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800934e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009350:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009354:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009358:	680c      	ldr	r4, [r1, #0]
 800935a:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800935c:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009360:	688c      	ldr	r4, [r1, #8]
 8009362:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009364:	4c21      	ldr	r4, [pc, #132]	; (80093ec <TIM_OC1_SetConfig+0xac>)
 8009366:	42a0      	cmp	r0, r4
 8009368:	d013      	beq.n	8009392 <TIM_OC1_SetConfig+0x52>
 800936a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 800936e:	42a0      	cmp	r0, r4
 8009370:	d00f      	beq.n	8009392 <TIM_OC1_SetConfig+0x52>
 8009372:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8009376:	42a0      	cmp	r0, r4
 8009378:	d00b      	beq.n	8009392 <TIM_OC1_SetConfig+0x52>
 800937a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800937e:	42a0      	cmp	r0, r4
 8009380:	d007      	beq.n	8009392 <TIM_OC1_SetConfig+0x52>
 8009382:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8009386:	42a0      	cmp	r0, r4
 8009388:	d003      	beq.n	8009392 <TIM_OC1_SetConfig+0x52>
 800938a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 800938e:	42a0      	cmp	r0, r4
 8009390:	d105      	bne.n	800939e <TIM_OC1_SetConfig+0x5e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009392:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009396:	68cc      	ldr	r4, [r1, #12]
 8009398:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800939a:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800939e:	4c13      	ldr	r4, [pc, #76]	; (80093ec <TIM_OC1_SetConfig+0xac>)
 80093a0:	42a0      	cmp	r0, r4
 80093a2:	d013      	beq.n	80093cc <TIM_OC1_SetConfig+0x8c>
 80093a4:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80093a8:	42a0      	cmp	r0, r4
 80093aa:	d00f      	beq.n	80093cc <TIM_OC1_SetConfig+0x8c>
 80093ac:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 80093b0:	42a0      	cmp	r0, r4
 80093b2:	d00b      	beq.n	80093cc <TIM_OC1_SetConfig+0x8c>
 80093b4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80093b8:	42a0      	cmp	r0, r4
 80093ba:	d007      	beq.n	80093cc <TIM_OC1_SetConfig+0x8c>
 80093bc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80093c0:	42a0      	cmp	r0, r4
 80093c2:	d003      	beq.n	80093cc <TIM_OC1_SetConfig+0x8c>
 80093c4:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80093c8:	42a0      	cmp	r0, r4
 80093ca:	d107      	bne.n	80093dc <TIM_OC1_SetConfig+0x9c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80093cc:	f425 7c40 	bic.w	ip, r5, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80093d0:	694c      	ldr	r4, [r1, #20]
 80093d2:	ea44 0c0c 	orr.w	ip, r4, ip
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80093d6:	698d      	ldr	r5, [r1, #24]
 80093d8:	ea45 050c 	orr.w	r5, r5, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093dc:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80093de:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80093e0:	684a      	ldr	r2, [r1, #4]
 80093e2:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093e4:	6203      	str	r3, [r0, #32]
}
 80093e6:	bc30      	pop	{r4, r5}
 80093e8:	4770      	bx	lr
 80093ea:	bf00      	nop
 80093ec:	40012c00 	.word	0x40012c00

080093f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80093f0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80093f2:	6a03      	ldr	r3, [r0, #32]
 80093f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093f8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093fa:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093fc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80093fe:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009400:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009404:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009408:	680d      	ldr	r5, [r1, #0]
 800940a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800940c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009410:	688d      	ldr	r5, [r1, #8]
 8009412:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009416:	4d1c      	ldr	r5, [pc, #112]	; (8009488 <TIM_OC3_SetConfig+0x98>)
 8009418:	42a8      	cmp	r0, r5
 800941a:	d007      	beq.n	800942c <TIM_OC3_SetConfig+0x3c>
 800941c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009420:	42a8      	cmp	r0, r5
 8009422:	d003      	beq.n	800942c <TIM_OC3_SetConfig+0x3c>
 8009424:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8009428:	42a8      	cmp	r0, r5
 800942a:	d106      	bne.n	800943a <TIM_OC3_SetConfig+0x4a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800942c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009430:	68cd      	ldr	r5, [r1, #12]
 8009432:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009436:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800943a:	4d13      	ldr	r5, [pc, #76]	; (8009488 <TIM_OC3_SetConfig+0x98>)
 800943c:	42a8      	cmp	r0, r5
 800943e:	d013      	beq.n	8009468 <TIM_OC3_SetConfig+0x78>
 8009440:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009444:	42a8      	cmp	r0, r5
 8009446:	d00f      	beq.n	8009468 <TIM_OC3_SetConfig+0x78>
 8009448:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800944c:	42a8      	cmp	r0, r5
 800944e:	d00b      	beq.n	8009468 <TIM_OC3_SetConfig+0x78>
 8009450:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009454:	42a8      	cmp	r0, r5
 8009456:	d007      	beq.n	8009468 <TIM_OC3_SetConfig+0x78>
 8009458:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800945c:	42a8      	cmp	r0, r5
 800945e:	d003      	beq.n	8009468 <TIM_OC3_SetConfig+0x78>
 8009460:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009464:	42a8      	cmp	r0, r5
 8009466:	d107      	bne.n	8009478 <TIM_OC3_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009468:	f424 5c40 	bic.w	ip, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800946c:	694c      	ldr	r4, [r1, #20]
 800946e:	ea4c 1c04 	orr.w	ip, ip, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009472:	698c      	ldr	r4, [r1, #24]
 8009474:	ea4c 1404 	orr.w	r4, ip, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009478:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800947a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800947c:	684a      	ldr	r2, [r1, #4]
 800947e:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009480:	6203      	str	r3, [r0, #32]
}
 8009482:	bc30      	pop	{r4, r5}
 8009484:	4770      	bx	lr
 8009486:	bf00      	nop
 8009488:	40012c00 	.word	0x40012c00

0800948c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800948c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800948e:	6a03      	ldr	r3, [r0, #32]
 8009490:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009494:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009496:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009498:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800949a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800949c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80094a0:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094a4:	680d      	ldr	r5, [r1, #0]
 80094a6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80094aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80094ae:	688d      	ldr	r5, [r1, #8]
 80094b0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80094b4:	4d1b      	ldr	r5, [pc, #108]	; (8009524 <TIM_OC4_SetConfig+0x98>)
 80094b6:	42a8      	cmp	r0, r5
 80094b8:	d007      	beq.n	80094ca <TIM_OC4_SetConfig+0x3e>
 80094ba:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80094be:	42a8      	cmp	r0, r5
 80094c0:	d003      	beq.n	80094ca <TIM_OC4_SetConfig+0x3e>
 80094c2:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80094c6:	42a8      	cmp	r0, r5
 80094c8:	d106      	bne.n	80094d8 <TIM_OC4_SetConfig+0x4c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80094ca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80094ce:	68cd      	ldr	r5, [r1, #12]
 80094d0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80094d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094d8:	4d12      	ldr	r5, [pc, #72]	; (8009524 <TIM_OC4_SetConfig+0x98>)
 80094da:	42a8      	cmp	r0, r5
 80094dc:	d013      	beq.n	8009506 <TIM_OC4_SetConfig+0x7a>
 80094de:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80094e2:	42a8      	cmp	r0, r5
 80094e4:	d00f      	beq.n	8009506 <TIM_OC4_SetConfig+0x7a>
 80094e6:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80094ea:	42a8      	cmp	r0, r5
 80094ec:	d00b      	beq.n	8009506 <TIM_OC4_SetConfig+0x7a>
 80094ee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80094f2:	42a8      	cmp	r0, r5
 80094f4:	d007      	beq.n	8009506 <TIM_OC4_SetConfig+0x7a>
 80094f6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80094fa:	42a8      	cmp	r0, r5
 80094fc:	d003      	beq.n	8009506 <TIM_OC4_SetConfig+0x7a>
 80094fe:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009502:	42a8      	cmp	r0, r5
 8009504:	d107      	bne.n	8009516 <TIM_OC4_SetConfig+0x8a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009506:	f424 4c40 	bic.w	ip, r4, #49152	; 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800950a:	694c      	ldr	r4, [r1, #20]
 800950c:	ea4c 1c84 	orr.w	ip, ip, r4, lsl #6
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009510:	698c      	ldr	r4, [r1, #24]
 8009512:	ea4c 1484 	orr.w	r4, ip, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009516:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009518:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800951a:	684a      	ldr	r2, [r1, #4]
 800951c:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800951e:	6203      	str	r3, [r0, #32]
}
 8009520:	bc30      	pop	{r4, r5}
 8009522:	4770      	bx	lr
 8009524:	40012c00 	.word	0x40012c00

08009528 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009528:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800952a:	6a03      	ldr	r3, [r0, #32]
 800952c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009530:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009532:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009534:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009536:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009538:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800953c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009540:	680d      	ldr	r5, [r1, #0]
 8009542:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009544:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009548:	688d      	ldr	r5, [r1, #8]
 800954a:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800954e:	4d11      	ldr	r5, [pc, #68]	; (8009594 <TIM_OC5_SetConfig+0x6c>)
 8009550:	42a8      	cmp	r0, r5
 8009552:	d013      	beq.n	800957c <TIM_OC5_SetConfig+0x54>
 8009554:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009558:	42a8      	cmp	r0, r5
 800955a:	d00f      	beq.n	800957c <TIM_OC5_SetConfig+0x54>
 800955c:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8009560:	42a8      	cmp	r0, r5
 8009562:	d00b      	beq.n	800957c <TIM_OC5_SetConfig+0x54>
 8009564:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009568:	42a8      	cmp	r0, r5
 800956a:	d007      	beq.n	800957c <TIM_OC5_SetConfig+0x54>
 800956c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009570:	42a8      	cmp	r0, r5
 8009572:	d003      	beq.n	800957c <TIM_OC5_SetConfig+0x54>
 8009574:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009578:	42a8      	cmp	r0, r5
 800957a:	d104      	bne.n	8009586 <TIM_OC5_SetConfig+0x5e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800957c:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009580:	694d      	ldr	r5, [r1, #20]
 8009582:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009586:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009588:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800958a:	684a      	ldr	r2, [r1, #4]
 800958c:	6482      	str	r2, [r0, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800958e:	6203      	str	r3, [r0, #32]
}
 8009590:	bc30      	pop	{r4, r5}
 8009592:	4770      	bx	lr
 8009594:	40012c00 	.word	0x40012c00

08009598 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009598:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800959a:	6a03      	ldr	r3, [r0, #32]
 800959c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80095a0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095a2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095a4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80095a6:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80095a8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80095ac:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80095b0:	680d      	ldr	r5, [r1, #0]
 80095b2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80095b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80095ba:	688d      	ldr	r5, [r1, #8]
 80095bc:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095c0:	4d11      	ldr	r5, [pc, #68]	; (8009608 <TIM_OC6_SetConfig+0x70>)
 80095c2:	42a8      	cmp	r0, r5
 80095c4:	d013      	beq.n	80095ee <TIM_OC6_SetConfig+0x56>
 80095c6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80095ca:	42a8      	cmp	r0, r5
 80095cc:	d00f      	beq.n	80095ee <TIM_OC6_SetConfig+0x56>
 80095ce:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80095d2:	42a8      	cmp	r0, r5
 80095d4:	d00b      	beq.n	80095ee <TIM_OC6_SetConfig+0x56>
 80095d6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80095da:	42a8      	cmp	r0, r5
 80095dc:	d007      	beq.n	80095ee <TIM_OC6_SetConfig+0x56>
 80095de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80095e2:	42a8      	cmp	r0, r5
 80095e4:	d003      	beq.n	80095ee <TIM_OC6_SetConfig+0x56>
 80095e6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80095ea:	42a8      	cmp	r0, r5
 80095ec:	d104      	bne.n	80095f8 <TIM_OC6_SetConfig+0x60>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80095ee:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80095f2:	694d      	ldr	r5, [r1, #20]
 80095f4:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095f8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80095fa:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80095fc:	684a      	ldr	r2, [r1, #4]
 80095fe:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009600:	6203      	str	r3, [r0, #32]
}
 8009602:	bc30      	pop	{r4, r5}
 8009604:	4770      	bx	lr
 8009606:	bf00      	nop
 8009608:	40012c00 	.word	0x40012c00

0800960c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800960c:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800960e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009610:	6a04      	ldr	r4, [r0, #32]
 8009612:	f024 0401 	bic.w	r4, r4, #1
 8009616:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009618:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800961a:	f024 0cf0 	bic.w	ip, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800961e:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009622:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8009626:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009628:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800962a:	6203      	str	r3, [r0, #32]
}
 800962c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009630:	4770      	bx	lr

08009632 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009632:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009634:	6a04      	ldr	r4, [r0, #32]
 8009636:	f024 0410 	bic.w	r4, r4, #16
 800963a:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800963c:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800963e:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009640:	f424 4c70 	bic.w	ip, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009644:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009648:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800964c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009650:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8009652:	6203      	str	r3, [r0, #32]
}
 8009654:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009658:	4770      	bx	lr

0800965a <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800965a:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800965c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8009660:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009664:	430b      	orrs	r3, r1
 8009666:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800966a:	6083      	str	r3, [r0, #8]
}
 800966c:	4770      	bx	lr

0800966e <HAL_TIM_PWM_MspInit>:
}
 800966e:	4770      	bx	lr

08009670 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8009670:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009672:	4a36      	ldr	r2, [pc, #216]	; (800974c <TIM_Base_SetConfig+0xdc>)
 8009674:	4290      	cmp	r0, r2
 8009676:	d016      	beq.n	80096a6 <TIM_Base_SetConfig+0x36>
 8009678:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800967c:	d013      	beq.n	80096a6 <TIM_Base_SetConfig+0x36>
 800967e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009682:	4290      	cmp	r0, r2
 8009684:	d00f      	beq.n	80096a6 <TIM_Base_SetConfig+0x36>
 8009686:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800968a:	4290      	cmp	r0, r2
 800968c:	d00b      	beq.n	80096a6 <TIM_Base_SetConfig+0x36>
 800968e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009692:	4290      	cmp	r0, r2
 8009694:	d007      	beq.n	80096a6 <TIM_Base_SetConfig+0x36>
 8009696:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800969a:	4290      	cmp	r0, r2
 800969c:	d003      	beq.n	80096a6 <TIM_Base_SetConfig+0x36>
 800969e:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 80096a2:	4290      	cmp	r0, r2
 80096a4:	d103      	bne.n	80096ae <TIM_Base_SetConfig+0x3e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80096a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80096aa:	684a      	ldr	r2, [r1, #4]
 80096ac:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80096ae:	4a27      	ldr	r2, [pc, #156]	; (800974c <TIM_Base_SetConfig+0xdc>)
 80096b0:	4290      	cmp	r0, r2
 80096b2:	d022      	beq.n	80096fa <TIM_Base_SetConfig+0x8a>
 80096b4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80096b8:	d01f      	beq.n	80096fa <TIM_Base_SetConfig+0x8a>
 80096ba:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80096be:	4290      	cmp	r0, r2
 80096c0:	d01b      	beq.n	80096fa <TIM_Base_SetConfig+0x8a>
 80096c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80096c6:	4290      	cmp	r0, r2
 80096c8:	d017      	beq.n	80096fa <TIM_Base_SetConfig+0x8a>
 80096ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80096ce:	4290      	cmp	r0, r2
 80096d0:	d013      	beq.n	80096fa <TIM_Base_SetConfig+0x8a>
 80096d2:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80096d6:	4290      	cmp	r0, r2
 80096d8:	d00f      	beq.n	80096fa <TIM_Base_SetConfig+0x8a>
 80096da:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80096de:	4290      	cmp	r0, r2
 80096e0:	d00b      	beq.n	80096fa <TIM_Base_SetConfig+0x8a>
 80096e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80096e6:	4290      	cmp	r0, r2
 80096e8:	d007      	beq.n	80096fa <TIM_Base_SetConfig+0x8a>
 80096ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80096ee:	4290      	cmp	r0, r2
 80096f0:	d003      	beq.n	80096fa <TIM_Base_SetConfig+0x8a>
 80096f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80096f6:	4290      	cmp	r0, r2
 80096f8:	d103      	bne.n	8009702 <TIM_Base_SetConfig+0x92>
    tmpcr1 &= ~TIM_CR1_CKD;
 80096fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80096fe:	68ca      	ldr	r2, [r1, #12]
 8009700:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009702:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009706:	694a      	ldr	r2, [r1, #20]
 8009708:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800970a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800970c:	688b      	ldr	r3, [r1, #8]
 800970e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009710:	680b      	ldr	r3, [r1, #0]
 8009712:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009714:	4b0d      	ldr	r3, [pc, #52]	; (800974c <TIM_Base_SetConfig+0xdc>)
 8009716:	4298      	cmp	r0, r3
 8009718:	d013      	beq.n	8009742 <TIM_Base_SetConfig+0xd2>
 800971a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800971e:	4298      	cmp	r0, r3
 8009720:	d00f      	beq.n	8009742 <TIM_Base_SetConfig+0xd2>
 8009722:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8009726:	4298      	cmp	r0, r3
 8009728:	d00b      	beq.n	8009742 <TIM_Base_SetConfig+0xd2>
 800972a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800972e:	4298      	cmp	r0, r3
 8009730:	d007      	beq.n	8009742 <TIM_Base_SetConfig+0xd2>
 8009732:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009736:	4298      	cmp	r0, r3
 8009738:	d003      	beq.n	8009742 <TIM_Base_SetConfig+0xd2>
 800973a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800973e:	4298      	cmp	r0, r3
 8009740:	d101      	bne.n	8009746 <TIM_Base_SetConfig+0xd6>
    TIMx->RCR = Structure->RepetitionCounter;
 8009742:	690b      	ldr	r3, [r1, #16]
 8009744:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8009746:	2301      	movs	r3, #1
 8009748:	6143      	str	r3, [r0, #20]
}
 800974a:	4770      	bx	lr
 800974c:	40012c00 	.word	0x40012c00

08009750 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8009750:	b360      	cbz	r0, 80097ac <HAL_TIM_Base_Init+0x5c>
{
 8009752:	b510      	push	{r4, lr}
 8009754:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8009756:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800975a:	b313      	cbz	r3, 80097a2 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800975c:	2302      	movs	r3, #2
 800975e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009762:	4621      	mov	r1, r4
 8009764:	f851 0b04 	ldr.w	r0, [r1], #4
 8009768:	f7ff ff82 	bl	8009670 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800976c:	2301      	movs	r3, #1
 800976e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009772:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8009776:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800977a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800977e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8009782:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009786:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800978a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800978e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009792:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8009796:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800979a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800979e:	2000      	movs	r0, #0
}
 80097a0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80097a2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80097a6:	f7fa fd63 	bl	8004270 <HAL_TIM_Base_MspInit>
 80097aa:	e7d7      	b.n	800975c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80097ac:	2001      	movs	r0, #1
}
 80097ae:	4770      	bx	lr

080097b0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80097b0:	b360      	cbz	r0, 800980c <HAL_TIM_PWM_Init+0x5c>
{
 80097b2:	b510      	push	{r4, lr}
 80097b4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80097b6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80097ba:	b313      	cbz	r3, 8009802 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80097bc:	2302      	movs	r3, #2
 80097be:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097c2:	4621      	mov	r1, r4
 80097c4:	f851 0b04 	ldr.w	r0, [r1], #4
 80097c8:	f7ff ff52 	bl	8009670 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80097cc:	2301      	movs	r3, #1
 80097ce:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097d2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80097d6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80097da:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80097de:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80097e2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80097e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097ea:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80097ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80097f2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80097f6:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80097fa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80097fe:	2000      	movs	r0, #0
}
 8009800:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8009802:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8009806:	f7ff ff32 	bl	800966e <HAL_TIM_PWM_MspInit>
 800980a:	e7d7      	b.n	80097bc <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 800980c:	2001      	movs	r0, #1
}
 800980e:	4770      	bx	lr

08009810 <TIM_OC2_SetConfig>:
{
 8009810:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009812:	6a03      	ldr	r3, [r0, #32]
 8009814:	f023 0310 	bic.w	r3, r3, #16
 8009818:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800981a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800981c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800981e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009820:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8009824:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009828:	680d      	ldr	r5, [r1, #0]
 800982a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800982e:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009832:	688d      	ldr	r5, [r1, #8]
 8009834:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009838:	4d1b      	ldr	r5, [pc, #108]	; (80098a8 <TIM_OC2_SetConfig+0x98>)
 800983a:	42a8      	cmp	r0, r5
 800983c:	d007      	beq.n	800984e <TIM_OC2_SetConfig+0x3e>
 800983e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009842:	42a8      	cmp	r0, r5
 8009844:	d003      	beq.n	800984e <TIM_OC2_SetConfig+0x3e>
 8009846:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 800984a:	42a8      	cmp	r0, r5
 800984c:	d106      	bne.n	800985c <TIM_OC2_SetConfig+0x4c>
    tmpccer &= ~TIM_CCER_CC2NP;
 800984e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009852:	68cd      	ldr	r5, [r1, #12]
 8009854:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8009858:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800985c:	4d12      	ldr	r5, [pc, #72]	; (80098a8 <TIM_OC2_SetConfig+0x98>)
 800985e:	42a8      	cmp	r0, r5
 8009860:	d013      	beq.n	800988a <TIM_OC2_SetConfig+0x7a>
 8009862:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009866:	42a8      	cmp	r0, r5
 8009868:	d00f      	beq.n	800988a <TIM_OC2_SetConfig+0x7a>
 800986a:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800986e:	42a8      	cmp	r0, r5
 8009870:	d00b      	beq.n	800988a <TIM_OC2_SetConfig+0x7a>
 8009872:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8009876:	42a8      	cmp	r0, r5
 8009878:	d007      	beq.n	800988a <TIM_OC2_SetConfig+0x7a>
 800987a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800987e:	42a8      	cmp	r0, r5
 8009880:	d003      	beq.n	800988a <TIM_OC2_SetConfig+0x7a>
 8009882:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009886:	42a8      	cmp	r0, r5
 8009888:	d107      	bne.n	800989a <TIM_OC2_SetConfig+0x8a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800988a:	f424 6c40 	bic.w	ip, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800988e:	694c      	ldr	r4, [r1, #20]
 8009890:	ea4c 0c84 	orr.w	ip, ip, r4, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009894:	698c      	ldr	r4, [r1, #24]
 8009896:	ea4c 0484 	orr.w	r4, ip, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 800989a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800989c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800989e:	684a      	ldr	r2, [r1, #4]
 80098a0:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80098a2:	6203      	str	r3, [r0, #32]
}
 80098a4:	bc30      	pop	{r4, r5}
 80098a6:	4770      	bx	lr
 80098a8:	40012c00 	.word	0x40012c00

080098ac <HAL_TIM_PWM_ConfigChannel>:
{
 80098ac:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80098ae:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80098b2:	2b01      	cmp	r3, #1
 80098b4:	f000 8095 	beq.w	80099e2 <HAL_TIM_PWM_ConfigChannel+0x136>
 80098b8:	4604      	mov	r4, r0
 80098ba:	460d      	mov	r5, r1
 80098bc:	2301      	movs	r3, #1
 80098be:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80098c2:	2a14      	cmp	r2, #20
 80098c4:	f200 8088 	bhi.w	80099d8 <HAL_TIM_PWM_ConfigChannel+0x12c>
 80098c8:	e8df f002 	tbb	[pc, r2]
 80098cc:	8686860b 	.word	0x8686860b
 80098d0:	8686861f 	.word	0x8686861f
 80098d4:	86868634 	.word	0x86868634
 80098d8:	86868648 	.word	0x86868648
 80098dc:	8686865d 	.word	0x8686865d
 80098e0:	71          	.byte	0x71
 80098e1:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80098e2:	6800      	ldr	r0, [r0, #0]
 80098e4:	f7ff fd2c 	bl	8009340 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80098e8:	6822      	ldr	r2, [r4, #0]
 80098ea:	6993      	ldr	r3, [r2, #24]
 80098ec:	f043 0308 	orr.w	r3, r3, #8
 80098f0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80098f2:	6822      	ldr	r2, [r4, #0]
 80098f4:	6993      	ldr	r3, [r2, #24]
 80098f6:	f023 0304 	bic.w	r3, r3, #4
 80098fa:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80098fc:	6822      	ldr	r2, [r4, #0]
 80098fe:	6993      	ldr	r3, [r2, #24]
 8009900:	6929      	ldr	r1, [r5, #16]
 8009902:	430b      	orrs	r3, r1
 8009904:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8009906:	2000      	movs	r0, #0
      break;
 8009908:	e067      	b.n	80099da <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800990a:	6800      	ldr	r0, [r0, #0]
 800990c:	f7ff ff80 	bl	8009810 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009910:	6822      	ldr	r2, [r4, #0]
 8009912:	6993      	ldr	r3, [r2, #24]
 8009914:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009918:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800991a:	6822      	ldr	r2, [r4, #0]
 800991c:	6993      	ldr	r3, [r2, #24]
 800991e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009922:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009924:	6822      	ldr	r2, [r4, #0]
 8009926:	6993      	ldr	r3, [r2, #24]
 8009928:	6929      	ldr	r1, [r5, #16]
 800992a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800992e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8009930:	2000      	movs	r0, #0
      break;
 8009932:	e052      	b.n	80099da <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009934:	6800      	ldr	r0, [r0, #0]
 8009936:	f7ff fd5b 	bl	80093f0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800993a:	6822      	ldr	r2, [r4, #0]
 800993c:	69d3      	ldr	r3, [r2, #28]
 800993e:	f043 0308 	orr.w	r3, r3, #8
 8009942:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009944:	6822      	ldr	r2, [r4, #0]
 8009946:	69d3      	ldr	r3, [r2, #28]
 8009948:	f023 0304 	bic.w	r3, r3, #4
 800994c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800994e:	6822      	ldr	r2, [r4, #0]
 8009950:	69d3      	ldr	r3, [r2, #28]
 8009952:	6929      	ldr	r1, [r5, #16]
 8009954:	430b      	orrs	r3, r1
 8009956:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8009958:	2000      	movs	r0, #0
      break;
 800995a:	e03e      	b.n	80099da <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800995c:	6800      	ldr	r0, [r0, #0]
 800995e:	f7ff fd95 	bl	800948c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009962:	6822      	ldr	r2, [r4, #0]
 8009964:	69d3      	ldr	r3, [r2, #28]
 8009966:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800996a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800996c:	6822      	ldr	r2, [r4, #0]
 800996e:	69d3      	ldr	r3, [r2, #28]
 8009970:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009974:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009976:	6822      	ldr	r2, [r4, #0]
 8009978:	69d3      	ldr	r3, [r2, #28]
 800997a:	6929      	ldr	r1, [r5, #16]
 800997c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8009980:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8009982:	2000      	movs	r0, #0
      break;
 8009984:	e029      	b.n	80099da <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009986:	6800      	ldr	r0, [r0, #0]
 8009988:	f7ff fdce 	bl	8009528 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800998c:	6822      	ldr	r2, [r4, #0]
 800998e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009990:	f043 0308 	orr.w	r3, r3, #8
 8009994:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009996:	6822      	ldr	r2, [r4, #0]
 8009998:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800999a:	f023 0304 	bic.w	r3, r3, #4
 800999e:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80099a0:	6822      	ldr	r2, [r4, #0]
 80099a2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80099a4:	6929      	ldr	r1, [r5, #16]
 80099a6:	430b      	orrs	r3, r1
 80099a8:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 80099aa:	2000      	movs	r0, #0
      break;
 80099ac:	e015      	b.n	80099da <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80099ae:	6800      	ldr	r0, [r0, #0]
 80099b0:	f7ff fdf2 	bl	8009598 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80099b4:	6822      	ldr	r2, [r4, #0]
 80099b6:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80099b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80099bc:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80099be:	6822      	ldr	r2, [r4, #0]
 80099c0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80099c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80099c6:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80099c8:	6822      	ldr	r2, [r4, #0]
 80099ca:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80099cc:	6929      	ldr	r1, [r5, #16]
 80099ce:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80099d2:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 80099d4:	2000      	movs	r0, #0
      break;
 80099d6:	e000      	b.n	80099da <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 80099d8:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80099da:	2300      	movs	r3, #0
 80099dc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80099e0:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80099e2:	2002      	movs	r0, #2
 80099e4:	e7fc      	b.n	80099e0 <HAL_TIM_PWM_ConfigChannel+0x134>

080099e6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80099e6:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80099e8:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80099ea:	f424 4c7f 	bic.w	ip, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80099ee:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80099f2:	430a      	orrs	r2, r1
 80099f4:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80099f8:	6082      	str	r2, [r0, #8]
}
 80099fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099fe:	4770      	bx	lr

08009a00 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8009a00:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8009a04:	2b01      	cmp	r3, #1
 8009a06:	f000 809b 	beq.w	8009b40 <HAL_TIM_ConfigClockSource+0x140>
{
 8009a0a:	b510      	push	{r4, lr}
 8009a0c:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8009a0e:	2301      	movs	r3, #1
 8009a10:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8009a14:	2302      	movs	r3, #2
 8009a16:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8009a1a:	6802      	ldr	r2, [r0, #0]
 8009a1c:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a1e:	4b49      	ldr	r3, [pc, #292]	; (8009b44 <HAL_TIM_ConfigClockSource+0x144>)
 8009a20:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8009a22:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8009a24:	680b      	ldr	r3, [r1, #0]
 8009a26:	2b70      	cmp	r3, #112	; 0x70
 8009a28:	d061      	beq.n	8009aee <HAL_TIM_ConfigClockSource+0xee>
 8009a2a:	d831      	bhi.n	8009a90 <HAL_TIM_ConfigClockSource+0x90>
 8009a2c:	2b50      	cmp	r3, #80	; 0x50
 8009a2e:	d078      	beq.n	8009b22 <HAL_TIM_ConfigClockSource+0x122>
 8009a30:	d90c      	bls.n	8009a4c <HAL_TIM_ConfigClockSource+0x4c>
 8009a32:	2b60      	cmp	r3, #96	; 0x60
 8009a34:	d12a      	bne.n	8009a8c <HAL_TIM_ConfigClockSource+0x8c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009a36:	68ca      	ldr	r2, [r1, #12]
 8009a38:	6849      	ldr	r1, [r1, #4]
 8009a3a:	6820      	ldr	r0, [r4, #0]
 8009a3c:	f7ff fdf9 	bl	8009632 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009a40:	2160      	movs	r1, #96	; 0x60
 8009a42:	6820      	ldr	r0, [r4, #0]
 8009a44:	f7ff fe09 	bl	800965a <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009a48:	2000      	movs	r0, #0
      break;
 8009a4a:	e038      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8009a4c:	2b40      	cmp	r3, #64	; 0x40
 8009a4e:	d10a      	bne.n	8009a66 <HAL_TIM_ConfigClockSource+0x66>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a50:	68ca      	ldr	r2, [r1, #12]
 8009a52:	6849      	ldr	r1, [r1, #4]
 8009a54:	6820      	ldr	r0, [r4, #0]
 8009a56:	f7ff fdd9 	bl	800960c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009a5a:	2140      	movs	r1, #64	; 0x40
 8009a5c:	6820      	ldr	r0, [r4, #0]
 8009a5e:	f7ff fdfc 	bl	800965a <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009a62:	2000      	movs	r0, #0
      break;
 8009a64:	e02b      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8009a66:	d867      	bhi.n	8009b38 <HAL_TIM_ConfigClockSource+0x138>
 8009a68:	2b20      	cmp	r3, #32
 8009a6a:	d007      	beq.n	8009a7c <HAL_TIM_ConfigClockSource+0x7c>
 8009a6c:	d903      	bls.n	8009a76 <HAL_TIM_ConfigClockSource+0x76>
 8009a6e:	2b30      	cmp	r3, #48	; 0x30
 8009a70:	d004      	beq.n	8009a7c <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 8009a72:	2001      	movs	r0, #1
 8009a74:	e023      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8009a76:	b10b      	cbz	r3, 8009a7c <HAL_TIM_ConfigClockSource+0x7c>
 8009a78:	2b10      	cmp	r3, #16
 8009a7a:	d105      	bne.n	8009a88 <HAL_TIM_ConfigClockSource+0x88>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009a7c:	4619      	mov	r1, r3
 8009a7e:	6820      	ldr	r0, [r4, #0]
 8009a80:	f7ff fdeb 	bl	800965a <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009a84:	2000      	movs	r0, #0
      break;
 8009a86:	e01a      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
      status = HAL_ERROR;
 8009a88:	2001      	movs	r0, #1
 8009a8a:	e018      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
 8009a8c:	2001      	movs	r0, #1
 8009a8e:	e016      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8009a90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a94:	d038      	beq.n	8009b08 <HAL_TIM_ConfigClockSource+0x108>
 8009a96:	d90e      	bls.n	8009ab6 <HAL_TIM_ConfigClockSource+0xb6>
 8009a98:	4a2b      	ldr	r2, [pc, #172]	; (8009b48 <HAL_TIM_ConfigClockSource+0x148>)
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	d0ee      	beq.n	8009a7c <HAL_TIM_ConfigClockSource+0x7c>
 8009a9e:	d915      	bls.n	8009acc <HAL_TIM_ConfigClockSource+0xcc>
 8009aa0:	4a2a      	ldr	r2, [pc, #168]	; (8009b4c <HAL_TIM_ConfigClockSource+0x14c>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d0ea      	beq.n	8009a7c <HAL_TIM_ConfigClockSource+0x7c>
 8009aa6:	3210      	adds	r2, #16
 8009aa8:	4293      	cmp	r3, r2
 8009aaa:	d0e7      	beq.n	8009a7c <HAL_TIM_ConfigClockSource+0x7c>
 8009aac:	3a20      	subs	r2, #32
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d0e4      	beq.n	8009a7c <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 8009ab2:	2001      	movs	r0, #1
 8009ab4:	e003      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8009ab6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009aba:	d13f      	bne.n	8009b3c <HAL_TIM_ConfigClockSource+0x13c>
 8009abc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8009abe:	2301      	movs	r3, #1
 8009ac0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8009aca:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8009acc:	3a20      	subs	r2, #32
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d0d4      	beq.n	8009a7c <HAL_TIM_ConfigClockSource+0x7c>
 8009ad2:	d904      	bls.n	8009ade <HAL_TIM_ConfigClockSource+0xde>
 8009ad4:	4a1e      	ldr	r2, [pc, #120]	; (8009b50 <HAL_TIM_ConfigClockSource+0x150>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d0d0      	beq.n	8009a7c <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 8009ada:	2001      	movs	r0, #1
 8009adc:	e7ef      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8009ade:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009ae2:	d0cb      	beq.n	8009a7c <HAL_TIM_ConfigClockSource+0x7c>
 8009ae4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009ae8:	d0c8      	beq.n	8009a7c <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 8009aea:	2001      	movs	r0, #1
 8009aec:	e7e7      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
      TIM_ETR_SetConfig(htim->Instance,
 8009aee:	68cb      	ldr	r3, [r1, #12]
 8009af0:	684a      	ldr	r2, [r1, #4]
 8009af2:	6889      	ldr	r1, [r1, #8]
 8009af4:	6820      	ldr	r0, [r4, #0]
 8009af6:	f7ff ff76 	bl	80099e6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009afa:	6822      	ldr	r2, [r4, #0]
 8009afc:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009afe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8009b02:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009b04:	2000      	movs	r0, #0
      break;
 8009b06:	e7da      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
      TIM_ETR_SetConfig(htim->Instance,
 8009b08:	68cb      	ldr	r3, [r1, #12]
 8009b0a:	684a      	ldr	r2, [r1, #4]
 8009b0c:	6889      	ldr	r1, [r1, #8]
 8009b0e:	6820      	ldr	r0, [r4, #0]
 8009b10:	f7ff ff69 	bl	80099e6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009b14:	6822      	ldr	r2, [r4, #0]
 8009b16:	6893      	ldr	r3, [r2, #8]
 8009b18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009b1c:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009b1e:	2000      	movs	r0, #0
      break;
 8009b20:	e7cd      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b22:	68ca      	ldr	r2, [r1, #12]
 8009b24:	6849      	ldr	r1, [r1, #4]
 8009b26:	6820      	ldr	r0, [r4, #0]
 8009b28:	f7ff fd70 	bl	800960c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009b2c:	2150      	movs	r1, #80	; 0x50
 8009b2e:	6820      	ldr	r0, [r4, #0]
 8009b30:	f7ff fd93 	bl	800965a <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8009b34:	2000      	movs	r0, #0
      break;
 8009b36:	e7c2      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
      status = HAL_ERROR;
 8009b38:	2001      	movs	r0, #1
 8009b3a:	e7c0      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
 8009b3c:	2001      	movs	r0, #1
 8009b3e:	e7be      	b.n	8009abe <HAL_TIM_ConfigClockSource+0xbe>
  __HAL_LOCK(htim);
 8009b40:	2002      	movs	r0, #2
}
 8009b42:	4770      	bx	lr
 8009b44:	ffce0088 	.word	0xffce0088
 8009b48:	00100040 	.word	0x00100040
 8009b4c:	00100060 	.word	0x00100060
 8009b50:	00100030 	.word	0x00100030

08009b54 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009b54:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d04c      	beq.n	8009bf6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
{
 8009b5c:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8009b5e:	2301      	movs	r3, #1
 8009b60:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b64:	2302      	movs	r3, #2
 8009b66:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009b6a:	6802      	ldr	r2, [r0, #0]
 8009b6c:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009b6e:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009b70:	4d22      	ldr	r5, [pc, #136]	; (8009bfc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8009b72:	42aa      	cmp	r2, r5
 8009b74:	d007      	beq.n	8009b86 <HAL_TIMEx_MasterConfigSynchronization+0x32>
 8009b76:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8009b7a:	42aa      	cmp	r2, r5
 8009b7c:	d003      	beq.n	8009b86 <HAL_TIMEx_MasterConfigSynchronization+0x32>
 8009b7e:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8009b82:	42aa      	cmp	r2, r5
 8009b84:	d103      	bne.n	8009b8e <HAL_TIMEx_MasterConfigSynchronization+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009b86:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009b8a:	684d      	ldr	r5, [r1, #4]
 8009b8c:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009b8e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009b92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009b96:	680d      	ldr	r5, [r1, #0]
 8009b98:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009b9a:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b9c:	6803      	ldr	r3, [r0, #0]
 8009b9e:	4a17      	ldr	r2, [pc, #92]	; (8009bfc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d01a      	beq.n	8009bda <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8009ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ba8:	d017      	beq.n	8009bda <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8009baa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d013      	beq.n	8009bda <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8009bb2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d00f      	beq.n	8009bda <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8009bba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d00b      	beq.n	8009bda <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8009bc2:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d007      	beq.n	8009bda <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8009bca:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d003      	beq.n	8009bda <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8009bd2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d104      	bne.n	8009be4 <HAL_TIMEx_MasterConfigSynchronization+0x90>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009bda:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009bde:	688a      	ldr	r2, [r1, #8]
 8009be0:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009be2:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009be4:	2301      	movs	r3, #1
 8009be6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009bea:	2300      	movs	r3, #0
 8009bec:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8009bf0:	4618      	mov	r0, r3
}
 8009bf2:	bc30      	pop	{r4, r5}
 8009bf4:	4770      	bx	lr
  __HAL_LOCK(htim);
 8009bf6:	2002      	movs	r0, #2
}
 8009bf8:	4770      	bx	lr
 8009bfa:	bf00      	nop
 8009bfc:	40012c00 	.word	0x40012c00

08009c00 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009c00:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d060      	beq.n	8009cca <HAL_TIMEx_ConfigBreakDeadTime+0xca>
{
 8009c08:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009c10:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009c12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c16:	688a      	ldr	r2, [r1, #8]
 8009c18:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009c1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009c1e:	684a      	ldr	r2, [r1, #4]
 8009c20:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009c22:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009c26:	680a      	ldr	r2, [r1, #0]
 8009c28:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009c2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c2e:	690a      	ldr	r2, [r1, #16]
 8009c30:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009c32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c36:	694a      	ldr	r2, [r1, #20]
 8009c38:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009c3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009c3e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8009c40:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009c42:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8009c46:	698a      	ldr	r2, [r1, #24]
 8009c48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009c4c:	6802      	ldr	r2, [r0, #0]
 8009c4e:	4c20      	ldr	r4, [pc, #128]	; (8009cd0 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 8009c50:	42a2      	cmp	r2, r4
 8009c52:	d007      	beq.n	8009c64 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8009c54:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8009c58:	42a2      	cmp	r2, r4
 8009c5a:	d003      	beq.n	8009c64 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8009c5c:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8009c60:	42a2      	cmp	r2, r4
 8009c62:	d103      	bne.n	8009c6c <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8009c64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009c68:	69cc      	ldr	r4, [r1, #28]
 8009c6a:	4323      	orrs	r3, r4
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009c6c:	4c18      	ldr	r4, [pc, #96]	; (8009cd0 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 8009c6e:	42a2      	cmp	r2, r4
 8009c70:	d007      	beq.n	8009c82 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8009c72:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8009c76:	42a2      	cmp	r2, r4
 8009c78:	d003      	beq.n	8009c82 <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8009c7a:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8009c7e:	42a2      	cmp	r2, r4
 8009c80:	d11b      	bne.n	8009cba <HAL_TIMEx_ConfigBreakDeadTime+0xba>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009c82:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009c86:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8009c88:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009c8c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009c90:	6a0c      	ldr	r4, [r1, #32]
 8009c92:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009c94:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009c98:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8009c9a:	4323      	orrs	r3, r4

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8009c9c:	4c0c      	ldr	r4, [pc, #48]	; (8009cd0 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 8009c9e:	42a2      	cmp	r2, r4
 8009ca0:	d007      	beq.n	8009cb2 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8009ca2:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8009ca6:	42a2      	cmp	r2, r4
 8009ca8:	d003      	beq.n	8009cb2 <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8009caa:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8009cae:	42a2      	cmp	r2, r4
 8009cb0:	d103      	bne.n	8009cba <HAL_TIMEx_ConfigBreakDeadTime+0xba>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009cb2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009cb6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8009cb8:	430b      	orrs	r3, r1
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009cba:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8009cc2:	4618      	mov	r0, r3
}
 8009cc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cc8:	4770      	bx	lr
  __HAL_LOCK(htim);
 8009cca:	2002      	movs	r0, #2
}
 8009ccc:	4770      	bx	lr
 8009cce:	bf00      	nop
 8009cd0:	40012c00 	.word	0x40012c00

08009cd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009cd4:	b570      	push	{r4, r5, r6, lr}
 8009cd6:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8009cd8:	6801      	ldr	r1, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009cda:	6883      	ldr	r3, [r0, #8]
 8009cdc:	6902      	ldr	r2, [r0, #16]
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	6942      	ldr	r2, [r0, #20]
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	69c2      	ldr	r2, [r0, #28]
 8009ce6:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009ce8:	6808      	ldr	r0, [r1, #0]
 8009cea:	4a96      	ldr	r2, [pc, #600]	; (8009f44 <UART_SetConfig+0x270>)
 8009cec:	4002      	ands	r2, r0
 8009cee:	4313      	orrs	r3, r2
 8009cf0:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009cf2:	6822      	ldr	r2, [r4, #0]
 8009cf4:	6853      	ldr	r3, [r2, #4]
 8009cf6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009cfa:	68e1      	ldr	r1, [r4, #12]
 8009cfc:	430b      	orrs	r3, r1
 8009cfe:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009d00:	69a1      	ldr	r1, [r4, #24]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009d02:	6822      	ldr	r2, [r4, #0]
 8009d04:	4b90      	ldr	r3, [pc, #576]	; (8009f48 <UART_SetConfig+0x274>)
 8009d06:	429a      	cmp	r2, r3
 8009d08:	d001      	beq.n	8009d0e <UART_SetConfig+0x3a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009d0a:	6a23      	ldr	r3, [r4, #32]
 8009d0c:	4319      	orrs	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009d0e:	6893      	ldr	r3, [r2, #8]
 8009d10:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8009d14:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8009d18:	430b      	orrs	r3, r1
 8009d1a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009d1c:	6822      	ldr	r2, [r4, #0]
 8009d1e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009d20:	f023 030f 	bic.w	r3, r3, #15
 8009d24:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009d26:	430b      	orrs	r3, r1
 8009d28:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009d2a:	6823      	ldr	r3, [r4, #0]
 8009d2c:	4a87      	ldr	r2, [pc, #540]	; (8009f4c <UART_SetConfig+0x278>)
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d010      	beq.n	8009d54 <UART_SetConfig+0x80>
 8009d32:	4a87      	ldr	r2, [pc, #540]	; (8009f50 <UART_SetConfig+0x27c>)
 8009d34:	4293      	cmp	r3, r2
 8009d36:	d021      	beq.n	8009d7c <UART_SetConfig+0xa8>
 8009d38:	4a86      	ldr	r2, [pc, #536]	; (8009f54 <UART_SetConfig+0x280>)
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d037      	beq.n	8009dae <UART_SetConfig+0xda>
 8009d3e:	4a86      	ldr	r2, [pc, #536]	; (8009f58 <UART_SetConfig+0x284>)
 8009d40:	4293      	cmp	r3, r2
 8009d42:	d05c      	beq.n	8009dfe <UART_SetConfig+0x12a>
 8009d44:	4a85      	ldr	r2, [pc, #532]	; (8009f5c <UART_SetConfig+0x288>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d06b      	beq.n	8009e22 <UART_SetConfig+0x14e>
 8009d4a:	4a7f      	ldr	r2, [pc, #508]	; (8009f48 <UART_SetConfig+0x274>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d07d      	beq.n	8009e4c <UART_SetConfig+0x178>
 8009d50:	2210      	movs	r2, #16
 8009d52:	e03a      	b.n	8009dca <UART_SetConfig+0xf6>
 8009d54:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 8009d58:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8009d5c:	f002 0203 	and.w	r2, r2, #3
 8009d60:	2a03      	cmp	r2, #3
 8009d62:	d809      	bhi.n	8009d78 <UART_SetConfig+0xa4>
 8009d64:	e8df f002 	tbb	[pc, r2]
 8009d68:	06870402 	.word	0x06870402
 8009d6c:	2201      	movs	r2, #1
 8009d6e:	e02c      	b.n	8009dca <UART_SetConfig+0xf6>
 8009d70:	2204      	movs	r2, #4
 8009d72:	e02a      	b.n	8009dca <UART_SetConfig+0xf6>
 8009d74:	2208      	movs	r2, #8
 8009d76:	e028      	b.n	8009dca <UART_SetConfig+0xf6>
 8009d78:	2210      	movs	r2, #16
 8009d7a:	e026      	b.n	8009dca <UART_SetConfig+0xf6>
 8009d7c:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8009d80:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8009d84:	f002 020c 	and.w	r2, r2, #12
 8009d88:	2a0c      	cmp	r2, #12
 8009d8a:	d80e      	bhi.n	8009daa <UART_SetConfig+0xd6>
 8009d8c:	e8df f002 	tbb	[pc, r2]
 8009d90:	0d0d0d07 	.word	0x0d0d0d07
 8009d94:	0d0d0d09 	.word	0x0d0d0d09
 8009d98:	0d0d0d75 	.word	0x0d0d0d75
 8009d9c:	0b          	.byte	0x0b
 8009d9d:	00          	.byte	0x00
 8009d9e:	2200      	movs	r2, #0
 8009da0:	e013      	b.n	8009dca <UART_SetConfig+0xf6>
 8009da2:	2204      	movs	r2, #4
 8009da4:	e011      	b.n	8009dca <UART_SetConfig+0xf6>
 8009da6:	2208      	movs	r2, #8
 8009da8:	e00f      	b.n	8009dca <UART_SetConfig+0xf6>
 8009daa:	2210      	movs	r2, #16
 8009dac:	e00d      	b.n	8009dca <UART_SetConfig+0xf6>
 8009dae:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8009db2:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8009db6:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8009dba:	2a20      	cmp	r2, #32
 8009dbc:	d05f      	beq.n	8009e7e <UART_SetConfig+0x1aa>
 8009dbe:	d81a      	bhi.n	8009df6 <UART_SetConfig+0x122>
 8009dc0:	2a00      	cmp	r2, #0
 8009dc2:	d05e      	beq.n	8009e82 <UART_SetConfig+0x1ae>
 8009dc4:	2a10      	cmp	r2, #16
 8009dc6:	d15e      	bne.n	8009e86 <UART_SetConfig+0x1b2>
 8009dc8:	2204      	movs	r2, #4

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009dca:	495f      	ldr	r1, [pc, #380]	; (8009f48 <UART_SetConfig+0x274>)
 8009dcc:	428b      	cmp	r3, r1
 8009dce:	d076      	beq.n	8009ebe <UART_SetConfig+0x1ea>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009dd0:	69e0      	ldr	r0, [r4, #28]
 8009dd2:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009dd6:	f000 80c9 	beq.w	8009f6c <UART_SetConfig+0x298>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009dda:	2a08      	cmp	r2, #8
 8009ddc:	f200 8134 	bhi.w	800a048 <UART_SetConfig+0x374>
 8009de0:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009de4:	011900f7 	.word	0x011900f7
 8009de8:	013200f5 	.word	0x013200f5
 8009dec:	0132011c 	.word	0x0132011c
 8009df0:	01320132 	.word	0x01320132
 8009df4:	011f      	.short	0x011f
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009df6:	2a30      	cmp	r2, #48	; 0x30
 8009df8:	d147      	bne.n	8009e8a <UART_SetConfig+0x1b6>
 8009dfa:	2208      	movs	r2, #8
 8009dfc:	e7e5      	b.n	8009dca <UART_SetConfig+0xf6>
 8009dfe:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 8009e02:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8009e06:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8009e0a:	2a80      	cmp	r2, #128	; 0x80
 8009e0c:	d03f      	beq.n	8009e8e <UART_SetConfig+0x1ba>
 8009e0e:	d804      	bhi.n	8009e1a <UART_SetConfig+0x146>
 8009e10:	b3fa      	cbz	r2, 8009e92 <UART_SetConfig+0x1be>
 8009e12:	2a40      	cmp	r2, #64	; 0x40
 8009e14:	d13f      	bne.n	8009e96 <UART_SetConfig+0x1c2>
 8009e16:	2204      	movs	r2, #4
 8009e18:	e7d7      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e1a:	2ac0      	cmp	r2, #192	; 0xc0
 8009e1c:	d13d      	bne.n	8009e9a <UART_SetConfig+0x1c6>
 8009e1e:	2208      	movs	r2, #8
 8009e20:	e7d3      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e22:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 8009e26:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8009e2a:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8009e2e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8009e32:	d034      	beq.n	8009e9e <UART_SetConfig+0x1ca>
 8009e34:	d805      	bhi.n	8009e42 <UART_SetConfig+0x16e>
 8009e36:	b3a2      	cbz	r2, 8009ea2 <UART_SetConfig+0x1ce>
 8009e38:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8009e3c:	d133      	bne.n	8009ea6 <UART_SetConfig+0x1d2>
 8009e3e:	2204      	movs	r2, #4
 8009e40:	e7c3      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e42:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8009e46:	d130      	bne.n	8009eaa <UART_SetConfig+0x1d6>
 8009e48:	2208      	movs	r2, #8
 8009e4a:	e7be      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e4c:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 8009e50:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8009e54:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8009e58:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8009e5c:	d027      	beq.n	8009eae <UART_SetConfig+0x1da>
 8009e5e:	d805      	bhi.n	8009e6c <UART_SetConfig+0x198>
 8009e60:	b33a      	cbz	r2, 8009eb2 <UART_SetConfig+0x1de>
 8009e62:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8009e66:	d126      	bne.n	8009eb6 <UART_SetConfig+0x1e2>
 8009e68:	2204      	movs	r2, #4
 8009e6a:	e7ae      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e6c:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8009e70:	d123      	bne.n	8009eba <UART_SetConfig+0x1e6>
 8009e72:	2208      	movs	r2, #8
 8009e74:	e7a9      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e76:	2202      	movs	r2, #2
 8009e78:	e7a7      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e7a:	2202      	movs	r2, #2
 8009e7c:	e7a5      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e7e:	2202      	movs	r2, #2
 8009e80:	e7a3      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e82:	2200      	movs	r2, #0
 8009e84:	e7a1      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e86:	2210      	movs	r2, #16
 8009e88:	e79f      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e8a:	2210      	movs	r2, #16
 8009e8c:	e79d      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e8e:	2202      	movs	r2, #2
 8009e90:	e79b      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e92:	2200      	movs	r2, #0
 8009e94:	e799      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e96:	2210      	movs	r2, #16
 8009e98:	e797      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e9a:	2210      	movs	r2, #16
 8009e9c:	e795      	b.n	8009dca <UART_SetConfig+0xf6>
 8009e9e:	2202      	movs	r2, #2
 8009ea0:	e793      	b.n	8009dca <UART_SetConfig+0xf6>
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	e791      	b.n	8009dca <UART_SetConfig+0xf6>
 8009ea6:	2210      	movs	r2, #16
 8009ea8:	e78f      	b.n	8009dca <UART_SetConfig+0xf6>
 8009eaa:	2210      	movs	r2, #16
 8009eac:	e78d      	b.n	8009dca <UART_SetConfig+0xf6>
 8009eae:	2202      	movs	r2, #2
 8009eb0:	e78b      	b.n	8009dca <UART_SetConfig+0xf6>
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	e789      	b.n	8009dca <UART_SetConfig+0xf6>
 8009eb6:	2210      	movs	r2, #16
 8009eb8:	e787      	b.n	8009dca <UART_SetConfig+0xf6>
 8009eba:	2210      	movs	r2, #16
 8009ebc:	e785      	b.n	8009dca <UART_SetConfig+0xf6>
    switch (clocksource)
 8009ebe:	2a08      	cmp	r2, #8
 8009ec0:	f200 80b2 	bhi.w	800a028 <UART_SetConfig+0x354>
 8009ec4:	e8df f002 	tbb	[pc, r2]
 8009ec8:	b03bb008 	.word	0xb03bb008
 8009ecc:	b0b0b038 	.word	0xb0b0b038
 8009ed0:	05          	.byte	0x05
 8009ed1:	00          	.byte	0x00
 8009ed2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8009ed6:	e004      	b.n	8009ee2 <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ed8:	f7fe ffb2 	bl	8008e40 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8009edc:	2800      	cmp	r0, #0
 8009ede:	f000 80a5 	beq.w	800a02c <UART_SetConfig+0x358>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009ee2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8009ee4:	4b1e      	ldr	r3, [pc, #120]	; (8009f60 <UART_SetConfig+0x28c>)
 8009ee6:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8009eea:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009eee:	6865      	ldr	r5, [r4, #4]
 8009ef0:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8009ef4:	4299      	cmp	r1, r3
 8009ef6:	f200 809b 	bhi.w	800a030 <UART_SetConfig+0x35c>
 8009efa:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8009efe:	f200 8099 	bhi.w	800a034 <UART_SetConfig+0x360>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f02:	2600      	movs	r6, #0
 8009f04:	4633      	mov	r3, r6
 8009f06:	4631      	mov	r1, r6
 8009f08:	f7f6 fee6 	bl	8000cd8 <__aeabi_uldivmod>
 8009f0c:	0209      	lsls	r1, r1, #8
 8009f0e:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8009f12:	0200      	lsls	r0, r0, #8
 8009f14:	086b      	lsrs	r3, r5, #1
 8009f16:	18c0      	adds	r0, r0, r3
 8009f18:	462a      	mov	r2, r5
 8009f1a:	4633      	mov	r3, r6
 8009f1c:	f141 0100 	adc.w	r1, r1, #0
 8009f20:	f7f6 feda 	bl	8000cd8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009f24:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8009f28:	4b0e      	ldr	r3, [pc, #56]	; (8009f64 <UART_SetConfig+0x290>)
 8009f2a:	429a      	cmp	r2, r3
 8009f2c:	f200 8084 	bhi.w	800a038 <UART_SetConfig+0x364>
          huart->Instance->BRR = usartdiv;
 8009f30:	6823      	ldr	r3, [r4, #0]
 8009f32:	60d8      	str	r0, [r3, #12]
 8009f34:	4630      	mov	r0, r6
 8009f36:	e065      	b.n	800a004 <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetSysClockFreq();
 8009f38:	f7fe fe3c 	bl	8008bb4 <HAL_RCC_GetSysClockFreq>
        break;
 8009f3c:	e7ce      	b.n	8009edc <UART_SetConfig+0x208>
        pclk = (uint32_t) HSI_VALUE;
 8009f3e:	480a      	ldr	r0, [pc, #40]	; (8009f68 <UART_SetConfig+0x294>)
 8009f40:	e7cf      	b.n	8009ee2 <UART_SetConfig+0x20e>
 8009f42:	bf00      	nop
 8009f44:	cfff69f3 	.word	0xcfff69f3
 8009f48:	40008000 	.word	0x40008000
 8009f4c:	40013800 	.word	0x40013800
 8009f50:	40004400 	.word	0x40004400
 8009f54:	40004800 	.word	0x40004800
 8009f58:	40004c00 	.word	0x40004c00
 8009f5c:	40005000 	.word	0x40005000
 8009f60:	08012dd0 	.word	0x08012dd0
 8009f64:	000ffcff 	.word	0x000ffcff
 8009f68:	00f42400 	.word	0x00f42400
    switch (clocksource)
 8009f6c:	2a08      	cmp	r2, #8
 8009f6e:	d865      	bhi.n	800a03c <UART_SetConfig+0x368>
 8009f70:	e8df f002 	tbb	[pc, r2]
 8009f74:	64052707 	.word	0x64052707
 8009f78:	6464642a 	.word	0x6464642a
 8009f7c:	0b          	.byte	0x0b
 8009f7d:	00          	.byte	0x00
 8009f7e:	4835      	ldr	r0, [pc, #212]	; (800a054 <UART_SetConfig+0x380>)
 8009f80:	e003      	b.n	8009f8a <UART_SetConfig+0x2b6>
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f82:	f7fe ff5d 	bl	8008e40 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8009f86:	2800      	cmp	r0, #0
 8009f88:	d05a      	beq.n	800a040 <UART_SetConfig+0x36c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f8a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8009f8c:	4b32      	ldr	r3, [pc, #200]	; (800a058 <UART_SetConfig+0x384>)
 8009f8e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8009f92:	fbb0 f0f3 	udiv	r0, r0, r3
 8009f96:	6862      	ldr	r2, [r4, #4]
 8009f98:	0853      	lsrs	r3, r2, #1
 8009f9a:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8009f9e:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009fa2:	f1a0 0210 	sub.w	r2, r0, #16
 8009fa6:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8009faa:	429a      	cmp	r2, r3
 8009fac:	d84a      	bhi.n	800a044 <UART_SetConfig+0x370>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009fae:	b283      	uxth	r3, r0
 8009fb0:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009fb4:	f3c0 0042 	ubfx	r0, r0, #1, #3
 8009fb8:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 8009fba:	6823      	ldr	r3, [r4, #0]
 8009fbc:	60d8      	str	r0, [r3, #12]
 8009fbe:	2000      	movs	r0, #0
 8009fc0:	e020      	b.n	800a004 <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetPCLK2Freq();
 8009fc2:	f7fe ff4f 	bl	8008e64 <HAL_RCC_GetPCLK2Freq>
        break;
 8009fc6:	e7de      	b.n	8009f86 <UART_SetConfig+0x2b2>
        pclk = HAL_RCC_GetSysClockFreq();
 8009fc8:	f7fe fdf4 	bl	8008bb4 <HAL_RCC_GetSysClockFreq>
        break;
 8009fcc:	e7db      	b.n	8009f86 <UART_SetConfig+0x2b2>
    switch (clocksource)
 8009fce:	4821      	ldr	r0, [pc, #132]	; (800a054 <UART_SetConfig+0x380>)
 8009fd0:	e003      	b.n	8009fda <UART_SetConfig+0x306>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fd2:	f7fe ff35 	bl	8008e40 <HAL_RCC_GetPCLK1Freq>
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 8009fd6:	2800      	cmp	r0, #0
 8009fd8:	d038      	beq.n	800a04c <UART_SetConfig+0x378>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009fda:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8009fdc:	4b1e      	ldr	r3, [pc, #120]	; (800a058 <UART_SetConfig+0x384>)
 8009fde:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8009fe2:	fbb0 f0f3 	udiv	r0, r0, r3
 8009fe6:	6863      	ldr	r3, [r4, #4]
 8009fe8:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8009fec:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ff0:	f1a0 0210 	sub.w	r2, r0, #16
 8009ff4:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8009ff8:	429a      	cmp	r2, r3
 8009ffa:	d829      	bhi.n	800a050 <UART_SetConfig+0x37c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009ffc:	6823      	ldr	r3, [r4, #0]
 8009ffe:	b280      	uxth	r0, r0
 800a000:	60d8      	str	r0, [r3, #12]
 800a002:	2000      	movs	r0, #0
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a004:	2301      	movs	r3, #1
 800a006:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a00a:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a00e:	2300      	movs	r3, #0
 800a010:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 800a012:	6763      	str	r3, [r4, #116]	; 0x74

  return ret;
}
 800a014:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 800a016:	f7fe ff25 	bl	8008e64 <HAL_RCC_GetPCLK2Freq>
        break;
 800a01a:	e7dc      	b.n	8009fd6 <UART_SetConfig+0x302>
        pclk = HAL_RCC_GetSysClockFreq();
 800a01c:	f7fe fdca 	bl	8008bb4 <HAL_RCC_GetSysClockFreq>
        break;
 800a020:	e7d9      	b.n	8009fd6 <UART_SetConfig+0x302>
        pclk = (uint32_t) LSE_VALUE;
 800a022:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a026:	e7d8      	b.n	8009fda <UART_SetConfig+0x306>
    switch (clocksource)
 800a028:	2001      	movs	r0, #1
 800a02a:	e7eb      	b.n	800a004 <UART_SetConfig+0x330>
 800a02c:	2000      	movs	r0, #0
 800a02e:	e7e9      	b.n	800a004 <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 800a030:	2001      	movs	r0, #1
 800a032:	e7e7      	b.n	800a004 <UART_SetConfig+0x330>
 800a034:	2001      	movs	r0, #1
 800a036:	e7e5      	b.n	800a004 <UART_SetConfig+0x330>
          ret = HAL_ERROR;
 800a038:	2001      	movs	r0, #1
 800a03a:	e7e3      	b.n	800a004 <UART_SetConfig+0x330>
    switch (clocksource)
 800a03c:	2001      	movs	r0, #1
 800a03e:	e7e1      	b.n	800a004 <UART_SetConfig+0x330>
 800a040:	2000      	movs	r0, #0
 800a042:	e7df      	b.n	800a004 <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 800a044:	2001      	movs	r0, #1
 800a046:	e7dd      	b.n	800a004 <UART_SetConfig+0x330>
    switch (clocksource)
 800a048:	2001      	movs	r0, #1
 800a04a:	e7db      	b.n	800a004 <UART_SetConfig+0x330>
 800a04c:	2000      	movs	r0, #0
 800a04e:	e7d9      	b.n	800a004 <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 800a050:	2001      	movs	r0, #1
 800a052:	e7d7      	b.n	800a004 <UART_SetConfig+0x330>
 800a054:	00f42400 	.word	0x00f42400
 800a058:	08012dd0 	.word	0x08012dd0

0800a05c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a05c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a05e:	f013 0f01 	tst.w	r3, #1
 800a062:	d006      	beq.n	800a072 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a064:	6802      	ldr	r2, [r0, #0]
 800a066:	6853      	ldr	r3, [r2, #4]
 800a068:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a06c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800a06e:	430b      	orrs	r3, r1
 800a070:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a072:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a074:	f013 0f02 	tst.w	r3, #2
 800a078:	d006      	beq.n	800a088 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a07a:	6802      	ldr	r2, [r0, #0]
 800a07c:	6853      	ldr	r3, [r2, #4]
 800a07e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a082:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800a084:	430b      	orrs	r3, r1
 800a086:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a088:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a08a:	f013 0f04 	tst.w	r3, #4
 800a08e:	d006      	beq.n	800a09e <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a090:	6802      	ldr	r2, [r0, #0]
 800a092:	6853      	ldr	r3, [r2, #4]
 800a094:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a098:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800a09a:	430b      	orrs	r3, r1
 800a09c:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a09e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a0a0:	f013 0f08 	tst.w	r3, #8
 800a0a4:	d006      	beq.n	800a0b4 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a0a6:	6802      	ldr	r2, [r0, #0]
 800a0a8:	6853      	ldr	r3, [r2, #4]
 800a0aa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a0ae:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800a0b0:	430b      	orrs	r3, r1
 800a0b2:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a0b4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a0b6:	f013 0f10 	tst.w	r3, #16
 800a0ba:	d006      	beq.n	800a0ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a0bc:	6802      	ldr	r2, [r0, #0]
 800a0be:	6893      	ldr	r3, [r2, #8]
 800a0c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a0c4:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800a0c6:	430b      	orrs	r3, r1
 800a0c8:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a0ca:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a0cc:	f013 0f20 	tst.w	r3, #32
 800a0d0:	d006      	beq.n	800a0e0 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a0d2:	6802      	ldr	r2, [r0, #0]
 800a0d4:	6893      	ldr	r3, [r2, #8]
 800a0d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a0da:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800a0dc:	430b      	orrs	r3, r1
 800a0de:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a0e0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a0e2:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a0e6:	d00a      	beq.n	800a0fe <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a0e8:	6802      	ldr	r2, [r0, #0]
 800a0ea:	6853      	ldr	r3, [r2, #4]
 800a0ec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a0f0:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800a0f2:	430b      	orrs	r3, r1
 800a0f4:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a0f6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800a0f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a0fc:	d00b      	beq.n	800a116 <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a0fe:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800a100:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a104:	d006      	beq.n	800a114 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a106:	6802      	ldr	r2, [r0, #0]
 800a108:	6853      	ldr	r3, [r2, #4]
 800a10a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800a10e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800a110:	430b      	orrs	r3, r1
 800a112:	6053      	str	r3, [r2, #4]
  }
}
 800a114:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a116:	6802      	ldr	r2, [r0, #0]
 800a118:	6853      	ldr	r3, [r2, #4]
 800a11a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800a11e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800a120:	430b      	orrs	r3, r1
 800a122:	6053      	str	r3, [r2, #4]
 800a124:	e7eb      	b.n	800a0fe <UART_AdvFeatureConfig+0xa2>

0800a126 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a126:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a12a:	4605      	mov	r5, r0
 800a12c:	460f      	mov	r7, r1
 800a12e:	4616      	mov	r6, r2
 800a130:	4699      	mov	r9, r3
 800a132:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a136:	682c      	ldr	r4, [r5, #0]
 800a138:	69e4      	ldr	r4, [r4, #28]
 800a13a:	ea37 0304 	bics.w	r3, r7, r4
 800a13e:	bf0c      	ite	eq
 800a140:	f04f 0c01 	moveq.w	ip, #1
 800a144:	f04f 0c00 	movne.w	ip, #0
 800a148:	45b4      	cmp	ip, r6
 800a14a:	d157      	bne.n	800a1fc <UART_WaitOnFlagUntilTimeout+0xd6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a14c:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 800a150:	d0f1      	beq.n	800a136 <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a152:	f7fb f91d 	bl	8005390 <HAL_GetTick>
 800a156:	eba0 0009 	sub.w	r0, r0, r9
 800a15a:	4540      	cmp	r0, r8
 800a15c:	d82f      	bhi.n	800a1be <UART_WaitOnFlagUntilTimeout+0x98>
 800a15e:	f1b8 0f00 	cmp.w	r8, #0
 800a162:	d02c      	beq.n	800a1be <UART_WaitOnFlagUntilTimeout+0x98>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a164:	682b      	ldr	r3, [r5, #0]
 800a166:	681a      	ldr	r2, [r3, #0]
 800a168:	f012 0f04 	tst.w	r2, #4
 800a16c:	d0e3      	beq.n	800a136 <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a16e:	69da      	ldr	r2, [r3, #28]
 800a170:	f412 6f00 	tst.w	r2, #2048	; 0x800
 800a174:	d0df      	beq.n	800a136 <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a176:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a17a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a17c:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a17e:	e852 3f00 	ldrex	r3, [r2]
 800a182:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a186:	e842 3100 	strex	r1, r3, [r2]
 800a18a:	2900      	cmp	r1, #0
 800a18c:	d1f6      	bne.n	800a17c <UART_WaitOnFlagUntilTimeout+0x56>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a18e:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a190:	f102 0308 	add.w	r3, r2, #8
 800a194:	e853 3f00 	ldrex	r3, [r3]
 800a198:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a19c:	3208      	adds	r2, #8
 800a19e:	e842 3100 	strex	r1, r3, [r2]
 800a1a2:	2900      	cmp	r1, #0
 800a1a4:	d1f3      	bne.n	800a18e <UART_WaitOnFlagUntilTimeout+0x68>

          huart->gState = HAL_UART_STATE_READY;
 800a1a6:	2320      	movs	r3, #32
 800a1a8:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a1ac:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a1b0:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80

          return HAL_TIMEOUT;
 800a1ba:	2003      	movs	r0, #3
 800a1bc:	e01f      	b.n	800a1fe <UART_WaitOnFlagUntilTimeout+0xd8>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a1be:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1c0:	e852 3f00 	ldrex	r3, [r2]
 800a1c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1c8:	e842 3100 	strex	r1, r3, [r2]
 800a1cc:	2900      	cmp	r1, #0
 800a1ce:	d1f6      	bne.n	800a1be <UART_WaitOnFlagUntilTimeout+0x98>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1d0:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1d2:	f102 0308 	add.w	r3, r2, #8
 800a1d6:	e853 3f00 	ldrex	r3, [r3]
 800a1da:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1de:	3208      	adds	r2, #8
 800a1e0:	e842 3100 	strex	r1, r3, [r2]
 800a1e4:	2900      	cmp	r1, #0
 800a1e6:	d1f3      	bne.n	800a1d0 <UART_WaitOnFlagUntilTimeout+0xaa>
        huart->gState = HAL_UART_STATE_READY;
 800a1e8:	2320      	movs	r3, #32
 800a1ea:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a1ee:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        __HAL_UNLOCK(huart);
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
        return HAL_TIMEOUT;
 800a1f8:	2003      	movs	r0, #3
 800a1fa:	e000      	b.n	800a1fe <UART_WaitOnFlagUntilTimeout+0xd8>
        }
      }
    }
  }
  return HAL_OK;
 800a1fc:	2000      	movs	r0, #0
}
 800a1fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800a202 <UART_CheckIdleState>:
{
 800a202:	b530      	push	{r4, r5, lr}
 800a204:	b083      	sub	sp, #12
 800a206:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a208:	2300      	movs	r3, #0
 800a20a:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800a20e:	f7fb f8bf 	bl	8005390 <HAL_GetTick>
 800a212:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a214:	6822      	ldr	r2, [r4, #0]
 800a216:	6812      	ldr	r2, [r2, #0]
 800a218:	f012 0f08 	tst.w	r2, #8
 800a21c:	d10f      	bne.n	800a23e <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a21e:	6823      	ldr	r3, [r4, #0]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f013 0f04 	tst.w	r3, #4
 800a226:	d118      	bne.n	800a25a <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 800a228:	2320      	movs	r3, #32
 800a22a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a22e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a232:	2000      	movs	r0, #0
 800a234:	66e0      	str	r0, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 800a236:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 800a23a:	b003      	add	sp, #12
 800a23c:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a23e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a242:	9300      	str	r3, [sp, #0]
 800a244:	4603      	mov	r3, r0
 800a246:	2200      	movs	r2, #0
 800a248:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a24c:	4620      	mov	r0, r4
 800a24e:	f7ff ff6a 	bl	800a126 <UART_WaitOnFlagUntilTimeout>
 800a252:	2800      	cmp	r0, #0
 800a254:	d0e3      	beq.n	800a21e <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 800a256:	2003      	movs	r0, #3
 800a258:	e7ef      	b.n	800a23a <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a25a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a25e:	9300      	str	r3, [sp, #0]
 800a260:	462b      	mov	r3, r5
 800a262:	2200      	movs	r2, #0
 800a264:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a268:	4620      	mov	r0, r4
 800a26a:	f7ff ff5c 	bl	800a126 <UART_WaitOnFlagUntilTimeout>
 800a26e:	2800      	cmp	r0, #0
 800a270:	d0da      	beq.n	800a228 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 800a272:	2003      	movs	r0, #3
 800a274:	e7e1      	b.n	800a23a <UART_CheckIdleState+0x38>

0800a276 <HAL_UART_Init>:
  if (huart == NULL)
 800a276:	b378      	cbz	r0, 800a2d8 <HAL_UART_Init+0x62>
{
 800a278:	b510      	push	{r4, lr}
 800a27a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800a27c:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 800a280:	b30b      	cbz	r3, 800a2c6 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800a282:	2324      	movs	r3, #36	; 0x24
 800a284:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800a288:	6822      	ldr	r2, [r4, #0]
 800a28a:	6813      	ldr	r3, [r2, #0]
 800a28c:	f023 0301 	bic.w	r3, r3, #1
 800a290:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a292:	4620      	mov	r0, r4
 800a294:	f7ff fd1e 	bl	8009cd4 <UART_SetConfig>
 800a298:	2801      	cmp	r0, #1
 800a29a:	d013      	beq.n	800a2c4 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a29c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a29e:	b9bb      	cbnz	r3, 800a2d0 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a2a0:	6822      	ldr	r2, [r4, #0]
 800a2a2:	6853      	ldr	r3, [r2, #4]
 800a2a4:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800a2a8:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a2aa:	6822      	ldr	r2, [r4, #0]
 800a2ac:	6893      	ldr	r3, [r2, #8]
 800a2ae:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800a2b2:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800a2b4:	6822      	ldr	r2, [r4, #0]
 800a2b6:	6813      	ldr	r3, [r2, #0]
 800a2b8:	f043 0301 	orr.w	r3, r3, #1
 800a2bc:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800a2be:	4620      	mov	r0, r4
 800a2c0:	f7ff ff9f 	bl	800a202 <UART_CheckIdleState>
}
 800a2c4:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800a2c6:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 800a2ca:	f7fa fc9d 	bl	8004c08 <HAL_UART_MspInit>
 800a2ce:	e7d8      	b.n	800a282 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 800a2d0:	4620      	mov	r0, r4
 800a2d2:	f7ff fec3 	bl	800a05c <UART_AdvFeatureConfig>
 800a2d6:	e7e3      	b.n	800a2a0 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 800a2d8:	2001      	movs	r0, #1
}
 800a2da:	4770      	bx	lr

0800a2dc <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a2dc:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800a2de:	b92b      	cbnz	r3, 800a2ec <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a2e6:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 800a2ea:	4770      	bx	lr
{
 800a2ec:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a2ee:	6803      	ldr	r3, [r0, #0]
 800a2f0:	689a      	ldr	r2, [r3, #8]
 800a2f2:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a2f6:	6899      	ldr	r1, [r3, #8]
 800a2f8:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a2fa:	4d09      	ldr	r5, [pc, #36]	; (800a320 <UARTEx_SetNbDataToProcess+0x44>)
 800a2fc:	5c6b      	ldrb	r3, [r5, r1]
 800a2fe:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a300:	4c08      	ldr	r4, [pc, #32]	; (800a324 <UARTEx_SetNbDataToProcess+0x48>)
 800a302:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a304:	fb93 f3f1 	sdiv	r3, r3, r1
 800a308:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a30c:	5cab      	ldrb	r3, [r5, r2]
 800a30e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a310:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a312:	fb93 f3f2 	sdiv	r3, r3, r2
 800a316:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 800a31a:	bc30      	pop	{r4, r5}
 800a31c:	4770      	bx	lr
 800a31e:	bf00      	nop
 800a320:	08012df0 	.word	0x08012df0
 800a324:	08012de8 	.word	0x08012de8

0800a328 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 800a328:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	d018      	beq.n	800a362 <HAL_UARTEx_DisableFifoMode+0x3a>
 800a330:	2301      	movs	r3, #1
 800a332:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 800a336:	2324      	movs	r3, #36	; 0x24
 800a338:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a33c:	6803      	ldr	r3, [r0, #0]
 800a33e:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800a340:	6819      	ldr	r1, [r3, #0]
 800a342:	f021 0101 	bic.w	r1, r1, #1
 800a346:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a348:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a34c:	2300      	movs	r3, #0
 800a34e:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a350:	6801      	ldr	r1, [r0, #0]
 800a352:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 800a354:	2220      	movs	r2, #32
 800a356:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800a35a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  return HAL_OK;
 800a35e:	4618      	mov	r0, r3
 800a360:	4770      	bx	lr
  __HAL_LOCK(huart);
 800a362:	2002      	movs	r0, #2
}
 800a364:	4770      	bx	lr

0800a366 <HAL_UARTEx_SetTxFifoThreshold>:
{
 800a366:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800a368:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800a36c:	2b01      	cmp	r3, #1
 800a36e:	d01d      	beq.n	800a3ac <HAL_UARTEx_SetTxFifoThreshold+0x46>
 800a370:	4604      	mov	r4, r0
 800a372:	2301      	movs	r3, #1
 800a374:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 800a378:	2324      	movs	r3, #36	; 0x24
 800a37a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a37e:	6803      	ldr	r3, [r0, #0]
 800a380:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800a382:	681a      	ldr	r2, [r3, #0]
 800a384:	f022 0201 	bic.w	r2, r2, #1
 800a388:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a38a:	6802      	ldr	r2, [r0, #0]
 800a38c:	6893      	ldr	r3, [r2, #8]
 800a38e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800a392:	4319      	orrs	r1, r3
 800a394:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800a396:	f7ff ffa1 	bl	800a2dc <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a39a:	6823      	ldr	r3, [r4, #0]
 800a39c:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800a39e:	2320      	movs	r3, #32
 800a3a0:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800a3a4:	2000      	movs	r0, #0
 800a3a6:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 800a3aa:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800a3ac:	2002      	movs	r0, #2
 800a3ae:	e7fc      	b.n	800a3aa <HAL_UARTEx_SetTxFifoThreshold+0x44>

0800a3b0 <HAL_UARTEx_SetRxFifoThreshold>:
{
 800a3b0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800a3b2:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800a3b6:	2b01      	cmp	r3, #1
 800a3b8:	d01d      	beq.n	800a3f6 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 800a3ba:	4604      	mov	r4, r0
 800a3bc:	2301      	movs	r3, #1
 800a3be:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 800a3c2:	2324      	movs	r3, #36	; 0x24
 800a3c4:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a3c8:	6803      	ldr	r3, [r0, #0]
 800a3ca:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800a3cc:	681a      	ldr	r2, [r3, #0]
 800a3ce:	f022 0201 	bic.w	r2, r2, #1
 800a3d2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a3d4:	6802      	ldr	r2, [r0, #0]
 800a3d6:	6893      	ldr	r3, [r2, #8]
 800a3d8:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 800a3dc:	4319      	orrs	r1, r3
 800a3de:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800a3e0:	f7ff ff7c 	bl	800a2dc <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a3e4:	6823      	ldr	r3, [r4, #0]
 800a3e6:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800a3e8:	2320      	movs	r3, #32
 800a3ea:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800a3ee:	2000      	movs	r0, #0
 800a3f0:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 800a3f4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800a3f6:	2002      	movs	r0, #2
 800a3f8:	e7fc      	b.n	800a3f4 <HAL_UARTEx_SetRxFifoThreshold+0x44>
	...

0800a3fc <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 800a3fc:	b430      	push	{r4, r5}
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800a3fe:	680a      	ldr	r2, [r1, #0]
 800a400:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800a404:	f023 0301 	bic.w	r3, r3, #1
 800a408:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800a40c:	688b      	ldr	r3, [r1, #8]
 800a40e:	2b08      	cmp	r3, #8
 800a410:	d036      	beq.n	800a480 <FMC_NORSRAM_Init+0x84>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800a412:	2400      	movs	r4, #0
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800a414:	684a      	ldr	r2, [r1, #4]
  btcr_reg = (flashaccess                   | \
 800a416:	4322      	orrs	r2, r4
              Init->DataAddressMux          | \
 800a418:	4313      	orrs	r3, r2
              Init->MemoryType              | \
              Init->MemoryDataWidth         | \
 800a41a:	68ca      	ldr	r2, [r1, #12]
              Init->MemoryType              | \
 800a41c:	4313      	orrs	r3, r2
              Init->BurstAccessMode         | \
 800a41e:	690a      	ldr	r2, [r1, #16]
              Init->MemoryDataWidth         | \
 800a420:	4313      	orrs	r3, r2
              Init->WaitSignalPolarity      | \
 800a422:	694a      	ldr	r2, [r1, #20]
              Init->BurstAccessMode         | \
 800a424:	4313      	orrs	r3, r2
              Init->WaitSignalActive        | \
 800a426:	698a      	ldr	r2, [r1, #24]
              Init->WaitSignalPolarity      | \
 800a428:	4313      	orrs	r3, r2
              Init->WriteOperation          | \
 800a42a:	69ca      	ldr	r2, [r1, #28]
              Init->WaitSignalActive        | \
 800a42c:	4313      	orrs	r3, r2
              Init->WaitSignal              | \
 800a42e:	6a0a      	ldr	r2, [r1, #32]
              Init->WriteOperation          | \
 800a430:	4313      	orrs	r3, r2
              Init->ExtendedMode            | \
 800a432:	6a4a      	ldr	r2, [r1, #36]	; 0x24
              Init->WaitSignal              | \
 800a434:	4313      	orrs	r3, r2
              Init->AsynchronousWait        | \
 800a436:	6a8a      	ldr	r2, [r1, #40]	; 0x28
              Init->ExtendedMode            | \
 800a438:	4313      	orrs	r3, r2
              Init->WriteBurst);
 800a43a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 800a43c:	4313      	orrs	r3, r2

  btcr_reg |= Init->ContinuousClock;
 800a43e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800a440:	4313      	orrs	r3, r2
  btcr_reg |= Init->WriteFifo;
 800a442:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 800a444:	431a      	orrs	r2, r3
  btcr_reg |= Init->NBLSetupTime;
 800a446:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800a448:	431a      	orrs	r2, r3
  btcr_reg |= Init->PageSize;
 800a44a:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 800a44c:	431a      	orrs	r2, r3
  mask |= FMC_BCR1_CCLKEN;
  mask |= FMC_BCR1_WFDIS;
  mask |= FMC_BCRx_NBLSET;
  mask |= FMC_BCRx_CPSIZE;

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800a44e:	680c      	ldr	r4, [r1, #0]
 800a450:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 800a454:	4b20      	ldr	r3, [pc, #128]	; (800a4d8 <FMC_NORSRAM_Init+0xdc>)
 800a456:	402b      	ands	r3, r5
 800a458:	4313      	orrs	r3, r2
 800a45a:	f840 3024 	str.w	r3, [r0, r4, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800a45e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800a460:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a464:	d00e      	beq.n	800a484 <FMC_NORSRAM_Init+0x88>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800a466:	680b      	ldr	r3, [r1, #0]
 800a468:	b11b      	cbz	r3, 800a472 <FMC_NORSRAM_Init+0x76>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800a46a:	6803      	ldr	r3, [r0, #0]
 800a46c:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 800a46e:	4313      	orrs	r3, r2
 800a470:	6003      	str	r3, [r0, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 800a472:	f891 3040 	ldrb.w	r3, [r1, #64]	; 0x40
 800a476:	2b01      	cmp	r3, #1
 800a478:	d00d      	beq.n	800a496 <FMC_NORSRAM_Init+0x9a>
        break;
    }
  }

  return HAL_OK;
}
 800a47a:	2000      	movs	r0, #0
 800a47c:	bc30      	pop	{r4, r5}
 800a47e:	4770      	bx	lr
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800a480:	2440      	movs	r4, #64	; 0x40
 800a482:	e7c7      	b.n	800a414 <FMC_NORSRAM_Init+0x18>
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800a484:	680a      	ldr	r2, [r1, #0]
 800a486:	2a00      	cmp	r2, #0
 800a488:	d0ed      	beq.n	800a466 <FMC_NORSRAM_Init+0x6a>
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 800a48a:	6802      	ldr	r2, [r0, #0]
 800a48c:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800a490:	4313      	orrs	r3, r2
 800a492:	6003      	str	r3, [r0, #0]
 800a494:	e7e7      	b.n	800a466 <FMC_NORSRAM_Init+0x6a>
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 800a496:	6a03      	ldr	r3, [r0, #32]
 800a498:	0c1b      	lsrs	r3, r3, #16
 800a49a:	041b      	lsls	r3, r3, #16
 800a49c:	6c4a      	ldr	r2, [r1, #68]	; 0x44
 800a49e:	4313      	orrs	r3, r2
 800a4a0:	6203      	str	r3, [r0, #32]
    switch (Init->NSBank)
 800a4a2:	680b      	ldr	r3, [r1, #0]
 800a4a4:	2b02      	cmp	r3, #2
 800a4a6:	d00c      	beq.n	800a4c2 <FMC_NORSRAM_Init+0xc6>
 800a4a8:	2b04      	cmp	r3, #4
 800a4aa:	d00f      	beq.n	800a4cc <FMC_NORSRAM_Init+0xd0>
 800a4ac:	b123      	cbz	r3, 800a4b8 <FMC_NORSRAM_Init+0xbc>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 800a4ae:	6a03      	ldr	r3, [r0, #32]
 800a4b0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a4b4:	6203      	str	r3, [r0, #32]
        break;
 800a4b6:	e7e0      	b.n	800a47a <FMC_NORSRAM_Init+0x7e>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 800a4b8:	6a03      	ldr	r3, [r0, #32]
 800a4ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a4be:	6203      	str	r3, [r0, #32]
        break;
 800a4c0:	e7db      	b.n	800a47a <FMC_NORSRAM_Init+0x7e>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 800a4c2:	6a03      	ldr	r3, [r0, #32]
 800a4c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a4c8:	6203      	str	r3, [r0, #32]
        break;
 800a4ca:	e7d6      	b.n	800a47a <FMC_NORSRAM_Init+0x7e>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 800a4cc:	6a03      	ldr	r3, [r0, #32]
 800a4ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a4d2:	6203      	str	r3, [r0, #32]
        break;
 800a4d4:	e7d1      	b.n	800a47a <FMC_NORSRAM_Init+0x7e>
 800a4d6:	bf00      	nop
 800a4d8:	ff000480 	.word	0xff000480

0800a4dc <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a4dc:	b410      	push	{r4}
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800a4de:	3201      	adds	r2, #1
 800a4e0:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800a4e4:	680b      	ldr	r3, [r1, #0]
 800a4e6:	684c      	ldr	r4, [r1, #4]
 800a4e8:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 800a4ec:	688c      	ldr	r4, [r1, #8]
 800a4ee:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800a4f2:	68cc      	ldr	r4, [r1, #12]
 800a4f4:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 800a4f8:	690c      	ldr	r4, [r1, #16]
 800a4fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a4fe:	694c      	ldr	r4, [r1, #20]
 800a500:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
 800a504:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 800a508:	698c      	ldr	r4, [r1, #24]
 800a50a:	f1a4 0c02 	sub.w	ip, r4, #2
 800a50e:	ea43 630c 	orr.w	r3, r3, ip, lsl #24
 800a512:	69cc      	ldr	r4, [r1, #28]
 800a514:	4323      	orrs	r3, r4
 800a516:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800a51a:	6803      	ldr	r3, [r0, #0]
 800a51c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800a520:	d00b      	beq.n	800a53a <FMC_NORSRAM_Timing_Init+0x5e>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 800a522:	6843      	ldr	r3, [r0, #4]
 800a524:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 800a528:	694a      	ldr	r2, [r1, #20]
 800a52a:	3a01      	subs	r2, #1
 800a52c:	ea43 5202 	orr.w	r2, r3, r2, lsl #20
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800a530:	6843      	ldr	r3, [r0, #4]
 800a532:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a536:	4313      	orrs	r3, r2
 800a538:	6043      	str	r3, [r0, #4]
  }

  return HAL_OK;
}
 800a53a:	2000      	movs	r0, #0
 800a53c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a540:	4770      	bx	lr

0800a542 <FMC_NORSRAM_Extended_Timing_Init>:
{
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800a542:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a546:	d005      	beq.n	800a554 <FMC_NORSRAM_Extended_Timing_Init+0x12>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800a548:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 800a54c:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 800a550:	2000      	movs	r0, #0
 800a552:	4770      	bx	lr
{
 800a554:	b410      	push	{r4}
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800a556:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 800a55a:	f003 6c7f 	and.w	ip, r3, #267386880	; 0xff00000
 800a55e:	680b      	ldr	r3, [r1, #0]
 800a560:	684c      	ldr	r4, [r1, #4]
 800a562:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 800a566:	688c      	ldr	r4, [r1, #8]
 800a568:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 800a56c:	68cc      	ldr	r4, [r1, #12]
 800a56e:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 800a572:	69cc      	ldr	r4, [r1, #28]
 800a574:	4323      	orrs	r3, r4
 800a576:	6909      	ldr	r1, [r1, #16]
 800a578:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800a57c:	ea4c 0303 	orr.w	r3, ip, r3
 800a580:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 800a584:	2000      	movs	r0, #0
 800a586:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a58a:	4770      	bx	lr

0800a58c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800a58c:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800a58e:	680a      	ldr	r2, [r1, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a590:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800a594:	b112      	cbz	r2, 800a59c <LL_GPIO_Init+0x10>
  return __builtin_clz(value);
 800a596:	fab2 f282 	clz	r2, r2
 800a59a:	e04e      	b.n	800a63a <LL_GPIO_Init+0xae>
    return 32U;
 800a59c:	2220      	movs	r2, #32

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800a59e:	e04c      	b.n	800a63a <LL_GPIO_Init+0xae>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800a5a0:	688e      	ldr	r6, [r1, #8]
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800a5a2:	6885      	ldr	r5, [r0, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a5a4:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 800a5a8:	b1e4      	cbz	r4, 800a5e4 <LL_GPIO_Init+0x58>
  return __builtin_clz(value);
 800a5aa:	fab4 f484 	clz	r4, r4
 800a5ae:	0064      	lsls	r4, r4, #1
 800a5b0:	f04f 0c03 	mov.w	ip, #3
 800a5b4:	fa0c f404 	lsl.w	r4, ip, r4
 800a5b8:	ea25 0504 	bic.w	r5, r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a5bc:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 800a5c0:	b194      	cbz	r4, 800a5e8 <LL_GPIO_Init+0x5c>
  return __builtin_clz(value);
 800a5c2:	fab4 f484 	clz	r4, r4
 800a5c6:	0064      	lsls	r4, r4, #1
 800a5c8:	fa06 f404 	lsl.w	r4, r6, r4
 800a5cc:	432c      	orrs	r4, r5
 800a5ce:	6084      	str	r4, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800a5d0:	680d      	ldr	r5, [r1, #0]
 800a5d2:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800a5d4:	6844      	ldr	r4, [r0, #4]
 800a5d6:	ea24 0405 	bic.w	r4, r4, r5
 800a5da:	fb06 f505 	mul.w	r5, r6, r5
 800a5de:	432c      	orrs	r4, r5
 800a5e0:	6044      	str	r4, [r0, #4]
}
 800a5e2:	e039      	b.n	800a658 <LL_GPIO_Init+0xcc>
    return 32U;
 800a5e4:	2420      	movs	r4, #32
 800a5e6:	e7e2      	b.n	800a5ae <LL_GPIO_Init+0x22>
 800a5e8:	2420      	movs	r4, #32
 800a5ea:	e7ec      	b.n	800a5c6 <LL_GPIO_Init+0x3a>
 800a5ec:	2420      	movs	r4, #32
 800a5ee:	e03b      	b.n	800a668 <LL_GPIO_Init+0xdc>
 800a5f0:	2420      	movs	r4, #32
 800a5f2:	e046      	b.n	800a682 <LL_GPIO_Init+0xf6>
 800a5f4:	2420      	movs	r4, #32
 800a5f6:	e056      	b.n	800a6a6 <LL_GPIO_Init+0x11a>
 800a5f8:	2420      	movs	r4, #32
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800a5fa:	00a4      	lsls	r4, r4, #2
 800a5fc:	fa06 f404 	lsl.w	r4, r6, r4
 800a600:	432c      	orrs	r4, r5
 800a602:	6204      	str	r4, [r0, #32]
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800a604:	684e      	ldr	r6, [r1, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800a606:	6805      	ldr	r5, [r0, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a608:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 800a60c:	2c00      	cmp	r4, #0
 800a60e:	d075      	beq.n	800a6fc <LL_GPIO_Init+0x170>
  return __builtin_clz(value);
 800a610:	fab4 f484 	clz	r4, r4
 800a614:	0064      	lsls	r4, r4, #1
 800a616:	f04f 0c03 	mov.w	ip, #3
 800a61a:	fa0c f404 	lsl.w	r4, ip, r4
 800a61e:	ea25 0404 	bic.w	r4, r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a622:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800a626:	2b00      	cmp	r3, #0
 800a628:	d06a      	beq.n	800a700 <LL_GPIO_Init+0x174>
  return __builtin_clz(value);
 800a62a:	fab3 f383 	clz	r3, r3
 800a62e:	005b      	lsls	r3, r3, #1
 800a630:	fa06 f303 	lsl.w	r3, r6, r3
 800a634:	4323      	orrs	r3, r4
 800a636:	6003      	str	r3, [r0, #0]
    }
    pinpos++;
 800a638:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800a63a:	680b      	ldr	r3, [r1, #0]
 800a63c:	fa33 f402 	lsrs.w	r4, r3, r2
 800a640:	d060      	beq.n	800a704 <LL_GPIO_Init+0x178>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800a642:	f04f 0c01 	mov.w	ip, #1
 800a646:	fa0c fc02 	lsl.w	ip, ip, r2
    if (currentpin != 0x00u)
 800a64a:	ea1c 0303 	ands.w	r3, ip, r3
 800a64e:	d0f3      	beq.n	800a638 <LL_GPIO_Init+0xac>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800a650:	684c      	ldr	r4, [r1, #4]
 800a652:	3c01      	subs	r4, #1
 800a654:	2c01      	cmp	r4, #1
 800a656:	d9a3      	bls.n	800a5a0 <LL_GPIO_Init+0x14>
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800a658:	690e      	ldr	r6, [r1, #16]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800a65a:	68c5      	ldr	r5, [r0, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a65c:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 800a660:	2c00      	cmp	r4, #0
 800a662:	d0c3      	beq.n	800a5ec <LL_GPIO_Init+0x60>
  return __builtin_clz(value);
 800a664:	fab4 f484 	clz	r4, r4
 800a668:	0064      	lsls	r4, r4, #1
 800a66a:	f04f 0c03 	mov.w	ip, #3
 800a66e:	fa0c f404 	lsl.w	r4, ip, r4
 800a672:	ea25 0504 	bic.w	r5, r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a676:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 800a67a:	2c00      	cmp	r4, #0
 800a67c:	d0b8      	beq.n	800a5f0 <LL_GPIO_Init+0x64>
  return __builtin_clz(value);
 800a67e:	fab4 f484 	clz	r4, r4
 800a682:	0064      	lsls	r4, r4, #1
 800a684:	fa06 f404 	lsl.w	r4, r6, r4
 800a688:	432c      	orrs	r4, r5
 800a68a:	60c4      	str	r4, [r0, #12]
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800a68c:	684c      	ldr	r4, [r1, #4]
 800a68e:	2c02      	cmp	r4, #2
 800a690:	d1b8      	bne.n	800a604 <LL_GPIO_Init+0x78>
        if (currentpin < LL_GPIO_PIN_8)
 800a692:	2bff      	cmp	r3, #255	; 0xff
 800a694:	d814      	bhi.n	800a6c0 <LL_GPIO_Init+0x134>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800a696:	694e      	ldr	r6, [r1, #20]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800a698:	6a05      	ldr	r5, [r0, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a69a:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 800a69e:	2c00      	cmp	r4, #0
 800a6a0:	d0a8      	beq.n	800a5f4 <LL_GPIO_Init+0x68>
  return __builtin_clz(value);
 800a6a2:	fab4 f484 	clz	r4, r4
 800a6a6:	00a4      	lsls	r4, r4, #2
 800a6a8:	270f      	movs	r7, #15
 800a6aa:	fa07 f404 	lsl.w	r4, r7, r4
 800a6ae:	ea25 0504 	bic.w	r5, r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a6b2:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 800a6b6:	2c00      	cmp	r4, #0
 800a6b8:	d09e      	beq.n	800a5f8 <LL_GPIO_Init+0x6c>
  return __builtin_clz(value);
 800a6ba:	fab4 f484 	clz	r4, r4
 800a6be:	e79c      	b.n	800a5fa <LL_GPIO_Init+0x6e>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800a6c0:	694f      	ldr	r7, [r1, #20]
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800a6c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a6c4:	0a1c      	lsrs	r4, r3, #8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a6c6:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 800a6ca:	b19d      	cbz	r5, 800a6f4 <LL_GPIO_Init+0x168>
  return __builtin_clz(value);
 800a6cc:	fab5 f585 	clz	r5, r5
 800a6d0:	00ad      	lsls	r5, r5, #2
 800a6d2:	f04f 0c0f 	mov.w	ip, #15
 800a6d6:	fa0c f505 	lsl.w	r5, ip, r5
 800a6da:	ea26 0505 	bic.w	r5, r6, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a6de:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 800a6e2:	b14c      	cbz	r4, 800a6f8 <LL_GPIO_Init+0x16c>
  return __builtin_clz(value);
 800a6e4:	fab4 f484 	clz	r4, r4
 800a6e8:	00a4      	lsls	r4, r4, #2
 800a6ea:	fa07 f404 	lsl.w	r4, r7, r4
 800a6ee:	432c      	orrs	r4, r5
 800a6f0:	6244      	str	r4, [r0, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800a6f2:	e787      	b.n	800a604 <LL_GPIO_Init+0x78>
    return 32U;
 800a6f4:	2520      	movs	r5, #32
 800a6f6:	e7eb      	b.n	800a6d0 <LL_GPIO_Init+0x144>
 800a6f8:	2420      	movs	r4, #32
 800a6fa:	e7f5      	b.n	800a6e8 <LL_GPIO_Init+0x15c>
 800a6fc:	2420      	movs	r4, #32
 800a6fe:	e789      	b.n	800a614 <LL_GPIO_Init+0x88>
 800a700:	2320      	movs	r3, #32
 800a702:	e794      	b.n	800a62e <LL_GPIO_Init+0xa2>
  }
  return (SUCCESS);
}
 800a704:	2000      	movs	r0, #0
 800a706:	bcf0      	pop	{r4, r5, r6, r7}
 800a708:	4770      	bx	lr
	...

0800a70c <RCC_GetHCLKClockFreq>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800a70c:	4b04      	ldr	r3, [pc, #16]	; (800a720 <RCC_GetHCLKClockFreq+0x14>)
 800a70e:	689b      	ldr	r3, [r3, #8]
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800a710:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800a714:	4a03      	ldr	r2, [pc, #12]	; (800a724 <RCC_GetHCLKClockFreq+0x18>)
 800a716:	5cd3      	ldrb	r3, [r2, r3]
 800a718:	f003 031f 	and.w	r3, r3, #31
}
 800a71c:	40d8      	lsrs	r0, r3
 800a71e:	4770      	bx	lr
 800a720:	40021000 	.word	0x40021000
 800a724:	08012db8 	.word	0x08012db8

0800a728 <RCC_GetPCLK1ClockFreq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800a728:	4b04      	ldr	r3, [pc, #16]	; (800a73c <RCC_GetPCLK1ClockFreq+0x14>)
 800a72a:	689b      	ldr	r3, [r3, #8]
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800a72c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800a730:	4a03      	ldr	r2, [pc, #12]	; (800a740 <RCC_GetPCLK1ClockFreq+0x18>)
 800a732:	5cd3      	ldrb	r3, [r2, r3]
 800a734:	f003 031f 	and.w	r3, r3, #31
}
 800a738:	40d8      	lsrs	r0, r3
 800a73a:	4770      	bx	lr
 800a73c:	40021000 	.word	0x40021000
 800a740:	08012dc8 	.word	0x08012dc8

0800a744 <RCC_GetPCLK2ClockFreq>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800a744:	4b04      	ldr	r3, [pc, #16]	; (800a758 <RCC_GetPCLK2ClockFreq+0x14>)
 800a746:	689b      	ldr	r3, [r3, #8]
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800a748:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800a74c:	4a03      	ldr	r2, [pc, #12]	; (800a75c <RCC_GetPCLK2ClockFreq+0x18>)
 800a74e:	5cd3      	ldrb	r3, [r2, r3]
 800a750:	f003 031f 	and.w	r3, r3, #31
}
 800a754:	40d8      	lsrs	r0, r3
 800a756:	4770      	bx	lr
 800a758:	40021000 	.word	0x40021000
 800a75c:	08012dc8 	.word	0x08012dc8

0800a760 <RCC_PLL_GetFreqDomain_SYS>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800a760:	4b0e      	ldr	r3, [pc, #56]	; (800a79c <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 800a762:	68db      	ldr	r3, [r3, #12]
 800a764:	f003 0303 	and.w	r3, r3, #3
  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 800a768:	2b03      	cmp	r3, #3
 800a76a:	d014      	beq.n	800a796 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800a76c:	480c      	ldr	r0, [pc, #48]	; (800a7a0 <RCC_PLL_GetFreqDomain_SYS+0x40>)
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800a76e:	4a0b      	ldr	r2, [pc, #44]	; (800a79c <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 800a770:	68d3      	ldr	r3, [r2, #12]
 800a772:	f3c3 2306 	ubfx	r3, r3, #8, #7

    default:
      pllinputfreq = HSI_VALUE;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800a776:	fb03 f000 	mul.w	r0, r3, r0
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800a77a:	68d3      	ldr	r3, [r2, #12]
 800a77c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800a780:	3301      	adds	r3, #1
 800a782:	fbb0 f0f3 	udiv	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800a786:	68d3      	ldr	r3, [r2, #12]
 800a788:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800a78c:	3301      	adds	r3, #1
 800a78e:	005b      	lsls	r3, r3, #1
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800a790:	fbb0 f0f3 	udiv	r0, r0, r3
 800a794:	4770      	bx	lr
      pllinputfreq = HSE_VALUE;
 800a796:	4803      	ldr	r0, [pc, #12]	; (800a7a4 <RCC_PLL_GetFreqDomain_SYS+0x44>)
 800a798:	e7e9      	b.n	800a76e <RCC_PLL_GetFreqDomain_SYS+0xe>
 800a79a:	bf00      	nop
 800a79c:	40021000 	.word	0x40021000
 800a7a0:	00f42400 	.word	0x00f42400
 800a7a4:	007a1200 	.word	0x007a1200

0800a7a8 <RCC_GetSystemClockFreq>:
{
 800a7a8:	b508      	push	{r3, lr}
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800a7aa:	4b07      	ldr	r3, [pc, #28]	; (800a7c8 <RCC_GetSystemClockFreq+0x20>)
 800a7ac:	689b      	ldr	r3, [r3, #8]
 800a7ae:	f003 030c 	and.w	r3, r3, #12
  switch (LL_RCC_GetSysClkSource())
 800a7b2:	2b08      	cmp	r3, #8
 800a7b4:	d004      	beq.n	800a7c0 <RCC_GetSystemClockFreq+0x18>
 800a7b6:	2b0c      	cmp	r3, #12
 800a7b8:	d104      	bne.n	800a7c4 <RCC_GetSystemClockFreq+0x1c>
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800a7ba:	f7ff ffd1 	bl	800a760 <RCC_PLL_GetFreqDomain_SYS>
      break;
 800a7be:	e002      	b.n	800a7c6 <RCC_GetSystemClockFreq+0x1e>
      frequency = HSE_VALUE;
 800a7c0:	4802      	ldr	r0, [pc, #8]	; (800a7cc <RCC_GetSystemClockFreq+0x24>)
 800a7c2:	e000      	b.n	800a7c6 <RCC_GetSystemClockFreq+0x1e>
  switch (LL_RCC_GetSysClkSource())
 800a7c4:	4802      	ldr	r0, [pc, #8]	; (800a7d0 <RCC_GetSystemClockFreq+0x28>)
}
 800a7c6:	bd08      	pop	{r3, pc}
 800a7c8:	40021000 	.word	0x40021000
 800a7cc:	007a1200 	.word	0x007a1200
 800a7d0:	00f42400 	.word	0x00f42400

0800a7d4 <LL_RCC_GetUSARTClockFreq>:
{
 800a7d4:	b508      	push	{r3, lr}
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800a7d6:	2803      	cmp	r0, #3
 800a7d8:	d005      	beq.n	800a7e6 <LL_RCC_GetUSARTClockFreq+0x12>
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800a7da:	280c      	cmp	r0, #12
 800a7dc:	d02c      	beq.n	800a838 <LL_RCC_GetUSARTClockFreq+0x64>
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800a7de:	2830      	cmp	r0, #48	; 0x30
 800a7e0:	d053      	beq.n	800a88a <LL_RCC_GetUSARTClockFreq+0xb6>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800a7e2:	2000      	movs	r0, #0
}
 800a7e4:	bd08      	pop	{r3, pc}
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800a7e6:	4b3d      	ldr	r3, [pc, #244]	; (800a8dc <LL_RCC_GetUSARTClockFreq+0x108>)
 800a7e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7ec:	4003      	ands	r3, r0
 800a7ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800a7f2:	4b3b      	ldr	r3, [pc, #236]	; (800a8e0 <LL_RCC_GetUSARTClockFreq+0x10c>)
 800a7f4:	4298      	cmp	r0, r3
 800a7f6:	d00f      	beq.n	800a818 <LL_RCC_GetUSARTClockFreq+0x44>
 800a7f8:	f1b0 1f03 	cmp.w	r0, #196611	; 0x30003
 800a7fc:	d013      	beq.n	800a826 <LL_RCC_GetUSARTClockFreq+0x52>
 800a7fe:	3b01      	subs	r3, #1
 800a800:	4298      	cmp	r0, r3
 800a802:	d006      	beq.n	800a812 <LL_RCC_GetUSARTClockFreq+0x3e>
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800a804:	f7ff ffd0 	bl	800a7a8 <RCC_GetSystemClockFreq>
 800a808:	f7ff ff80 	bl	800a70c <RCC_GetHCLKClockFreq>
 800a80c:	f7ff ff9a 	bl	800a744 <RCC_GetPCLK2ClockFreq>
        break;
 800a810:	e7e8      	b.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
        usart_frequency = RCC_GetSystemClockFreq();
 800a812:	f7ff ffc9 	bl	800a7a8 <RCC_GetSystemClockFreq>
        break;
 800a816:	e7e5      	b.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800a818:	4b30      	ldr	r3, [pc, #192]	; (800a8dc <LL_RCC_GetUSARTClockFreq+0x108>)
 800a81a:	6818      	ldr	r0, [r3, #0]
 800a81c:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 800a820:	d0e0      	beq.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = HSI_VALUE;
 800a822:	4830      	ldr	r0, [pc, #192]	; (800a8e4 <LL_RCC_GetUSARTClockFreq+0x110>)
 800a824:	e7de      	b.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a826:	4b2d      	ldr	r3, [pc, #180]	; (800a8dc <LL_RCC_GetUSARTClockFreq+0x108>)
 800a828:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 800a82c:	f010 0002 	ands.w	r0, r0, #2
 800a830:	d0d8      	beq.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = LSE_VALUE;
 800a832:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a836:	e7d5      	b.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800a838:	4b28      	ldr	r3, [pc, #160]	; (800a8dc <LL_RCC_GetUSARTClockFreq+0x108>)
 800a83a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a83e:	4003      	ands	r3, r0
 800a840:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800a844:	4b28      	ldr	r3, [pc, #160]	; (800a8e8 <LL_RCC_GetUSARTClockFreq+0x114>)
 800a846:	4298      	cmp	r0, r3
 800a848:	d00f      	beq.n	800a86a <LL_RCC_GetUSARTClockFreq+0x96>
 800a84a:	f1b0 1f0c 	cmp.w	r0, #786444	; 0xc000c
 800a84e:	d013      	beq.n	800a878 <LL_RCC_GetUSARTClockFreq+0xa4>
 800a850:	3b04      	subs	r3, #4
 800a852:	4298      	cmp	r0, r3
 800a854:	d006      	beq.n	800a864 <LL_RCC_GetUSARTClockFreq+0x90>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800a856:	f7ff ffa7 	bl	800a7a8 <RCC_GetSystemClockFreq>
 800a85a:	f7ff ff57 	bl	800a70c <RCC_GetHCLKClockFreq>
 800a85e:	f7ff ff63 	bl	800a728 <RCC_GetPCLK1ClockFreq>
        break;
 800a862:	e7bf      	b.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
        usart_frequency = RCC_GetSystemClockFreq();
 800a864:	f7ff ffa0 	bl	800a7a8 <RCC_GetSystemClockFreq>
        break;
 800a868:	e7bc      	b.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800a86a:	4b1c      	ldr	r3, [pc, #112]	; (800a8dc <LL_RCC_GetUSARTClockFreq+0x108>)
 800a86c:	6818      	ldr	r0, [r3, #0]
 800a86e:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 800a872:	d0b7      	beq.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = HSI_VALUE;
 800a874:	481b      	ldr	r0, [pc, #108]	; (800a8e4 <LL_RCC_GetUSARTClockFreq+0x110>)
 800a876:	e7b5      	b.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a878:	4b18      	ldr	r3, [pc, #96]	; (800a8dc <LL_RCC_GetUSARTClockFreq+0x108>)
 800a87a:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 800a87e:	f010 0002 	ands.w	r0, r0, #2
 800a882:	d0af      	beq.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = LSE_VALUE;
 800a884:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a888:	e7ac      	b.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800a88a:	4b14      	ldr	r3, [pc, #80]	; (800a8dc <LL_RCC_GetUSARTClockFreq+0x108>)
 800a88c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a890:	4003      	ands	r3, r0
 800a892:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800a896:	4b15      	ldr	r3, [pc, #84]	; (800a8ec <LL_RCC_GetUSARTClockFreq+0x118>)
 800a898:	4298      	cmp	r0, r3
 800a89a:	d00f      	beq.n	800a8bc <LL_RCC_GetUSARTClockFreq+0xe8>
 800a89c:	f1b0 1f30 	cmp.w	r0, #3145776	; 0x300030
 800a8a0:	d013      	beq.n	800a8ca <LL_RCC_GetUSARTClockFreq+0xf6>
 800a8a2:	3b10      	subs	r3, #16
 800a8a4:	4298      	cmp	r0, r3
 800a8a6:	d006      	beq.n	800a8b6 <LL_RCC_GetUSARTClockFreq+0xe2>
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800a8a8:	f7ff ff7e 	bl	800a7a8 <RCC_GetSystemClockFreq>
 800a8ac:	f7ff ff2e 	bl	800a70c <RCC_GetHCLKClockFreq>
 800a8b0:	f7ff ff3a 	bl	800a728 <RCC_GetPCLK1ClockFreq>
          break;
 800a8b4:	e796      	b.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = RCC_GetSystemClockFreq();
 800a8b6:	f7ff ff77 	bl	800a7a8 <RCC_GetSystemClockFreq>
          break;
 800a8ba:	e793      	b.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800a8bc:	4b07      	ldr	r3, [pc, #28]	; (800a8dc <LL_RCC_GetUSARTClockFreq+0x108>)
 800a8be:	6818      	ldr	r0, [r3, #0]
 800a8c0:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 800a8c4:	d08e      	beq.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
            usart_frequency = HSI_VALUE;
 800a8c6:	4807      	ldr	r0, [pc, #28]	; (800a8e4 <LL_RCC_GetUSARTClockFreq+0x110>)
 800a8c8:	e78c      	b.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a8ca:	4b04      	ldr	r3, [pc, #16]	; (800a8dc <LL_RCC_GetUSARTClockFreq+0x108>)
 800a8cc:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 800a8d0:	f010 0002 	ands.w	r0, r0, #2
 800a8d4:	d086      	beq.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
            usart_frequency = LSE_VALUE;
 800a8d6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  return usart_frequency;
 800a8da:	e783      	b.n	800a7e4 <LL_RCC_GetUSARTClockFreq+0x10>
 800a8dc:	40021000 	.word	0x40021000
 800a8e0:	00030002 	.word	0x00030002
 800a8e4:	00f42400 	.word	0x00f42400
 800a8e8:	000c0008 	.word	0x000c0008
 800a8ec:	00300020 	.word	0x00300020

0800a8f0 <LL_RCC_GetUARTClockFreq>:
{
 800a8f0:	b510      	push	{r4, lr}
 800a8f2:	4604      	mov	r4, r0
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800a8f4:	28c0      	cmp	r0, #192	; 0xc0
 800a8f6:	d004      	beq.n	800a902 <LL_RCC_GetUARTClockFreq+0x12>
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800a8f8:	2000      	movs	r0, #0
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800a8fa:	f5b4 7f40 	cmp.w	r4, #768	; 0x300
 800a8fe:	d029      	beq.n	800a954 <LL_RCC_GetUARTClockFreq+0x64>
}
 800a900:	bd10      	pop	{r4, pc}
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 800a902:	4b29      	ldr	r3, [pc, #164]	; (800a9a8 <LL_RCC_GetUARTClockFreq+0xb8>)
 800a904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a908:	4003      	ands	r3, r0
 800a90a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800a90e:	4a27      	ldr	r2, [pc, #156]	; (800a9ac <LL_RCC_GetUARTClockFreq+0xbc>)
 800a910:	4293      	cmp	r3, r2
 800a912:	d00f      	beq.n	800a934 <LL_RCC_GetUARTClockFreq+0x44>
 800a914:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 800a918:	d013      	beq.n	800a942 <LL_RCC_GetUARTClockFreq+0x52>
 800a91a:	3a40      	subs	r2, #64	; 0x40
 800a91c:	4293      	cmp	r3, r2
 800a91e:	d006      	beq.n	800a92e <LL_RCC_GetUARTClockFreq+0x3e>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800a920:	f7ff ff42 	bl	800a7a8 <RCC_GetSystemClockFreq>
 800a924:	f7ff fef2 	bl	800a70c <RCC_GetHCLKClockFreq>
 800a928:	f7ff fefe 	bl	800a728 <RCC_GetPCLK1ClockFreq>
        break;
 800a92c:	e7e5      	b.n	800a8fa <LL_RCC_GetUARTClockFreq+0xa>
        uart_frequency = RCC_GetSystemClockFreq();
 800a92e:	f7ff ff3b 	bl	800a7a8 <RCC_GetSystemClockFreq>
        break;
 800a932:	e7e2      	b.n	800a8fa <LL_RCC_GetUARTClockFreq+0xa>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800a934:	4b1c      	ldr	r3, [pc, #112]	; (800a9a8 <LL_RCC_GetUARTClockFreq+0xb8>)
 800a936:	6818      	ldr	r0, [r3, #0]
 800a938:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 800a93c:	d0dd      	beq.n	800a8fa <LL_RCC_GetUARTClockFreq+0xa>
          uart_frequency = HSI_VALUE;
 800a93e:	481c      	ldr	r0, [pc, #112]	; (800a9b0 <LL_RCC_GetUARTClockFreq+0xc0>)
 800a940:	e7db      	b.n	800a8fa <LL_RCC_GetUARTClockFreq+0xa>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a942:	4b19      	ldr	r3, [pc, #100]	; (800a9a8 <LL_RCC_GetUARTClockFreq+0xb8>)
 800a944:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 800a948:	f010 0002 	ands.w	r0, r0, #2
 800a94c:	d0d5      	beq.n	800a8fa <LL_RCC_GetUARTClockFreq+0xa>
          uart_frequency = LSE_VALUE;
 800a94e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a952:	e7d2      	b.n	800a8fa <LL_RCC_GetUARTClockFreq+0xa>
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 800a954:	4b14      	ldr	r3, [pc, #80]	; (800a9a8 <LL_RCC_GetUARTClockFreq+0xb8>)
 800a956:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a95a:	4023      	ands	r3, r4
 800a95c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800a960:	4b14      	ldr	r3, [pc, #80]	; (800a9b4 <LL_RCC_GetUARTClockFreq+0xc4>)
 800a962:	429c      	cmp	r4, r3
 800a964:	d010      	beq.n	800a988 <LL_RCC_GetUARTClockFreq+0x98>
 800a966:	f1b4 2f03 	cmp.w	r4, #50332416	; 0x3000300
 800a96a:	d014      	beq.n	800a996 <LL_RCC_GetUARTClockFreq+0xa6>
 800a96c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800a970:	429c      	cmp	r4, r3
 800a972:	d006      	beq.n	800a982 <LL_RCC_GetUARTClockFreq+0x92>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800a974:	f7ff ff18 	bl	800a7a8 <RCC_GetSystemClockFreq>
 800a978:	f7ff fec8 	bl	800a70c <RCC_GetHCLKClockFreq>
 800a97c:	f7ff fed4 	bl	800a728 <RCC_GetPCLK1ClockFreq>
        break;
 800a980:	e7be      	b.n	800a900 <LL_RCC_GetUARTClockFreq+0x10>
        uart_frequency = RCC_GetSystemClockFreq();
 800a982:	f7ff ff11 	bl	800a7a8 <RCC_GetSystemClockFreq>
        break;
 800a986:	e7bb      	b.n	800a900 <LL_RCC_GetUARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800a988:	4b07      	ldr	r3, [pc, #28]	; (800a9a8 <LL_RCC_GetUARTClockFreq+0xb8>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800a990:	d0b6      	beq.n	800a900 <LL_RCC_GetUARTClockFreq+0x10>
          uart_frequency = HSI_VALUE;
 800a992:	4807      	ldr	r0, [pc, #28]	; (800a9b0 <LL_RCC_GetUARTClockFreq+0xc0>)
 800a994:	e7b4      	b.n	800a900 <LL_RCC_GetUARTClockFreq+0x10>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800a996:	4b04      	ldr	r3, [pc, #16]	; (800a9a8 <LL_RCC_GetUARTClockFreq+0xb8>)
 800a998:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a99c:	f013 0f02 	tst.w	r3, #2
 800a9a0:	d0ae      	beq.n	800a900 <LL_RCC_GetUARTClockFreq+0x10>
          uart_frequency = LSE_VALUE;
 800a9a2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  return uart_frequency;
 800a9a6:	e7ab      	b.n	800a900 <LL_RCC_GetUARTClockFreq+0x10>
 800a9a8:	40021000 	.word	0x40021000
 800a9ac:	00c00080 	.word	0x00c00080
 800a9b0:	00f42400 	.word	0x00f42400
 800a9b4:	03000200 	.word	0x03000200

0800a9b8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800a9b8:	b538      	push	{r3, r4, r5, lr}
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800a9ba:	6803      	ldr	r3, [r0, #0]
 800a9bc:	f013 0f01 	tst.w	r3, #1
 800a9c0:	d175      	bne.n	800aaae <LL_USART_Init+0xf6>
 800a9c2:	4604      	mov	r4, r0
 800a9c4:	460d      	mov	r5, r1
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800a9c6:	6803      	ldr	r3, [r0, #0]
 800a9c8:	4a3a      	ldr	r2, [pc, #232]	; (800aab4 <LL_USART_Init+0xfc>)
 800a9ca:	401a      	ands	r2, r3
 800a9cc:	688b      	ldr	r3, [r1, #8]
 800a9ce:	6909      	ldr	r1, [r1, #16]
 800a9d0:	430b      	orrs	r3, r1
 800a9d2:	6969      	ldr	r1, [r5, #20]
 800a9d4:	430b      	orrs	r3, r1
 800a9d6:	69e9      	ldr	r1, [r5, #28]
 800a9d8:	430b      	orrs	r3, r1
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	6003      	str	r3, [r0, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800a9de:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800a9e0:	6842      	ldr	r2, [r0, #4]
 800a9e2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800a9e6:	4313      	orrs	r3, r2
 800a9e8:	6043      	str	r3, [r0, #4]
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800a9ea:	69ab      	ldr	r3, [r5, #24]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800a9ec:	6882      	ldr	r2, [r0, #8]
 800a9ee:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800a9f2:	4313      	orrs	r3, r2
 800a9f4:	6083      	str	r3, [r0, #8]

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800a9f6:	4b30      	ldr	r3, [pc, #192]	; (800aab8 <LL_USART_Init+0x100>)
 800a9f8:	4298      	cmp	r0, r3
 800a9fa:	d013      	beq.n	800aa24 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
    }
    else if (USARTx == USART2)
 800a9fc:	4b2f      	ldr	r3, [pc, #188]	; (800aabc <LL_USART_Init+0x104>)
 800a9fe:	4298      	cmp	r0, r3
 800aa00:	d019      	beq.n	800aa36 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
    }
    else if (USARTx == USART3)
 800aa02:	4b2f      	ldr	r3, [pc, #188]	; (800aac0 <LL_USART_Init+0x108>)
 800aa04:	4298      	cmp	r0, r3
 800aa06:	d01a      	beq.n	800aa3e <LL_USART_Init+0x86>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
    }
#if defined(UART4)
    else if (USARTx == UART4)
 800aa08:	4b2e      	ldr	r3, [pc, #184]	; (800aac4 <LL_USART_Init+0x10c>)
 800aa0a:	4298      	cmp	r0, r3
 800aa0c:	d01b      	beq.n	800aa46 <LL_USART_Init+0x8e>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800aa0e:	4b2e      	ldr	r3, [pc, #184]	; (800aac8 <LL_USART_Init+0x110>)
 800aa10:	4298      	cmp	r0, r3
 800aa12:	d01c      	beq.n	800aa4e <LL_USART_Init+0x96>
  ErrorStatus status = ERROR;
 800aa14:	2001      	movs	r0, #1
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800aa16:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800aa18:	f022 020f 	bic.w	r2, r2, #15
 800aa1c:	882b      	ldrh	r3, [r5, #0]
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	62e3      	str	r3, [r4, #44]	; 0x2c
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 800aa22:	bd38      	pop	{r3, r4, r5, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800aa24:	2003      	movs	r0, #3
 800aa26:	f7ff fed5 	bl	800a7d4 <LL_RCC_GetUSARTClockFreq>
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800aa2a:	2800      	cmp	r0, #0
 800aa2c:	d03d      	beq.n	800aaaa <LL_USART_Init+0xf2>
        && (USART_InitStruct->BaudRate != 0U))
 800aa2e:	686a      	ldr	r2, [r5, #4]
 800aa30:	b992      	cbnz	r2, 800aa58 <LL_USART_Init+0xa0>
  ErrorStatus status = ERROR;
 800aa32:	2001      	movs	r0, #1
 800aa34:	e7ef      	b.n	800aa16 <LL_USART_Init+0x5e>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800aa36:	200c      	movs	r0, #12
 800aa38:	f7ff fecc 	bl	800a7d4 <LL_RCC_GetUSARTClockFreq>
 800aa3c:	e7f5      	b.n	800aa2a <LL_USART_Init+0x72>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800aa3e:	2030      	movs	r0, #48	; 0x30
 800aa40:	f7ff fec8 	bl	800a7d4 <LL_RCC_GetUSARTClockFreq>
 800aa44:	e7f1      	b.n	800aa2a <LL_USART_Init+0x72>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 800aa46:	20c0      	movs	r0, #192	; 0xc0
 800aa48:	f7ff ff52 	bl	800a8f0 <LL_RCC_GetUARTClockFreq>
 800aa4c:	e7ed      	b.n	800aa2a <LL_USART_Init+0x72>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 800aa4e:	f44f 7040 	mov.w	r0, #768	; 0x300
 800aa52:	f7ff ff4d 	bl	800a8f0 <LL_RCC_GetUARTClockFreq>
 800aa56:	e7e8      	b.n	800aa2a <LL_USART_Init+0x72>
      LL_USART_SetBaudRate(USARTx,
 800aa58:	682b      	ldr	r3, [r5, #0]
 800aa5a:	69e9      	ldr	r1, [r5, #28]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 800aa5c:	2b0b      	cmp	r3, #11
 800aa5e:	d80f      	bhi.n	800aa80 <LL_USART_Init+0xc8>
  else if (BaudRate == 0U)
 800aa60:	b172      	cbz	r2, 800aa80 <LL_USART_Init+0xc8>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800aa62:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800aa66:	d00d      	beq.n	800aa84 <LL_USART_Init+0xcc>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800aa68:	b2db      	uxtb	r3, r3
 800aa6a:	4918      	ldr	r1, [pc, #96]	; (800aacc <LL_USART_Init+0x114>)
 800aa6c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800aa70:	fbb0 f3f3 	udiv	r3, r0, r3
 800aa74:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800aa78:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa7c:	b29b      	uxth	r3, r3
 800aa7e:	60e3      	str	r3, [r4, #12]
      status = SUCCESS;
 800aa80:	2000      	movs	r0, #0
}
 800aa82:	e7c8      	b.n	800aa16 <LL_USART_Init+0x5e>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 800aa84:	b2db      	uxtb	r3, r3
 800aa86:	4911      	ldr	r1, [pc, #68]	; (800aacc <LL_USART_Init+0x114>)
 800aa88:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800aa8c:	fbb0 f0f3 	udiv	r0, r0, r3
 800aa90:	0853      	lsrs	r3, r2, #1
 800aa92:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800aa96:	fbb0 f3f2 	udiv	r3, r0, r2
    brrtemp = usartdiv & 0xFFF0U;
 800aa9a:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 800aa9e:	401a      	ands	r2, r3
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aaa0:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800aaa4:	4313      	orrs	r3, r2
    USARTx->BRR = brrtemp;
 800aaa6:	60e3      	str	r3, [r4, #12]
 800aaa8:	e7ea      	b.n	800aa80 <LL_USART_Init+0xc8>
  ErrorStatus status = ERROR;
 800aaaa:	2001      	movs	r0, #1
 800aaac:	e7b3      	b.n	800aa16 <LL_USART_Init+0x5e>
 800aaae:	2001      	movs	r0, #1
 800aab0:	e7b7      	b.n	800aa22 <LL_USART_Init+0x6a>
 800aab2:	bf00      	nop
 800aab4:	efff69f3 	.word	0xefff69f3
 800aab8:	40013800 	.word	0x40013800
 800aabc:	40004400 	.word	0x40004400
 800aac0:	40004800 	.word	0x40004800
 800aac4:	40004c00 	.word	0x40004c00
 800aac8:	40005000 	.word	0x40005000
 800aacc:	08012df8 	.word	0x08012df8

0800aad0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800aad0:	4603      	mov	r3, r0
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800aad2:	2000      	movs	r0, #0
 800aad4:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800aad8:	f64b 7280 	movw	r2, #49024	; 0xbf80
 800aadc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
}
 800aae0:	4770      	bx	lr

0800aae2 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800aae2:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 800aae6:	f423 537e 	bic.w	r3, r3, #16256	; 0x3f80
 800aaea:	045b      	lsls	r3, r3, #17
 800aaec:	0c5b      	lsrs	r3, r3, #17
 800aaee:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 800aaf2:	2000      	movs	r0, #0
 800aaf4:	4770      	bx	lr

0800aaf6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800aaf6:	b084      	sub	sp, #16
 800aaf8:	4684      	mov	ip, r0
 800aafa:	a801      	add	r0, sp, #4
 800aafc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800ab00:	2301      	movs	r3, #1
 800ab02:	f8ac 3040 	strh.w	r3, [ip, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800ab06:	2000      	movs	r0, #0
 800ab08:	f8ac 0040 	strh.w	r0, [ip, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ab0c:	f8ac 0044 	strh.w	r0, [ip, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800ab10:	f8ac 0050 	strh.w	r0, [ip, #80]	; 0x50

  return HAL_OK;
}
 800ab14:	b004      	add	sp, #16
 800ab16:	4770      	bx	lr

0800ab18 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ab18:	b510      	push	{r4, lr}
 800ab1a:	4603      	mov	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800ab1c:	780a      	ldrb	r2, [r1, #0]
 800ab1e:	f830 c022 	ldrh.w	ip, [r0, r2, lsl #2]
 800ab22:	fa1f fc8c 	uxth.w	ip, ip
 800ab26:	f42c 4cec 	bic.w	ip, ip, #30208	; 0x7600
 800ab2a:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
 800ab2e:	fa1f fc8c 	uxth.w	ip, ip

  /* initialize Endpoint */
  switch (ep->type)
 800ab32:	78c8      	ldrb	r0, [r1, #3]
 800ab34:	2803      	cmp	r0, #3
 800ab36:	d862      	bhi.n	800abfe <USB_ActivateEndpoint+0xe6>
 800ab38:	e8df f000 	tbb	[pc, r0]
 800ab3c:	59025d56 	.word	0x59025d56
 800ab40:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800ab42:	f248 0e80 	movw	lr, #32896	; 0x8080
 800ab46:	ea4c 0c0e 	orr.w	ip, ip, lr
 800ab4a:	f823 c022 	strh.w	ip, [r3, r2, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800ab4e:	f891 c000 	ldrb.w	ip, [r1]
 800ab52:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 800ab56:	b212      	sxth	r2, r2
 800ab58:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800ab5c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ab60:	ea4c 0202 	orr.w	r2, ip, r2
 800ab64:	b292      	uxth	r2, r2
 800ab66:	ea42 020e 	orr.w	r2, r2, lr
 800ab6a:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  if (ep->doublebuffer == 0U)
 800ab6e:	7b0a      	ldrb	r2, [r1, #12]
 800ab70:	2a00      	cmp	r2, #0
 800ab72:	f040 80c2 	bne.w	800acfa <USB_ActivateEndpoint+0x1e2>
  {
    if (ep->is_in != 0U)
 800ab76:	784a      	ldrb	r2, [r1, #1]
 800ab78:	2a00      	cmp	r2, #0
 800ab7a:	d051      	beq.n	800ac20 <USB_ActivateEndpoint+0x108>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ab7c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 800ab80:	fa13 f282 	uxtah	r2, r3, r2
 800ab84:	780c      	ldrb	r4, [r1, #0]
 800ab86:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800ab8a:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 800ab8e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800ab92:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800ab96:	f8a2 c400 	strh.w	ip, [r2, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ab9a:	780c      	ldrb	r4, [r1, #0]
 800ab9c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800aba0:	f012 0f40 	tst.w	r2, #64	; 0x40
 800aba4:	d00c      	beq.n	800abc0 <USB_ActivateEndpoint+0xa8>
 800aba6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800abaa:	b292      	uxth	r2, r2
 800abac:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800abb0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800abb4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800abb8:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800abbc:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 800abc0:	78ca      	ldrb	r2, [r1, #3]
 800abc2:	2a01      	cmp	r2, #1
 800abc4:	d01d      	beq.n	800ac02 <USB_ActivateEndpoint+0xea>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800abc6:	7809      	ldrb	r1, [r1, #0]
 800abc8:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800abcc:	b292      	uxth	r2, r2
 800abce:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800abd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800abd6:	f082 0220 	eor.w	r2, r2, #32
 800abda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800abde:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800abe2:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 800abe6:	e066      	b.n	800acb6 <USB_ActivateEndpoint+0x19e>
      wEpRegVal |= USB_EP_CONTROL;
 800abe8:	f44c 7c00 	orr.w	ip, ip, #512	; 0x200
      break;
 800abec:	e7a9      	b.n	800ab42 <USB_ActivateEndpoint+0x2a>
      wEpRegVal |= USB_EP_INTERRUPT;
 800abee:	f44c 6cc0 	orr.w	ip, ip, #1536	; 0x600
  HAL_StatusTypeDef ret = HAL_OK;
 800abf2:	2000      	movs	r0, #0
      break;
 800abf4:	e7a5      	b.n	800ab42 <USB_ActivateEndpoint+0x2a>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800abf6:	f44c 6c80 	orr.w	ip, ip, #1024	; 0x400
  HAL_StatusTypeDef ret = HAL_OK;
 800abfa:	2000      	movs	r0, #0
      break;
 800abfc:	e7a1      	b.n	800ab42 <USB_ActivateEndpoint+0x2a>
      ret = HAL_ERROR;
 800abfe:	2001      	movs	r0, #1
 800ac00:	e79f      	b.n	800ab42 <USB_ActivateEndpoint+0x2a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ac02:	7809      	ldrb	r1, [r1, #0]
 800ac04:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800ac08:	b292      	uxth	r2, r2
 800ac0a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800ac0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ac16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ac1a:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 800ac1e:	e04a      	b.n	800acb6 <USB_ActivateEndpoint+0x19e>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ac20:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 800ac24:	fa13 f282 	uxtah	r2, r3, r2
 800ac28:	780c      	ldrb	r4, [r1, #0]
 800ac2a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800ac2e:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 800ac32:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800ac36:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800ac3a:	f8a2 c404 	strh.w	ip, [r2, #1028]	; 0x404

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800ac3e:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 800ac42:	fa13 f282 	uxtah	r2, r3, r2
 800ac46:	780c      	ldrb	r4, [r1, #0]
 800ac48:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800ac4c:	690c      	ldr	r4, [r1, #16]
 800ac4e:	2c3e      	cmp	r4, #62	; 0x3e
 800ac50:	d932      	bls.n	800acb8 <USB_ActivateEndpoint+0x1a0>
 800ac52:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 800ac56:	f014 0f1f 	tst.w	r4, #31
 800ac5a:	d101      	bne.n	800ac60 <USB_ActivateEndpoint+0x148>
 800ac5c:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800ac60:	ea6f 6ccc 	mvn.w	ip, ip, lsl #27
 800ac64:	ea6f 4c5c 	mvn.w	ip, ip, lsr #17
 800ac68:	fa1f fc8c 	uxth.w	ip, ip
 800ac6c:	f8a2 c406 	strh.w	ip, [r2, #1030]	; 0x406
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ac70:	780c      	ldrb	r4, [r1, #0]
 800ac72:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800ac76:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 800ac7a:	d00c      	beq.n	800ac96 <USB_ActivateEndpoint+0x17e>
 800ac7c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800ac80:	b292      	uxth	r2, r2
 800ac82:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800ac86:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ac8a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800ac8e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ac92:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ac96:	7809      	ldrb	r1, [r1, #0]
 800ac98:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800ac9c:	b292      	uxth	r2, r2
 800ac9e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800aca2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800aca6:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800acaa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800acae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800acb2:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 800acb6:	bd10      	pop	{r4, pc}
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800acb8:	b98c      	cbnz	r4, 800acde <USB_ActivateEndpoint+0x1c6>
 800acba:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	; 0x406
 800acbe:	b2a4      	uxth	r4, r4
 800acc0:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
 800acc4:	b2a4      	uxth	r4, r4
 800acc6:	f8a2 4406 	strh.w	r4, [r2, #1030]	; 0x406
 800acca:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	; 0x406
 800acce:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 800acd2:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 800acd6:	b2a4      	uxth	r4, r4
 800acd8:	f8a2 4406 	strh.w	r4, [r2, #1030]	; 0x406
 800acdc:	e7c8      	b.n	800ac70 <USB_ActivateEndpoint+0x158>
 800acde:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 800ace2:	f014 0f01 	tst.w	r4, #1
 800ace6:	d001      	beq.n	800acec <USB_ActivateEndpoint+0x1d4>
 800ace8:	f10c 0c01 	add.w	ip, ip, #1
 800acec:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 800acf0:	fa1f fc8c 	uxth.w	ip, ip
 800acf4:	f8a2 c406 	strh.w	ip, [r2, #1030]	; 0x406
 800acf8:	e7ba      	b.n	800ac70 <USB_ActivateEndpoint+0x158>
    if (ep->type == EP_TYPE_BULK)
 800acfa:	78ca      	ldrb	r2, [r1, #3]
 800acfc:	2a02      	cmp	r2, #2
 800acfe:	d072      	beq.n	800ade6 <USB_ActivateEndpoint+0x2ce>
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800ad00:	780c      	ldrb	r4, [r1, #0]
 800ad02:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800ad06:	b292      	uxth	r2, r2
 800ad08:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 800ad0c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ad10:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ad14:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ad18:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800ad1c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 800ad20:	fa13 f282 	uxtah	r2, r3, r2
 800ad24:	f891 c000 	ldrb.w	ip, [r1]
 800ad28:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 800ad2c:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 800ad30:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800ad34:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800ad38:	f8a2 c400 	strh.w	ip, [r2, #1024]	; 0x400
 800ad3c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 800ad40:	fa13 f282 	uxtah	r2, r3, r2
 800ad44:	f891 c000 	ldrb.w	ip, [r1]
 800ad48:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 800ad4c:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 800ad50:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800ad54:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 800ad58:	f8a2 c404 	strh.w	ip, [r2, #1028]	; 0x404
    if (ep->is_in == 0U)
 800ad5c:	784a      	ldrb	r2, [r1, #1]
 800ad5e:	2a00      	cmp	r2, #0
 800ad60:	d150      	bne.n	800ae04 <USB_ActivateEndpoint+0x2ec>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ad62:	780c      	ldrb	r4, [r1, #0]
 800ad64:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800ad68:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 800ad6c:	d00c      	beq.n	800ad88 <USB_ActivateEndpoint+0x270>
 800ad6e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800ad72:	b292      	uxth	r2, r2
 800ad74:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800ad78:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ad7c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800ad80:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ad84:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ad88:	780c      	ldrb	r4, [r1, #0]
 800ad8a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800ad8e:	f012 0f40 	tst.w	r2, #64	; 0x40
 800ad92:	d00c      	beq.n	800adae <USB_ActivateEndpoint+0x296>
 800ad94:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800ad98:	b292      	uxth	r2, r2
 800ad9a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800ad9e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ada2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ada6:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800adaa:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800adae:	f891 c000 	ldrb.w	ip, [r1]
 800adb2:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 800adb6:	b292      	uxth	r2, r2
 800adb8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800adbc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800adc0:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800adc4:	f248 0480 	movw	r4, #32896	; 0x8080
 800adc8:	4322      	orrs	r2, r4
 800adca:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800adce:	7809      	ldrb	r1, [r1, #0]
 800add0:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800add4:	b292      	uxth	r2, r2
 800add6:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800adda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800adde:	4322      	orrs	r2, r4
 800ade0:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 800ade4:	e767      	b.n	800acb6 <USB_ActivateEndpoint+0x19e>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ade6:	780c      	ldrb	r4, [r1, #0]
 800ade8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800adec:	b292      	uxth	r2, r2
 800adee:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800adf2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800adf6:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 800adfa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800adfe:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 800ae02:	e78b      	b.n	800ad1c <USB_ActivateEndpoint+0x204>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ae04:	780c      	ldrb	r4, [r1, #0]
 800ae06:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800ae0a:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 800ae0e:	d00c      	beq.n	800ae2a <USB_ActivateEndpoint+0x312>
 800ae10:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800ae14:	b292      	uxth	r2, r2
 800ae16:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800ae1a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ae1e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800ae22:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ae26:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ae2a:	780c      	ldrb	r4, [r1, #0]
 800ae2c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800ae30:	f012 0f40 	tst.w	r2, #64	; 0x40
 800ae34:	d00c      	beq.n	800ae50 <USB_ActivateEndpoint+0x338>
 800ae36:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800ae3a:	b292      	uxth	r2, r2
 800ae3c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800ae40:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ae44:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ae48:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800ae4c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 800ae50:	78ca      	ldrb	r2, [r1, #3]
 800ae52:	2a01      	cmp	r2, #1
 800ae54:	d01e      	beq.n	800ae94 <USB_ActivateEndpoint+0x37c>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ae56:	780c      	ldrb	r4, [r1, #0]
 800ae58:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800ae5c:	b292      	uxth	r2, r2
 800ae5e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800ae62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ae66:	f082 0220 	eor.w	r2, r2, #32
 800ae6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ae6e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ae72:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ae76:	7809      	ldrb	r1, [r1, #0]
 800ae78:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800ae7c:	b292      	uxth	r2, r2
 800ae7e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ae82:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800ae86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ae8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ae8e:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 800ae92:	e710      	b.n	800acb6 <USB_ActivateEndpoint+0x19e>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ae94:	780c      	ldrb	r4, [r1, #0]
 800ae96:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800ae9a:	b292      	uxth	r2, r2
 800ae9c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800aea0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aea4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800aea8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800aeac:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 800aeb0:	e7e1      	b.n	800ae76 <USB_ActivateEndpoint+0x35e>

0800aeb2 <USB_DeactivateEndpoint>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 800aeb2:	7b0b      	ldrb	r3, [r1, #12]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d146      	bne.n	800af46 <USB_DeactivateEndpoint+0x94>
  {
    if (ep->is_in != 0U)
 800aeb8:	784b      	ldrb	r3, [r1, #1]
 800aeba:	b313      	cbz	r3, 800af02 <USB_DeactivateEndpoint+0x50>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800aebc:	780a      	ldrb	r2, [r1, #0]
 800aebe:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800aec2:	f013 0f40 	tst.w	r3, #64	; 0x40
 800aec6:	d00c      	beq.n	800aee2 <USB_DeactivateEndpoint+0x30>
 800aec8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800aecc:	b29b      	uxth	r3, r3
 800aece:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aed2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aed6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aeda:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800aede:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aee2:	780a      	ldrb	r2, [r1, #0]
 800aee4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800aee8:	b29b      	uxth	r3, r3
 800aeea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aeee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aef2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aef6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aefa:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 800aefe:	2000      	movs	r0, #0
 800af00:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800af02:	780a      	ldrb	r2, [r1, #0]
 800af04:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800af08:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800af0c:	d00c      	beq.n	800af28 <USB_DeactivateEndpoint+0x76>
 800af0e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800af12:	b29b      	uxth	r3, r3
 800af14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800af20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af24:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800af28:	780a      	ldrb	r2, [r1, #0]
 800af2a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800af2e:	b29b      	uxth	r3, r3
 800af30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800af34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af40:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 800af44:	e7db      	b.n	800aefe <USB_DeactivateEndpoint+0x4c>
    if (ep->is_in == 0U)
 800af46:	784b      	ldrb	r3, [r1, #1]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d14e      	bne.n	800afea <USB_DeactivateEndpoint+0x138>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800af4c:	780a      	ldrb	r2, [r1, #0]
 800af4e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800af52:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800af56:	d00c      	beq.n	800af72 <USB_DeactivateEndpoint+0xc0>
 800af58:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800af5c:	b29b      	uxth	r3, r3
 800af5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af66:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800af6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af6e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800af72:	780a      	ldrb	r2, [r1, #0]
 800af74:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800af78:	f013 0f40 	tst.w	r3, #64	; 0x40
 800af7c:	d00c      	beq.n	800af98 <USB_DeactivateEndpoint+0xe6>
 800af7e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800af82:	b29b      	uxth	r3, r3
 800af84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af90:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800af94:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 800af98:	780a      	ldrb	r2, [r1, #0]
 800af9a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800af9e:	b29b      	uxth	r3, r3
 800afa0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800afa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800afa8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800afac:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800afb0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800afb4:	780b      	ldrb	r3, [r1, #0]
 800afb6:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800afba:	b292      	uxth	r2, r2
 800afbc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800afc0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800afc4:	f248 0c80 	movw	ip, #32896	; 0x8080
 800afc8:	ea42 020c 	orr.w	r2, r2, ip
 800afcc:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800afd0:	780a      	ldrb	r2, [r1, #0]
 800afd2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800afd6:	b29b      	uxth	r3, r3
 800afd8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800afdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800afe0:	ea43 030c 	orr.w	r3, r3, ip
 800afe4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 800afe8:	e789      	b.n	800aefe <USB_DeactivateEndpoint+0x4c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800afea:	780a      	ldrb	r2, [r1, #0]
 800afec:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800aff0:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800aff4:	d00c      	beq.n	800b010 <USB_DeactivateEndpoint+0x15e>
 800aff6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800affa:	b29b      	uxth	r3, r3
 800affc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b000:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b004:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b00c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b010:	780a      	ldrb	r2, [r1, #0]
 800b012:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800b016:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b01a:	d00c      	beq.n	800b036 <USB_DeactivateEndpoint+0x184>
 800b01c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800b020:	b29b      	uxth	r3, r3
 800b022:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b026:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b02a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b02e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b032:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 800b036:	780a      	ldrb	r2, [r1, #0]
 800b038:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800b03c:	b29b      	uxth	r3, r3
 800b03e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b042:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b046:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b04a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b04e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b052:	780b      	ldrb	r3, [r1, #0]
 800b054:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800b058:	b292      	uxth	r2, r2
 800b05a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800b05e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b062:	f248 0c80 	movw	ip, #32896	; 0x8080
 800b066:	ea42 020c 	orr.w	r2, r2, ip
 800b06a:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b06e:	780a      	ldrb	r2, [r1, #0]
 800b070:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800b074:	b29b      	uxth	r3, r3
 800b076:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b07a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b07e:	ea43 030c 	orr.w	r3, r3, ip
 800b082:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 800b086:	e73a      	b.n	800aefe <USB_DeactivateEndpoint+0x4c>

0800b088 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 800b088:	784b      	ldrb	r3, [r1, #1]
 800b08a:	b18b      	cbz	r3, 800b0b0 <USB_EPSetStall+0x28>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800b08c:	780a      	ldrb	r2, [r1, #0]
 800b08e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800b092:	b29b      	uxth	r3, r3
 800b094:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b098:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b09c:	f083 0310 	eor.w	r3, r3, #16
 800b0a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b0a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0a8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 800b0ac:	2000      	movs	r0, #0
 800b0ae:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800b0b0:	780a      	ldrb	r2, [r1, #0]
 800b0b2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800b0b6:	b29b      	uxth	r3, r3
 800b0b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b0bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0c0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b0c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b0c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0cc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 800b0d0:	e7ec      	b.n	800b0ac <USB_EPSetStall+0x24>

0800b0d2 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 800b0d2:	7b0b      	ldrb	r3, [r1, #12]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d14b      	bne.n	800b170 <USB_EPClearStall+0x9e>
  {
    if (ep->is_in != 0U)
 800b0d8:	784b      	ldrb	r3, [r1, #1]
 800b0da:	b333      	cbz	r3, 800b12a <USB_EPClearStall+0x58>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b0dc:	780a      	ldrb	r2, [r1, #0]
 800b0de:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800b0e2:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b0e6:	d00c      	beq.n	800b102 <USB_EPClearStall+0x30>
 800b0e8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800b0ec:	b29b      	uxth	r3, r3
 800b0ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b0f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b0fa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b0fe:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 800b102:	78cb      	ldrb	r3, [r1, #3]
 800b104:	2b01      	cmp	r3, #1
 800b106:	d033      	beq.n	800b170 <USB_EPClearStall+0x9e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b108:	780a      	ldrb	r2, [r1, #0]
 800b10a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800b10e:	b29b      	uxth	r3, r3
 800b110:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b114:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b118:	f083 0320 	eor.w	r3, r3, #32
 800b11c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b124:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 800b128:	e022      	b.n	800b170 <USB_EPClearStall+0x9e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b12a:	780a      	ldrb	r2, [r1, #0]
 800b12c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800b130:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800b134:	d00c      	beq.n	800b150 <USB_EPClearStall+0x7e>
 800b136:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800b13a:	b29b      	uxth	r3, r3
 800b13c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b140:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b144:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b14c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b150:	780a      	ldrb	r2, [r1, #0]
 800b152:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800b156:	b29b      	uxth	r3, r3
 800b158:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b15c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b160:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800b164:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b168:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b16c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 800b170:	2000      	movs	r0, #0
 800b172:	4770      	bx	lr

0800b174 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 800b174:	b911      	cbnz	r1, 800b17c <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800b176:	2380      	movs	r3, #128	; 0x80
 800b178:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 800b17c:	2000      	movs	r0, #0
 800b17e:	4770      	bx	lr

0800b180 <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800b180:	f8b0 3058 	ldrh.w	r3, [r0, #88]	; 0x58
 800b184:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b188:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b18c:	b29b      	uxth	r3, r3
 800b18e:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58

  return HAL_OK;
}
 800b192:	2000      	movs	r0, #0
 800b194:	4770      	bx	lr

0800b196 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800b196:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 800b19a:	b280      	uxth	r0, r0
 800b19c:	4770      	bx	lr

0800b19e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b19e:	b410      	push	{r4}
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800b1a0:	1c5c      	adds	r4, r3, #1
 800b1a2:	0864      	lsrs	r4, r4, #1
  uint32_t temp1;
  uint32_t temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b1a4:	4402      	add	r2, r0
 800b1a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400

  for (i = n; i != 0U; i--)
 800b1aa:	e007      	b.n	800b1bc <USB_WritePMA+0x1e>
  {
    temp1 = *pBuf;
 800b1ac:	780b      	ldrb	r3, [r1, #0]
    pBuf++;
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800b1ae:	7848      	ldrb	r0, [r1, #1]
    *pdwVal = (uint16_t)temp2;
 800b1b0:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800b1b4:	f822 3b02 	strh.w	r3, [r2], #2

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800b1b8:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 800b1ba:	3c01      	subs	r4, #1
 800b1bc:	2c00      	cmp	r4, #0
 800b1be:	d1f5      	bne.n	800b1ac <USB_WritePMA+0xe>
  }
}
 800b1c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1c4:	4770      	bx	lr

0800b1c6 <USB_EPStartXfer>:
{
 800b1c6:	b570      	push	{r4, r5, r6, lr}
 800b1c8:	4605      	mov	r5, r0
 800b1ca:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 800b1cc:	784a      	ldrb	r2, [r1, #1]
 800b1ce:	2a01      	cmp	r2, #1
 800b1d0:	d032      	beq.n	800b238 <USB_EPStartXfer+0x72>
    if (ep->doublebuffer == 0U)
 800b1d2:	7b0b      	ldrb	r3, [r1, #12]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	f040 8283 	bne.w	800b6e0 <USB_EPStartXfer+0x51a>
      if (ep->xfer_len > ep->maxpacket)
 800b1da:	698b      	ldr	r3, [r1, #24]
 800b1dc:	690a      	ldr	r2, [r1, #16]
 800b1de:	4293      	cmp	r3, r2
 800b1e0:	f240 825d 	bls.w	800b69e <USB_EPStartXfer+0x4d8>
        ep->xfer_len -= len;
 800b1e4:	1a9b      	subs	r3, r3, r2
 800b1e6:	618b      	str	r3, [r1, #24]
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800b1e8:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 800b1ec:	fa15 f383 	uxtah	r3, r5, r3
 800b1f0:	7821      	ldrb	r1, [r4, #0]
 800b1f2:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800b1f6:	2a3e      	cmp	r2, #62	; 0x3e
 800b1f8:	f240 8255 	bls.w	800b6a6 <USB_EPStartXfer+0x4e0>
 800b1fc:	0951      	lsrs	r1, r2, #5
 800b1fe:	f012 0f1f 	tst.w	r2, #31
 800b202:	d100      	bne.n	800b206 <USB_EPStartXfer+0x40>
 800b204:	3901      	subs	r1, #1
 800b206:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 800b20a:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800b20e:	b289      	uxth	r1, r1
 800b210:	f8a3 1406 	strh.w	r1, [r3, #1030]	; 0x406
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b214:	7822      	ldrb	r2, [r4, #0]
 800b216:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800b21a:	b29b      	uxth	r3, r3
 800b21c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b220:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b224:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800b228:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b22c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b230:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 800b234:	2000      	movs	r0, #0
}
 800b236:	bd70      	pop	{r4, r5, r6, pc}
    if (ep->xfer_len > ep->maxpacket)
 800b238:	698e      	ldr	r6, [r1, #24]
 800b23a:	6909      	ldr	r1, [r1, #16]
 800b23c:	428e      	cmp	r6, r1
 800b23e:	d900      	bls.n	800b242 <USB_EPStartXfer+0x7c>
      len = ep->maxpacket;
 800b240:	460e      	mov	r6, r1
    if (ep->doublebuffer == 0U)
 800b242:	7b23      	ldrb	r3, [r4, #12]
 800b244:	b32b      	cbz	r3, 800b292 <USB_EPStartXfer+0xcc>
      if (ep->type == EP_TYPE_BULK)
 800b246:	78e3      	ldrb	r3, [r4, #3]
 800b248:	2b02      	cmp	r3, #2
 800b24a:	d044      	beq.n	800b2d6 <USB_EPStartXfer+0x110>
        ep->xfer_len_db -= len;
 800b24c:	6a23      	ldr	r3, [r4, #32]
 800b24e:	1b9b      	subs	r3, r3, r6
 800b250:	6223      	str	r3, [r4, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b252:	7823      	ldrb	r3, [r4, #0]
 800b254:	f835 1023 	ldrh.w	r1, [r5, r3, lsl #2]
 800b258:	f011 0f40 	tst.w	r1, #64	; 0x40
 800b25c:	f000 81dc 	beq.w	800b618 <USB_EPStartXfer+0x452>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b260:	2a00      	cmp	r2, #0
 800b262:	f040 81c9 	bne.w	800b5f8 <USB_EPStartXfer+0x432>
 800b266:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800b26a:	fa15 f282 	uxtah	r2, r5, r2
 800b26e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b272:	2e3e      	cmp	r6, #62	; 0x3e
 800b274:	f240 81a3 	bls.w	800b5be <USB_EPStartXfer+0x3f8>
 800b278:	0972      	lsrs	r2, r6, #5
 800b27a:	f016 0f1f 	tst.w	r6, #31
 800b27e:	d100      	bne.n	800b282 <USB_EPStartXfer+0xbc>
 800b280:	3a01      	subs	r2, #1
 800b282:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800b286:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b28a:	b292      	uxth	r2, r2
 800b28c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b290:	e1bb      	b.n	800b60a <USB_EPStartXfer+0x444>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b292:	b2b6      	uxth	r6, r6
 800b294:	4633      	mov	r3, r6
 800b296:	88e2      	ldrh	r2, [r4, #6]
 800b298:	6961      	ldr	r1, [r4, #20]
 800b29a:	4628      	mov	r0, r5
 800b29c:	f7ff ff7f 	bl	800b19e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b2a0:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 800b2a4:	fa15 f383 	uxtah	r3, r5, r3
 800b2a8:	7822      	ldrb	r2, [r4, #0]
 800b2aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b2ae:	f8a3 6402 	strh.w	r6, [r3, #1026]	; 0x402
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b2b2:	7822      	ldrb	r2, [r4, #0]
 800b2b4:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800b2b8:	b29b      	uxth	r3, r3
 800b2ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b2be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b2c2:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800b2c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b2ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2ce:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 800b2d2:	2000      	movs	r0, #0
 800b2d4:	e7af      	b.n	800b236 <USB_EPStartXfer+0x70>
        if (ep->xfer_len_db > ep->maxpacket)
 800b2d6:	6a23      	ldr	r3, [r4, #32]
 800b2d8:	4299      	cmp	r1, r3
 800b2da:	f080 8152 	bcs.w	800b582 <USB_EPStartXfer+0x3bc>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b2de:	7822      	ldrb	r2, [r4, #0]
 800b2e0:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800b2e4:	b29b      	uxth	r3, r3
 800b2e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b2ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b2ee:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800b2f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2f6:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
          ep->xfer_len_db -= len;
 800b2fa:	6a23      	ldr	r3, [r4, #32]
 800b2fc:	1b9b      	subs	r3, r3, r6
 800b2fe:	6223      	str	r3, [r4, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b300:	7823      	ldrb	r3, [r4, #0]
 800b302:	f835 2023 	ldrh.w	r2, [r5, r3, lsl #2]
 800b306:	f012 0f40 	tst.w	r2, #64	; 0x40
 800b30a:	f000 809d 	beq.w	800b448 <USB_EPStartXfer+0x282>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b30e:	7862      	ldrb	r2, [r4, #1]
 800b310:	bb8a      	cbnz	r2, 800b376 <USB_EPStartXfer+0x1b0>
 800b312:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800b316:	fa15 f282 	uxtah	r2, r5, r2
 800b31a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b31e:	2e3e      	cmp	r6, #62	; 0x3e
 800b320:	d90c      	bls.n	800b33c <USB_EPStartXfer+0x176>
 800b322:	0972      	lsrs	r2, r6, #5
 800b324:	f016 0f1f 	tst.w	r6, #31
 800b328:	d100      	bne.n	800b32c <USB_EPStartXfer+0x166>
 800b32a:	3a01      	subs	r2, #1
 800b32c:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800b330:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b334:	b292      	uxth	r2, r2
 800b336:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b33a:	e01e      	b.n	800b37a <USB_EPStartXfer+0x1b4>
 800b33c:	b98e      	cbnz	r6, 800b362 <USB_EPStartXfer+0x19c>
 800b33e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800b342:	b292      	uxth	r2, r2
 800b344:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800b348:	b292      	uxth	r2, r2
 800b34a:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b34e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800b352:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800b356:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b35a:	b292      	uxth	r2, r2
 800b35c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b360:	e00b      	b.n	800b37a <USB_EPStartXfer+0x1b4>
 800b362:	0872      	lsrs	r2, r6, #1
 800b364:	f016 0f01 	tst.w	r6, #1
 800b368:	d000      	beq.n	800b36c <USB_EPStartXfer+0x1a6>
 800b36a:	3201      	adds	r2, #1
 800b36c:	0292      	lsls	r2, r2, #10
 800b36e:	b292      	uxth	r2, r2
 800b370:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b374:	e001      	b.n	800b37a <USB_EPStartXfer+0x1b4>
 800b376:	2a01      	cmp	r2, #1
 800b378:	d027      	beq.n	800b3ca <USB_EPStartXfer+0x204>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b37a:	b2b3      	uxth	r3, r6
 800b37c:	8962      	ldrh	r2, [r4, #10]
 800b37e:	6961      	ldr	r1, [r4, #20]
 800b380:	4628      	mov	r0, r5
 800b382:	f7ff ff0c 	bl	800b19e <USB_WritePMA>
            ep->xfer_buff += len;
 800b386:	6963      	ldr	r3, [r4, #20]
 800b388:	4433      	add	r3, r6
 800b38a:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 800b38c:	6a23      	ldr	r3, [r4, #32]
 800b38e:	6922      	ldr	r2, [r4, #16]
 800b390:	4293      	cmp	r3, r2
 800b392:	d924      	bls.n	800b3de <USB_EPStartXfer+0x218>
              ep->xfer_len_db -= len;
 800b394:	1b9b      	subs	r3, r3, r6
 800b396:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b398:	7863      	ldrb	r3, [r4, #1]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d140      	bne.n	800b420 <USB_EPStartXfer+0x25a>
 800b39e:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 800b3a2:	fa15 f383 	uxtah	r3, r5, r3
 800b3a6:	7822      	ldrb	r2, [r4, #0]
 800b3a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b3ac:	2e3e      	cmp	r6, #62	; 0x3e
 800b3ae:	d91a      	bls.n	800b3e6 <USB_EPStartXfer+0x220>
 800b3b0:	0972      	lsrs	r2, r6, #5
 800b3b2:	f016 0f1f 	tst.w	r6, #31
 800b3b6:	d100      	bne.n	800b3ba <USB_EPStartXfer+0x1f4>
 800b3b8:	3a01      	subs	r2, #1
 800b3ba:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800b3be:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b3c2:	b292      	uxth	r2, r2
 800b3c4:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b3c8:	e02c      	b.n	800b424 <USB_EPStartXfer+0x25e>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b3ca:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800b3ce:	fa15 f282 	uxtah	r2, r5, r2
 800b3d2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b3d6:	b2b2      	uxth	r2, r6
 800b3d8:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b3dc:	e7cd      	b.n	800b37a <USB_EPStartXfer+0x1b4>
              ep->xfer_len_db = 0U;
 800b3de:	2200      	movs	r2, #0
 800b3e0:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 800b3e2:	461e      	mov	r6, r3
 800b3e4:	e7d8      	b.n	800b398 <USB_EPStartXfer+0x1d2>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b3e6:	b98e      	cbnz	r6, 800b40c <USB_EPStartXfer+0x246>
 800b3e8:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800b3ec:	b292      	uxth	r2, r2
 800b3ee:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800b3f2:	b292      	uxth	r2, r2
 800b3f4:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b3f8:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800b3fc:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800b400:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b404:	b292      	uxth	r2, r2
 800b406:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b40a:	e00b      	b.n	800b424 <USB_EPStartXfer+0x25e>
 800b40c:	0872      	lsrs	r2, r6, #1
 800b40e:	f016 0f01 	tst.w	r6, #1
 800b412:	d000      	beq.n	800b416 <USB_EPStartXfer+0x250>
 800b414:	3201      	adds	r2, #1
 800b416:	0292      	lsls	r2, r2, #10
 800b418:	b292      	uxth	r2, r2
 800b41a:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b41e:	e001      	b.n	800b424 <USB_EPStartXfer+0x25e>
 800b420:	2b01      	cmp	r3, #1
 800b422:	d006      	beq.n	800b432 <USB_EPStartXfer+0x26c>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b424:	b2b3      	uxth	r3, r6
 800b426:	8922      	ldrh	r2, [r4, #8]
 800b428:	6961      	ldr	r1, [r4, #20]
 800b42a:	4628      	mov	r0, r5
 800b42c:	f7ff feb7 	bl	800b19e <USB_WritePMA>
 800b430:	e73f      	b.n	800b2b2 <USB_EPStartXfer+0xec>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b432:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 800b436:	fa15 f383 	uxtah	r3, r5, r3
 800b43a:	7822      	ldrb	r2, [r4, #0]
 800b43c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b440:	b2b2      	uxth	r2, r6
 800b442:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b446:	e7ed      	b.n	800b424 <USB_EPStartXfer+0x25e>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b448:	7862      	ldrb	r2, [r4, #1]
 800b44a:	bb8a      	cbnz	r2, 800b4b0 <USB_EPStartXfer+0x2ea>
 800b44c:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800b450:	fa15 f282 	uxtah	r2, r5, r2
 800b454:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b458:	2e3e      	cmp	r6, #62	; 0x3e
 800b45a:	d90c      	bls.n	800b476 <USB_EPStartXfer+0x2b0>
 800b45c:	0972      	lsrs	r2, r6, #5
 800b45e:	f016 0f1f 	tst.w	r6, #31
 800b462:	d100      	bne.n	800b466 <USB_EPStartXfer+0x2a0>
 800b464:	3a01      	subs	r2, #1
 800b466:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800b46a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b46e:	b292      	uxth	r2, r2
 800b470:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b474:	e01e      	b.n	800b4b4 <USB_EPStartXfer+0x2ee>
 800b476:	b98e      	cbnz	r6, 800b49c <USB_EPStartXfer+0x2d6>
 800b478:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800b47c:	b292      	uxth	r2, r2
 800b47e:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800b482:	b292      	uxth	r2, r2
 800b484:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b488:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800b48c:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800b490:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b494:	b292      	uxth	r2, r2
 800b496:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b49a:	e00b      	b.n	800b4b4 <USB_EPStartXfer+0x2ee>
 800b49c:	0872      	lsrs	r2, r6, #1
 800b49e:	f016 0f01 	tst.w	r6, #1
 800b4a2:	d000      	beq.n	800b4a6 <USB_EPStartXfer+0x2e0>
 800b4a4:	3201      	adds	r2, #1
 800b4a6:	0292      	lsls	r2, r2, #10
 800b4a8:	b292      	uxth	r2, r2
 800b4aa:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b4ae:	e001      	b.n	800b4b4 <USB_EPStartXfer+0x2ee>
 800b4b0:	2a01      	cmp	r2, #1
 800b4b2:	d027      	beq.n	800b504 <USB_EPStartXfer+0x33e>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b4b4:	b2b3      	uxth	r3, r6
 800b4b6:	8922      	ldrh	r2, [r4, #8]
 800b4b8:	6961      	ldr	r1, [r4, #20]
 800b4ba:	4628      	mov	r0, r5
 800b4bc:	f7ff fe6f 	bl	800b19e <USB_WritePMA>
            ep->xfer_buff += len;
 800b4c0:	6963      	ldr	r3, [r4, #20]
 800b4c2:	4433      	add	r3, r6
 800b4c4:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 800b4c6:	6a23      	ldr	r3, [r4, #32]
 800b4c8:	6922      	ldr	r2, [r4, #16]
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	d924      	bls.n	800b518 <USB_EPStartXfer+0x352>
              ep->xfer_len_db -= len;
 800b4ce:	1b9b      	subs	r3, r3, r6
 800b4d0:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b4d2:	7863      	ldrb	r3, [r4, #1]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d140      	bne.n	800b55a <USB_EPStartXfer+0x394>
 800b4d8:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 800b4dc:	fa15 f383 	uxtah	r3, r5, r3
 800b4e0:	7822      	ldrb	r2, [r4, #0]
 800b4e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4e6:	2e3e      	cmp	r6, #62	; 0x3e
 800b4e8:	d91a      	bls.n	800b520 <USB_EPStartXfer+0x35a>
 800b4ea:	0972      	lsrs	r2, r6, #5
 800b4ec:	f016 0f1f 	tst.w	r6, #31
 800b4f0:	d100      	bne.n	800b4f4 <USB_EPStartXfer+0x32e>
 800b4f2:	3a01      	subs	r2, #1
 800b4f4:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800b4f8:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b4fc:	b292      	uxth	r2, r2
 800b4fe:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b502:	e02c      	b.n	800b55e <USB_EPStartXfer+0x398>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b504:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800b508:	fa15 f282 	uxtah	r2, r5, r2
 800b50c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b510:	b2b2      	uxth	r2, r6
 800b512:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b516:	e7cd      	b.n	800b4b4 <USB_EPStartXfer+0x2ee>
              ep->xfer_len_db = 0U;
 800b518:	2200      	movs	r2, #0
 800b51a:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 800b51c:	461e      	mov	r6, r3
 800b51e:	e7d8      	b.n	800b4d2 <USB_EPStartXfer+0x30c>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b520:	b98e      	cbnz	r6, 800b546 <USB_EPStartXfer+0x380>
 800b522:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800b526:	b292      	uxth	r2, r2
 800b528:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800b52c:	b292      	uxth	r2, r2
 800b52e:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b532:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800b536:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800b53a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b53e:	b292      	uxth	r2, r2
 800b540:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b544:	e00b      	b.n	800b55e <USB_EPStartXfer+0x398>
 800b546:	0872      	lsrs	r2, r6, #1
 800b548:	f016 0f01 	tst.w	r6, #1
 800b54c:	d000      	beq.n	800b550 <USB_EPStartXfer+0x38a>
 800b54e:	3201      	adds	r2, #1
 800b550:	0292      	lsls	r2, r2, #10
 800b552:	b292      	uxth	r2, r2
 800b554:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b558:	e001      	b.n	800b55e <USB_EPStartXfer+0x398>
 800b55a:	2b01      	cmp	r3, #1
 800b55c:	d006      	beq.n	800b56c <USB_EPStartXfer+0x3a6>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b55e:	b2b3      	uxth	r3, r6
 800b560:	8962      	ldrh	r2, [r4, #10]
 800b562:	6961      	ldr	r1, [r4, #20]
 800b564:	4628      	mov	r0, r5
 800b566:	f7ff fe1a 	bl	800b19e <USB_WritePMA>
 800b56a:	e6a2      	b.n	800b2b2 <USB_EPStartXfer+0xec>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b56c:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 800b570:	fa15 f383 	uxtah	r3, r5, r3
 800b574:	7822      	ldrb	r2, [r4, #0]
 800b576:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b57a:	b2b2      	uxth	r2, r6
 800b57c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b580:	e7ed      	b.n	800b55e <USB_EPStartXfer+0x398>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800b582:	7821      	ldrb	r1, [r4, #0]
 800b584:	f835 2021 	ldrh.w	r2, [r5, r1, lsl #2]
 800b588:	b292      	uxth	r2, r2
 800b58a:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 800b58e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800b592:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b596:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b59a:	f825 2021 	strh.w	r2, [r5, r1, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b59e:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800b5a2:	fa15 f282 	uxtah	r2, r5, r2
 800b5a6:	7821      	ldrb	r1, [r4, #0]
 800b5a8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b5ac:	b29b      	uxth	r3, r3
 800b5ae:	f8a2 3402 	strh.w	r3, [r2, #1026]	; 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b5b2:	8922      	ldrh	r2, [r4, #8]
 800b5b4:	6961      	ldr	r1, [r4, #20]
 800b5b6:	4628      	mov	r0, r5
 800b5b8:	f7ff fdf1 	bl	800b19e <USB_WritePMA>
 800b5bc:	e679      	b.n	800b2b2 <USB_EPStartXfer+0xec>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b5be:	b98e      	cbnz	r6, 800b5e4 <USB_EPStartXfer+0x41e>
 800b5c0:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800b5c4:	b292      	uxth	r2, r2
 800b5c6:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800b5ca:	b292      	uxth	r2, r2
 800b5cc:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b5d0:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800b5d4:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800b5d8:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b5dc:	b292      	uxth	r2, r2
 800b5de:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b5e2:	e012      	b.n	800b60a <USB_EPStartXfer+0x444>
 800b5e4:	0872      	lsrs	r2, r6, #1
 800b5e6:	f016 0f01 	tst.w	r6, #1
 800b5ea:	d000      	beq.n	800b5ee <USB_EPStartXfer+0x428>
 800b5ec:	3201      	adds	r2, #1
 800b5ee:	0292      	lsls	r2, r2, #10
 800b5f0:	b292      	uxth	r2, r2
 800b5f2:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b5f6:	e008      	b.n	800b60a <USB_EPStartXfer+0x444>
 800b5f8:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800b5fc:	fa15 f282 	uxtah	r2, r5, r2
 800b600:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b604:	b2b2      	uxth	r2, r6
 800b606:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b60a:	b2b3      	uxth	r3, r6
 800b60c:	8962      	ldrh	r2, [r4, #10]
 800b60e:	6961      	ldr	r1, [r4, #20]
 800b610:	4628      	mov	r0, r5
 800b612:	f7ff fdc4 	bl	800b19e <USB_WritePMA>
 800b616:	e64c      	b.n	800b2b2 <USB_EPStartXfer+0xec>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b618:	bb8a      	cbnz	r2, 800b67e <USB_EPStartXfer+0x4b8>
 800b61a:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800b61e:	fa15 f282 	uxtah	r2, r5, r2
 800b622:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b626:	2e3e      	cmp	r6, #62	; 0x3e
 800b628:	d90c      	bls.n	800b644 <USB_EPStartXfer+0x47e>
 800b62a:	0972      	lsrs	r2, r6, #5
 800b62c:	f016 0f1f 	tst.w	r6, #31
 800b630:	d100      	bne.n	800b634 <USB_EPStartXfer+0x46e>
 800b632:	3a01      	subs	r2, #1
 800b634:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800b638:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b63c:	b292      	uxth	r2, r2
 800b63e:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b642:	e025      	b.n	800b690 <USB_EPStartXfer+0x4ca>
 800b644:	b98e      	cbnz	r6, 800b66a <USB_EPStartXfer+0x4a4>
 800b646:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800b64a:	b292      	uxth	r2, r2
 800b64c:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800b650:	b292      	uxth	r2, r2
 800b652:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b656:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800b65a:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800b65e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b662:	b292      	uxth	r2, r2
 800b664:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b668:	e012      	b.n	800b690 <USB_EPStartXfer+0x4ca>
 800b66a:	0872      	lsrs	r2, r6, #1
 800b66c:	f016 0f01 	tst.w	r6, #1
 800b670:	d000      	beq.n	800b674 <USB_EPStartXfer+0x4ae>
 800b672:	3201      	adds	r2, #1
 800b674:	0292      	lsls	r2, r2, #10
 800b676:	b292      	uxth	r2, r2
 800b678:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b67c:	e008      	b.n	800b690 <USB_EPStartXfer+0x4ca>
 800b67e:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800b682:	fa15 f282 	uxtah	r2, r5, r2
 800b686:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b68a:	b2b2      	uxth	r2, r6
 800b68c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b690:	b2b3      	uxth	r3, r6
 800b692:	8922      	ldrh	r2, [r4, #8]
 800b694:	6961      	ldr	r1, [r4, #20]
 800b696:	4628      	mov	r0, r5
 800b698:	f7ff fd81 	bl	800b19e <USB_WritePMA>
 800b69c:	e609      	b.n	800b2b2 <USB_EPStartXfer+0xec>
        ep->xfer_len = 0U;
 800b69e:	2200      	movs	r2, #0
 800b6a0:	618a      	str	r2, [r1, #24]
        len = ep->xfer_len;
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	e5a0      	b.n	800b1e8 <USB_EPStartXfer+0x22>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800b6a6:	b98a      	cbnz	r2, 800b6cc <USB_EPStartXfer+0x506>
 800b6a8:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800b6ac:	b292      	uxth	r2, r2
 800b6ae:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800b6b2:	b292      	uxth	r2, r2
 800b6b4:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b6b8:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800b6bc:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800b6c0:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b6c4:	b292      	uxth	r2, r2
 800b6c6:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b6ca:	e5a3      	b.n	800b214 <USB_EPStartXfer+0x4e>
 800b6cc:	0851      	lsrs	r1, r2, #1
 800b6ce:	f012 0f01 	tst.w	r2, #1
 800b6d2:	d000      	beq.n	800b6d6 <USB_EPStartXfer+0x510>
 800b6d4:	3101      	adds	r1, #1
 800b6d6:	0289      	lsls	r1, r1, #10
 800b6d8:	b289      	uxth	r1, r1
 800b6da:	f8a3 1406 	strh.w	r1, [r3, #1030]	; 0x406
 800b6de:	e599      	b.n	800b214 <USB_EPStartXfer+0x4e>
      if (ep->type == EP_TYPE_BULK)
 800b6e0:	78cb      	ldrb	r3, [r1, #3]
 800b6e2:	2b02      	cmp	r3, #2
 800b6e4:	d03b      	beq.n	800b75e <USB_EPStartXfer+0x598>
      else if (ep->type == EP_TYPE_ISOC)
 800b6e6:	2b01      	cmp	r3, #1
 800b6e8:	f040 811b 	bne.w	800b922 <USB_EPStartXfer+0x75c>
        if (ep->xfer_len > ep->maxpacket)
 800b6ec:	6989      	ldr	r1, [r1, #24]
 800b6ee:	6923      	ldr	r3, [r4, #16]
 800b6f0:	4299      	cmp	r1, r3
 800b6f2:	f240 80ca 	bls.w	800b88a <USB_EPStartXfer+0x6c4>
          ep->xfer_len -= len;
 800b6f6:	1ac9      	subs	r1, r1, r3
 800b6f8:	61a1      	str	r1, [r4, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800b6fa:	b9aa      	cbnz	r2, 800b728 <USB_EPStartXfer+0x562>
 800b6fc:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800b700:	fa15 f282 	uxtah	r2, r5, r2
 800b704:	7821      	ldrb	r1, [r4, #0]
 800b706:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b70a:	2b3e      	cmp	r3, #62	; 0x3e
 800b70c:	f240 80c1 	bls.w	800b892 <USB_EPStartXfer+0x6cc>
 800b710:	0959      	lsrs	r1, r3, #5
 800b712:	f013 0f1f 	tst.w	r3, #31
 800b716:	d100      	bne.n	800b71a <USB_EPStartXfer+0x554>
 800b718:	3901      	subs	r1, #1
 800b71a:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 800b71e:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800b722:	b289      	uxth	r1, r1
 800b724:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 800b728:	7862      	ldrb	r2, [r4, #1]
 800b72a:	2a00      	cmp	r2, #0
 800b72c:	f040 80eb 	bne.w	800b906 <USB_EPStartXfer+0x740>
 800b730:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800b734:	fa15 f282 	uxtah	r2, r5, r2
 800b738:	7821      	ldrb	r1, [r4, #0]
 800b73a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b73e:	2b3e      	cmp	r3, #62	; 0x3e
 800b740:	f240 80c4 	bls.w	800b8cc <USB_EPStartXfer+0x706>
 800b744:	0959      	lsrs	r1, r3, #5
 800b746:	f013 0f1f 	tst.w	r3, #31
 800b74a:	d100      	bne.n	800b74e <USB_EPStartXfer+0x588>
 800b74c:	3901      	subs	r1, #1
 800b74e:	ea6f 63c1 	mvn.w	r3, r1, lsl #27
 800b752:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b756:	b29b      	uxth	r3, r3
 800b758:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 800b75c:	e55a      	b.n	800b214 <USB_EPStartXfer+0x4e>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800b75e:	b9aa      	cbnz	r2, 800b78c <USB_EPStartXfer+0x5c6>
 800b760:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800b764:	fa10 f383 	uxtah	r3, r0, r3
 800b768:	780a      	ldrb	r2, [r1, #0]
 800b76a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b76e:	6909      	ldr	r1, [r1, #16]
 800b770:	293e      	cmp	r1, #62	; 0x3e
 800b772:	d925      	bls.n	800b7c0 <USB_EPStartXfer+0x5fa>
 800b774:	094a      	lsrs	r2, r1, #5
 800b776:	f011 0f1f 	tst.w	r1, #31
 800b77a:	d100      	bne.n	800b77e <USB_EPStartXfer+0x5b8>
 800b77c:	3a01      	subs	r2, #1
 800b77e:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800b782:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b786:	b292      	uxth	r2, r2
 800b788:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b78c:	7863      	ldrb	r3, [r4, #1]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d150      	bne.n	800b834 <USB_EPStartXfer+0x66e>
 800b792:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 800b796:	fa15 f383 	uxtah	r3, r5, r3
 800b79a:	7822      	ldrb	r2, [r4, #0]
 800b79c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b7a0:	6921      	ldr	r1, [r4, #16]
 800b7a2:	293e      	cmp	r1, #62	; 0x3e
 800b7a4:	d929      	bls.n	800b7fa <USB_EPStartXfer+0x634>
 800b7a6:	094a      	lsrs	r2, r1, #5
 800b7a8:	f011 0f1f 	tst.w	r1, #31
 800b7ac:	d100      	bne.n	800b7b0 <USB_EPStartXfer+0x5ea>
 800b7ae:	3a01      	subs	r2, #1
 800b7b0:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800b7b4:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b7b8:	b292      	uxth	r2, r2
 800b7ba:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b7be:	e03b      	b.n	800b838 <USB_EPStartXfer+0x672>
 800b7c0:	b989      	cbnz	r1, 800b7e6 <USB_EPStartXfer+0x620>
 800b7c2:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800b7c6:	b292      	uxth	r2, r2
 800b7c8:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800b7cc:	b292      	uxth	r2, r2
 800b7ce:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b7d2:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800b7d6:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800b7da:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b7de:	b292      	uxth	r2, r2
 800b7e0:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b7e4:	e7d2      	b.n	800b78c <USB_EPStartXfer+0x5c6>
 800b7e6:	084a      	lsrs	r2, r1, #1
 800b7e8:	f011 0f01 	tst.w	r1, #1
 800b7ec:	d000      	beq.n	800b7f0 <USB_EPStartXfer+0x62a>
 800b7ee:	3201      	adds	r2, #1
 800b7f0:	0292      	lsls	r2, r2, #10
 800b7f2:	b292      	uxth	r2, r2
 800b7f4:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800b7f8:	e7c8      	b.n	800b78c <USB_EPStartXfer+0x5c6>
 800b7fa:	b989      	cbnz	r1, 800b820 <USB_EPStartXfer+0x65a>
 800b7fc:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800b800:	b292      	uxth	r2, r2
 800b802:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800b806:	b292      	uxth	r2, r2
 800b808:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b80c:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 800b810:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800b814:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800b818:	b292      	uxth	r2, r2
 800b81a:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b81e:	e00b      	b.n	800b838 <USB_EPStartXfer+0x672>
 800b820:	084a      	lsrs	r2, r1, #1
 800b822:	f011 0f01 	tst.w	r1, #1
 800b826:	d000      	beq.n	800b82a <USB_EPStartXfer+0x664>
 800b828:	3201      	adds	r2, #1
 800b82a:	0292      	lsls	r2, r2, #10
 800b82c:	b292      	uxth	r2, r2
 800b82e:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b832:	e001      	b.n	800b838 <USB_EPStartXfer+0x672>
 800b834:	2b01      	cmp	r3, #1
 800b836:	d01d      	beq.n	800b874 <USB_EPStartXfer+0x6ae>
        if (ep->xfer_count != 0U)
 800b838:	69e3      	ldr	r3, [r4, #28]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	f43f acea 	beq.w	800b214 <USB_EPStartXfer+0x4e>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800b840:	7822      	ldrb	r2, [r4, #0]
 800b842:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b846:	f244 0340 	movw	r3, #16448	; 0x4040
 800b84a:	ea03 0001 	and.w	r0, r3, r1
 800b84e:	438b      	bics	r3, r1
 800b850:	d002      	beq.n	800b858 <USB_EPStartXfer+0x692>
 800b852:	2800      	cmp	r0, #0
 800b854:	f47f acde 	bne.w	800b214 <USB_EPStartXfer+0x4e>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800b858:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800b85c:	b29b      	uxth	r3, r3
 800b85e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b866:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b86a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b86e:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 800b872:	e4cf      	b.n	800b214 <USB_EPStartXfer+0x4e>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800b874:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 800b878:	fa15 f383 	uxtah	r3, r5, r3
 800b87c:	7822      	ldrb	r2, [r4, #0]
 800b87e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b882:	8a22      	ldrh	r2, [r4, #16]
 800b884:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800b888:	e7d6      	b.n	800b838 <USB_EPStartXfer+0x672>
          ep->xfer_len = 0U;
 800b88a:	2300      	movs	r3, #0
 800b88c:	61a3      	str	r3, [r4, #24]
          len = ep->xfer_len;
 800b88e:	460b      	mov	r3, r1
 800b890:	e733      	b.n	800b6fa <USB_EPStartXfer+0x534>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800b892:	b98b      	cbnz	r3, 800b8b8 <USB_EPStartXfer+0x6f2>
 800b894:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 800b898:	b289      	uxth	r1, r1
 800b89a:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 800b89e:	b289      	uxth	r1, r1
 800b8a0:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 800b8a4:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 800b8a8:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800b8ac:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800b8b0:	b289      	uxth	r1, r1
 800b8b2:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 800b8b6:	e737      	b.n	800b728 <USB_EPStartXfer+0x562>
 800b8b8:	0859      	lsrs	r1, r3, #1
 800b8ba:	f013 0f01 	tst.w	r3, #1
 800b8be:	d000      	beq.n	800b8c2 <USB_EPStartXfer+0x6fc>
 800b8c0:	3101      	adds	r1, #1
 800b8c2:	0289      	lsls	r1, r1, #10
 800b8c4:	b289      	uxth	r1, r1
 800b8c6:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 800b8ca:	e72d      	b.n	800b728 <USB_EPStartXfer+0x562>
 800b8cc:	b98b      	cbnz	r3, 800b8f2 <USB_EPStartXfer+0x72c>
 800b8ce:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	; 0x406
 800b8d2:	b29b      	uxth	r3, r3
 800b8d4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b8d8:	b29b      	uxth	r3, r3
 800b8da:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 800b8de:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	; 0x406
 800b8e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b8e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b8ea:	b29b      	uxth	r3, r3
 800b8ec:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 800b8f0:	e490      	b.n	800b214 <USB_EPStartXfer+0x4e>
 800b8f2:	0859      	lsrs	r1, r3, #1
 800b8f4:	f013 0f01 	tst.w	r3, #1
 800b8f8:	d000      	beq.n	800b8fc <USB_EPStartXfer+0x736>
 800b8fa:	3101      	adds	r1, #1
 800b8fc:	028b      	lsls	r3, r1, #10
 800b8fe:	b29b      	uxth	r3, r3
 800b900:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 800b904:	e486      	b.n	800b214 <USB_EPStartXfer+0x4e>
 800b906:	2a01      	cmp	r2, #1
 800b908:	f47f ac84 	bne.w	800b214 <USB_EPStartXfer+0x4e>
 800b90c:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800b910:	fa15 f282 	uxtah	r2, r5, r2
 800b914:	7821      	ldrb	r1, [r4, #0]
 800b916:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b91a:	b29b      	uxth	r3, r3
 800b91c:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 800b920:	e478      	b.n	800b214 <USB_EPStartXfer+0x4e>
        return HAL_ERROR;
 800b922:	2001      	movs	r0, #1
 800b924:	e487      	b.n	800b236 <USB_EPStartXfer+0x70>

0800b926 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b926:	b410      	push	{r4}
  uint32_t n = (uint32_t)wNBytes >> 1;
 800b928:	085c      	lsrs	r4, r3, #1
  uint32_t i;
  uint32_t temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b92a:	4410      	add	r0, r2
 800b92c:	f500 6080 	add.w	r0, r0, #1024	; 0x400

  for (i = n; i != 0U; i--)
 800b930:	e007      	b.n	800b942 <USB_ReadPMA+0x1c>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800b932:	f830 2b02 	ldrh.w	r2, [r0], #2
    pdwVal++;
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800b936:	700a      	strb	r2, [r1, #0]
    pBuf++;
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800b938:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800b93c:	704a      	strb	r2, [r1, #1]
    pBuf++;
 800b93e:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 800b940:	3c01      	subs	r4, #1
 800b942:	2c00      	cmp	r4, #0
 800b944:	d1f5      	bne.n	800b932 <USB_ReadPMA+0xc>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800b946:	f013 0f01 	tst.w	r3, #1
 800b94a:	d001      	beq.n	800b950 <USB_ReadPMA+0x2a>
  {
    temp = *pdwVal;
 800b94c:	8803      	ldrh	r3, [r0, #0]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800b94e:	700b      	strb	r3, [r1, #0]
  }
}
 800b950:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b954:	4770      	bx	lr
	...

0800b958 <LCD_IO_Init>:
/*!
 * @brief Nizkonivojska inicializacija zaslona
 * @internal
 */
static void LCD_IO_Init()
{
 800b958:	b538      	push	{r3, r4, r5, lr}
	LCD_RST_LOW();
 800b95a:	4c05      	ldr	r4, [pc, #20]	; (800b970 <LCD_IO_Init+0x18>)
 800b95c:	2508      	movs	r5, #8
 800b95e:	62a5      	str	r5, [r4, #40]	; 0x28
	HAL_Delay(120);
 800b960:	2078      	movs	r0, #120	; 0x78
 800b962:	f7f9 fd1b 	bl	800539c <HAL_Delay>
	LCD_RST_HIGH();
 800b966:	61a5      	str	r5, [r4, #24]
	HAL_Delay(120);
 800b968:	2078      	movs	r0, #120	; 0x78
 800b96a:	f7f9 fd17 	bl	800539c <HAL_Delay>
}
 800b96e:	bd38      	pop	{r3, r4, r5, pc}
 800b970:	48000c00 	.word	0x48000c00

0800b974 <LCD_SetBacklight>:
 * @param state logina vrednost
 */

void LCD_SetBacklight(uint8_t state)
{
	if (state == 1)
 800b974:	2801      	cmp	r0, #1
 800b976:	d003      	beq.n	800b980 <LCD_SetBacklight+0xc>
		LCD_BCKL_ON();
	else
		LCD_BCKL_OFF();
 800b978:	4b03      	ldr	r3, [pc, #12]	; (800b988 <LCD_SetBacklight+0x14>)
 800b97a:	2240      	movs	r2, #64	; 0x40
 800b97c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b97e:	4770      	bx	lr
		LCD_BCKL_ON();
 800b980:	4b01      	ldr	r3, [pc, #4]	; (800b988 <LCD_SetBacklight+0x14>)
 800b982:	2240      	movs	r2, #64	; 0x40
 800b984:	619a      	str	r2, [r3, #24]
 800b986:	4770      	bx	lr
 800b988:	48000400 	.word	0x48000400

0800b98c <LCD_FillRect>:
 *
 * Funkcija izbere eleno obmoje, potem pa tolikokrat polje izbrano barvo,
 * kolikor slikovnih tok je potrebnih.
 */
void LCD_FillRect(uint32_t x, uint32_t y, uint32_t w, uint32_t h, uint16_t c)
{
 800b98c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b990:	4607      	mov	r7, r0
 800b992:	4688      	mov	r8, r1
 800b994:	4615      	mov	r5, r2
 800b996:	461e      	mov	r6, r3
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* t. vseh pikslov     */
 800b998:	2002      	movs	r0, #2
 800b99a:	f000 f967 	bl	800bc6c <ILI9341_GetParam>
 800b99e:	4604      	mov	r4, r0
	uint32_t pixel_count = w*h;  /* Dejansko t. pikslov */
 800b9a0:	fb06 f305 	mul.w	r3, r6, r5

	if(pixel_count > max_count)
 800b9a4:	4298      	cmp	r0, r3
 800b9a6:	d300      	bcc.n	800b9aa <LCD_FillRect+0x1e>
	uint32_t pixel_count = w*h;  /* Dejansko t. pikslov */
 800b9a8:	461c      	mov	r4, r3
		pixel_count = max_count;

	// Izbor koordinat piksla
	ILI9341_SetDisplayWindow(x, y, w, h);
 800b9aa:	4633      	mov	r3, r6
 800b9ac:	462a      	mov	r2, r5
 800b9ae:	4641      	mov	r1, r8
 800b9b0:	4638      	mov	r0, r7
 800b9b2:	f000 f87d 	bl	800bab0 <ILI9341_SetDisplayWindow>

#ifdef ILI9341_USEDMA
	ILI9341_SendRepeatedDataDMA(c, pixel_count);
 800b9b6:	4621      	mov	r1, r4
 800b9b8:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 800b9bc:	f000 f910 	bl	800bbe0 <ILI9341_SendRepeatedDataDMA>
#else
	ILI9341_SendRepeatedData(c, pixel_count);
#endif

}
 800b9c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b9c4 <LCD_ClearScreen>:

/*!
 * @brief Poisti zaslon (prebarvaj s rno barvo)
 */
void LCD_ClearScreen()
{
 800b9c4:	b510      	push	{r4, lr}
 800b9c6:	b082      	sub	sp, #8
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 800b9c8:	2000      	movs	r0, #0
 800b9ca:	f000 f94f 	bl	800bc6c <ILI9341_GetParam>
 800b9ce:	4604      	mov	r4, r0
 800b9d0:	2001      	movs	r0, #1
 800b9d2:	f000 f94b 	bl	800bc6c <ILI9341_GetParam>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	2000      	movs	r0, #0
 800b9da:	9000      	str	r0, [sp, #0]
 800b9dc:	4622      	mov	r2, r4
 800b9de:	4601      	mov	r1, r0
 800b9e0:	f7ff ffd4 	bl	800b98c <LCD_FillRect>
}
 800b9e4:	b002      	add	sp, #8
 800b9e6:	bd10      	pop	{r4, pc}

0800b9e8 <LCD_Init>:
{
 800b9e8:	b508      	push	{r3, lr}
	LCD_IO_Init();
 800b9ea:	f7ff ffb5 	bl	800b958 <LCD_IO_Init>
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 800b9ee:	2103      	movs	r1, #3
 800b9f0:	2055      	movs	r0, #85	; 0x55
 800b9f2:	f000 f8ab 	bl	800bb4c <ILI9341_Init>
	ILI9341_DisplayOn();
 800b9f6:	f000 f92d 	bl	800bc54 <ILI9341_DisplayOn>
	LCD_ClearScreen();
 800b9fa:	f7ff ffe3 	bl	800b9c4 <LCD_ClearScreen>
	ILI9341_WaitTransfer();
 800b9fe:	f000 f815 	bl	800ba2c <ILI9341_WaitTransfer>
	LCD_SetBacklight(1);
 800ba02:	2001      	movs	r0, #1
 800ba04:	f7ff ffb6 	bl	800b974 <LCD_SetBacklight>
}
 800ba08:	bd08      	pop	{r3, pc}
	...

0800ba0c <ILI9341_SendData>:
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;

	for (uint32_t i = 0; i < (length/increment); i += increment)
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	e007      	b.n	800ba20 <ILI9341_SendData+0x14>
		FMC_BANK1_WriteData(data[i]);
 800ba10:	f830 c013 	ldrh.w	ip, [r0, r3, lsl #1]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800ba14:	4a04      	ldr	r2, [pc, #16]	; (800ba28 <ILI9341_SendData+0x1c>)
 800ba16:	f8a2 c000 	strh.w	ip, [r2]
  __ASM volatile ("dsb 0xF":::"memory");
 800ba1a:	f3bf 8f4f 	dsb	sy
	for (uint32_t i = 0; i < (length/increment); i += increment)
 800ba1e:	3301      	adds	r3, #1
 800ba20:	428b      	cmp	r3, r1
 800ba22:	d3f5      	bcc.n	800ba10 <ILI9341_SendData+0x4>
}
 800ba24:	4770      	bx	lr
 800ba26:	bf00      	nop
 800ba28:	60010000 	.word	0x60010000

0800ba2c <ILI9341_WaitTransfer>:
#endif
}

//! @brief Poakaj na prenos podatka FSMC->Ili9341.
void ILI9341_WaitTransfer()
{
 800ba2c:	b508      	push	{r3, lr}
#ifdef ILI9341_USEDMA
	while (HAL_DMA_GetState(&hLCDDMA) != HAL_DMA_STATE_READY);
 800ba2e:	4803      	ldr	r0, [pc, #12]	; (800ba3c <ILI9341_WaitTransfer+0x10>)
 800ba30:	f7fa fee5 	bl	80067fe <HAL_DMA_GetState>
 800ba34:	2801      	cmp	r0, #1
 800ba36:	d1fa      	bne.n	800ba2e <ILI9341_WaitTransfer+0x2>
#endif
}
 800ba38:	bd08      	pop	{r3, pc}
 800ba3a:	bf00      	nop
 800ba3c:	200006d8 	.word	0x200006d8

0800ba40 <ILI9341_SetAddress>:
{
 800ba40:	b510      	push	{r4, lr}
 800ba42:	4604      	mov	r4, r0
	ILI9341_WaitTransfer();
 800ba44:	f7ff fff2 	bl	800ba2c <ILI9341_WaitTransfer>
	FMC_BANK1_SetAddress(*address);
 800ba48:	8822      	ldrh	r2, [r4, #0]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 800ba4a:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 800ba4e:	801a      	strh	r2, [r3, #0]
 800ba50:	f3bf 8f4f 	dsb	sy
}
 800ba54:	bd10      	pop	{r4, pc}
	...

0800ba58 <ILI9341_SetOrientation>:
{
 800ba58:	b510      	push	{r4, lr}
 800ba5a:	b082      	sub	sp, #8
 800ba5c:	4604      	mov	r4, r0
	ILI9341_Data_t command   = ILI9341_MAC; /* Memory Access Control */
 800ba5e:	2336      	movs	r3, #54	; 0x36
 800ba60:	f8ad 3006 	strh.w	r3, [sp, #6]
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 800ba64:	4b10      	ldr	r3, [pc, #64]	; (800baa8 <ILI9341_SetOrientation+0x50>)
 800ba66:	f833 3020 	ldrh.w	r3, [r3, r0, lsl #2]
 800ba6a:	f8ad 3004 	strh.w	r3, [sp, #4]
	ILI9341_SetAddress(&command);
 800ba6e:	f10d 0006 	add.w	r0, sp, #6
 800ba72:	f7ff ffe5 	bl	800ba40 <ILI9341_SetAddress>
	ILI9341_SendData(&parameter, 1);
 800ba76:	2101      	movs	r1, #1
 800ba78:	a801      	add	r0, sp, #4
 800ba7a:	f7ff ffc7 	bl	800ba0c <ILI9341_SendData>
	switch (orientation) {
 800ba7e:	b144      	cbz	r4, 800ba92 <ILI9341_SetOrientation+0x3a>
 800ba80:	2c03      	cmp	r4, #3
 800ba82:	d006      	beq.n	800ba92 <ILI9341_SetOrientation+0x3a>
		LCD.width  = ILI9341_WIDTH;
 800ba84:	4b09      	ldr	r3, [pc, #36]	; (800baac <ILI9341_SetOrientation+0x54>)
 800ba86:	22f0      	movs	r2, #240	; 0xf0
 800ba88:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_HEIGHT;
 800ba8a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ba8e:	605a      	str	r2, [r3, #4]
		break;
 800ba90:	e005      	b.n	800ba9e <ILI9341_SetOrientation+0x46>
		LCD.width  = ILI9341_HEIGHT;
 800ba92:	4b06      	ldr	r3, [pc, #24]	; (800baac <ILI9341_SetOrientation+0x54>)
 800ba94:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ba98:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_WIDTH;
 800ba9a:	22f0      	movs	r2, #240	; 0xf0
 800ba9c:	605a      	str	r2, [r3, #4]
	LCD.orientation = orientation;
 800ba9e:	4b03      	ldr	r3, [pc, #12]	; (800baac <ILI9341_SetOrientation+0x54>)
 800baa0:	609c      	str	r4, [r3, #8]
}
 800baa2:	b002      	add	sp, #8
 800baa4:	bd10      	pop	{r4, pc}
 800baa6:	bf00      	nop
 800baa8:	08012e28 	.word	0x08012e28
 800baac:	20011494 	.word	0x20011494

0800bab0 <ILI9341_SetDisplayWindow>:
{
 800bab0:	b530      	push	{r4, r5, lr}
 800bab2:	b085      	sub	sp, #20
 800bab4:	460c      	mov	r4, r1
 800bab6:	461d      	mov	r5, r3
	command = ILI9341_CASET;
 800bab8:	232a      	movs	r3, #42	; 0x2a
 800baba:	f8ad 300e 	strh.w	r3, [sp, #14]
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 800babe:	f3c0 230f 	ubfx	r3, r0, #8, #16
 800bac2:	f8ad 3004 	strh.w	r3, [sp, #4]
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 800bac6:	b2c3      	uxtb	r3, r0
 800bac8:	f8ad 3006 	strh.w	r3, [sp, #6]
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 800bacc:	1883      	adds	r3, r0, r2
 800bace:	3b01      	subs	r3, #1
 800bad0:	f3c3 230f 	ubfx	r3, r3, #8, #16
 800bad4:	f8ad 3008 	strh.w	r3, [sp, #8]
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 800bad8:	fa12 f080 	uxtah	r0, r2, r0
 800badc:	b280      	uxth	r0, r0
 800bade:	3801      	subs	r0, #1
 800bae0:	b2c0      	uxtb	r0, r0
 800bae2:	f8ad 000a 	strh.w	r0, [sp, #10]
	ILI9341_SetAddress(&command);
 800bae6:	f10d 000e 	add.w	r0, sp, #14
 800baea:	f7ff ffa9 	bl	800ba40 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 800baee:	2104      	movs	r1, #4
 800baf0:	eb0d 0001 	add.w	r0, sp, r1
 800baf4:	f7ff ff8a 	bl	800ba0c <ILI9341_SendData>
	command = ILI9341_RASET;
 800baf8:	232b      	movs	r3, #43	; 0x2b
 800bafa:	f8ad 300e 	strh.w	r3, [sp, #14]
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 800bafe:	f3c4 230f 	ubfx	r3, r4, #8, #16
 800bb02:	f8ad 3004 	strh.w	r3, [sp, #4]
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 800bb06:	b2e3      	uxtb	r3, r4
 800bb08:	f8ad 3006 	strh.w	r3, [sp, #6]
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 800bb0c:	1962      	adds	r2, r4, r5
 800bb0e:	3a01      	subs	r2, #1
 800bb10:	f3c2 220f 	ubfx	r2, r2, #8, #16
 800bb14:	f8ad 2008 	strh.w	r2, [sp, #8]
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 800bb18:	fa15 f484 	uxtah	r4, r5, r4
 800bb1c:	b2a4      	uxth	r4, r4
 800bb1e:	3c01      	subs	r4, #1
 800bb20:	b2e4      	uxtb	r4, r4
 800bb22:	f8ad 400a 	strh.w	r4, [sp, #10]
	ILI9341_SetAddress(&command);
 800bb26:	f10d 000e 	add.w	r0, sp, #14
 800bb2a:	f7ff ff89 	bl	800ba40 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 800bb2e:	2104      	movs	r1, #4
 800bb30:	eb0d 0001 	add.w	r0, sp, r1
 800bb34:	f7ff ff6a 	bl	800ba0c <ILI9341_SendData>
	command = ILI9341_GRAM;
 800bb38:	232c      	movs	r3, #44	; 0x2c
 800bb3a:	f8ad 300e 	strh.w	r3, [sp, #14]
	ILI9341_SetAddress(&command);
 800bb3e:	f10d 000e 	add.w	r0, sp, #14
 800bb42:	f7ff ff7d 	bl	800ba40 <ILI9341_SetAddress>
}
 800bb46:	b005      	add	sp, #20
 800bb48:	bd30      	pop	{r4, r5, pc}
	...

0800bb4c <ILI9341_Init>:
{
 800bb4c:	b510      	push	{r4, lr}
 800bb4e:	b084      	sub	sp, #16
 800bb50:	4604      	mov	r4, r0
	ILI9341_SetOrientation(orientation);
 800bb52:	4608      	mov	r0, r1
 800bb54:	f7ff ff80 	bl	800ba58 <ILI9341_SetOrientation>
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 800bb58:	4a20      	ldr	r2, [pc, #128]	; (800bbdc <ILI9341_Init+0x90>)
 800bb5a:	6853      	ldr	r3, [r2, #4]
 800bb5c:	6812      	ldr	r2, [r2, #0]
 800bb5e:	2100      	movs	r1, #0
 800bb60:	4608      	mov	r0, r1
 800bb62:	f7ff ffa5 	bl	800bab0 <ILI9341_SetDisplayWindow>
	command = ILI9341_SLEEP_OUT;
 800bb66:	2311      	movs	r3, #17
 800bb68:	f8ad 300e 	strh.w	r3, [sp, #14]
	ILI9341_SetAddress(&command);
 800bb6c:	f10d 000e 	add.w	r0, sp, #14
 800bb70:	f7ff ff66 	bl	800ba40 <ILI9341_SetAddress>
	HAL_Delay(200);
 800bb74:	20c8      	movs	r0, #200	; 0xc8
 800bb76:	f7f9 fc11 	bl	800539c <HAL_Delay>
	command = ILI9341_NORMAL_MODE_ON;
 800bb7a:	2313      	movs	r3, #19
 800bb7c:	f8ad 300e 	strh.w	r3, [sp, #14]
	ILI9341_SetAddress(&command);
 800bb80:	f10d 000e 	add.w	r0, sp, #14
 800bb84:	f7ff ff5c 	bl	800ba40 <ILI9341_SetAddress>
	HAL_Delay(100);
 800bb88:	2064      	movs	r0, #100	; 0x64
 800bb8a:	f7f9 fc07 	bl	800539c <HAL_Delay>
	command = ILI9341_PIXEL_FORMAT;
 800bb8e:	233a      	movs	r3, #58	; 0x3a
 800bb90:	f8ad 300e 	strh.w	r3, [sp, #14]
	parameter[0] = color_space;
 800bb94:	f8ad 4004 	strh.w	r4, [sp, #4]
	ILI9341_SetAddress(&command);
 800bb98:	f10d 000e 	add.w	r0, sp, #14
 800bb9c:	f7ff ff50 	bl	800ba40 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 800bba0:	2101      	movs	r1, #1
 800bba2:	a801      	add	r0, sp, #4
 800bba4:	f7ff ff32 	bl	800ba0c <ILI9341_SendData>
	HAL_Delay(100);
 800bba8:	2064      	movs	r0, #100	; 0x64
 800bbaa:	f7f9 fbf7 	bl	800539c <HAL_Delay>
	command = ILI9341_INTERFACE;
 800bbae:	23f6      	movs	r3, #246	; 0xf6
 800bbb0:	f8ad 300e 	strh.w	r3, [sp, #14]
	parameter[0] = 0x49;
 800bbb4:	2349      	movs	r3, #73	; 0x49
 800bbb6:	f8ad 3004 	strh.w	r3, [sp, #4]
	parameter[1] = 0;
 800bbba:	2300      	movs	r3, #0
 800bbbc:	f8ad 3006 	strh.w	r3, [sp, #6]
	parameter[2] = 0x20;
 800bbc0:	2320      	movs	r3, #32
 800bbc2:	f8ad 3008 	strh.w	r3, [sp, #8]
	ILI9341_SetAddress(&command);
 800bbc6:	f10d 000e 	add.w	r0, sp, #14
 800bbca:	f7ff ff39 	bl	800ba40 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 3);
 800bbce:	2103      	movs	r1, #3
 800bbd0:	a801      	add	r0, sp, #4
 800bbd2:	f7ff ff1b 	bl	800ba0c <ILI9341_SendData>
}
 800bbd6:	b004      	add	sp, #16
 800bbd8:	bd10      	pop	{r4, pc}
 800bbda:	bf00      	nop
 800bbdc:	20011494 	.word	0x20011494

0800bbe0 <ILI9341_SendRepeatedDataDMA>:
{
 800bbe0:	b530      	push	{r4, r5, lr}
 800bbe2:	b083      	sub	sp, #12
 800bbe4:	460c      	mov	r4, r1
 800bbe6:	f8ad 0006 	strh.w	r0, [sp, #6]
	switch (hLCDDMA.Init.PeriphDataAlignment)
 800bbea:	4b18      	ldr	r3, [pc, #96]	; (800bc4c <ILI9341_SendRepeatedDataDMA+0x6c>)
 800bbec:	695b      	ldr	r3, [r3, #20]
 800bbee:	b17b      	cbz	r3, 800bc10 <ILI9341_SendRepeatedDataDMA+0x30>
 800bbf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bbf4:	d100      	bne.n	800bbf8 <ILI9341_SendRepeatedDataDMA+0x18>
			len = (num_copies / (2*LCD_IO_DATA_WRITE_CYCLES));
 800bbf6:	084c      	lsrs	r4, r1, #1
	ILI9341_WaitTransfer();
 800bbf8:	f7ff ff18 	bl	800ba2c <ILI9341_WaitTransfer>
	HAL_DMA_DeInit(&hLCDDMA);
 800bbfc:	4d13      	ldr	r5, [pc, #76]	; (800bc4c <ILI9341_SendRepeatedDataDMA+0x6c>)
 800bbfe:	4628      	mov	r0, r5
 800bc00:	f7fa fcb6 	bl	8006570 <HAL_DMA_DeInit>
	hLCDDMA.Init.PeriphInc = DMA_PINC_DISABLE;	// dont increment source address
 800bc04:	2300      	movs	r3, #0
 800bc06:	60eb      	str	r3, [r5, #12]
	HAL_DMA_Init(&hLCDDMA);
 800bc08:	4628      	mov	r0, r5
 800bc0a:	f7fa fc45 	bl	8006498 <HAL_DMA_Init>
 800bc0e:	e00e      	b.n	800bc2e <ILI9341_SendRepeatedDataDMA+0x4e>
			len = 2*num_copies/LCD_IO_DATA_WRITE_CYCLES;
 800bc10:	004c      	lsls	r4, r1, #1
			break;
 800bc12:	e7f1      	b.n	800bbf8 <ILI9341_SendRepeatedDataDMA+0x18>
			len -= 65535;
 800bc14:	f5a4 447f 	sub.w	r4, r4, #65280	; 0xff00
 800bc18:	3cff      	subs	r4, #255	; 0xff
			transfer = 65535;
 800bc1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
		if (HAL_DMA_Start_IT(&hLCDDMA, (uint32_t) &data, (uint32_t)FMC_BANK1_MEM, transfer) != HAL_OK) return 1;
 800bc1e:	4a0c      	ldr	r2, [pc, #48]	; (800bc50 <ILI9341_SendRepeatedDataDMA+0x70>)
 800bc20:	f10d 0106 	add.w	r1, sp, #6
 800bc24:	4809      	ldr	r0, [pc, #36]	; (800bc4c <ILI9341_SendRepeatedDataDMA+0x6c>)
 800bc26:	f7fa fcff 	bl	8006628 <HAL_DMA_Start_IT>
 800bc2a:	b960      	cbnz	r0, 800bc46 <ILI9341_SendRepeatedDataDMA+0x66>
	while (len);
 800bc2c:	b134      	cbz	r4, 800bc3c <ILI9341_SendRepeatedDataDMA+0x5c>
		ILI9341_WaitTransfer();
 800bc2e:	f7ff fefd 	bl	800ba2c <ILI9341_WaitTransfer>
		if (len > 65535)
 800bc32:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 800bc36:	d2ed      	bcs.n	800bc14 <ILI9341_SendRepeatedDataDMA+0x34>
		if (transfer == 0) return 1;
 800bc38:	b914      	cbnz	r4, 800bc40 <ILI9341_SendRepeatedDataDMA+0x60>
 800bc3a:	2001      	movs	r0, #1
}
 800bc3c:	b003      	add	sp, #12
 800bc3e:	bd30      	pop	{r4, r5, pc}
			transfer = len;
 800bc40:	4623      	mov	r3, r4
			len = 0;
 800bc42:	2400      	movs	r4, #0
 800bc44:	e7eb      	b.n	800bc1e <ILI9341_SendRepeatedDataDMA+0x3e>
		if (HAL_DMA_Start_IT(&hLCDDMA, (uint32_t) &data, (uint32_t)FMC_BANK1_MEM, transfer) != HAL_OK) return 1;
 800bc46:	2001      	movs	r0, #1
 800bc48:	e7f8      	b.n	800bc3c <ILI9341_SendRepeatedDataDMA+0x5c>
 800bc4a:	bf00      	nop
 800bc4c:	200006d8 	.word	0x200006d8
 800bc50:	60010000 	.word	0x60010000

0800bc54 <ILI9341_DisplayOn>:

//! @brief Strojno omogoi zaslon
void ILI9341_DisplayOn()
{
 800bc54:	b500      	push	{lr}
 800bc56:	b083      	sub	sp, #12
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
 800bc58:	2329      	movs	r3, #41	; 0x29
 800bc5a:	f8ad 3006 	strh.w	r3, [sp, #6]
	ILI9341_SetAddress(&command);
 800bc5e:	f10d 0006 	add.w	r0, sp, #6
 800bc62:	f7ff feed 	bl	800ba40 <ILI9341_SetAddress>
}
 800bc66:	b003      	add	sp, #12
 800bc68:	f85d fb04 	ldr.w	pc, [sp], #4

0800bc6c <ILI9341_GetParam>:
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
	uint32_t value = 0;

	switch (param) {
 800bc6c:	2803      	cmp	r0, #3
 800bc6e:	d803      	bhi.n	800bc78 <ILI9341_GetParam+0xc>
 800bc70:	e8df f000 	tbb	[pc, r0]
 800bc74:	0a0d0704 	.word	0x0a0d0704
 800bc78:	2000      	movs	r0, #0
 800bc7a:	4770      	bx	lr
	case LCD_WIDTH:
		value = LCD.width;
 800bc7c:	4b05      	ldr	r3, [pc, #20]	; (800bc94 <ILI9341_GetParam+0x28>)
 800bc7e:	6818      	ldr	r0, [r3, #0]
		break;
 800bc80:	4770      	bx	lr
	case LCD_HEIGHT:
		value = LCD.height;
 800bc82:	4b04      	ldr	r3, [pc, #16]	; (800bc94 <ILI9341_GetParam+0x28>)
 800bc84:	6858      	ldr	r0, [r3, #4]
		break;
 800bc86:	4770      	bx	lr
	case LCD_AREA:
		value = ILI9341_AREA;
		break;
	case LCD_ORIENTATION:
		value = LCD.orientation;
 800bc88:	4b02      	ldr	r3, [pc, #8]	; (800bc94 <ILI9341_GetParam+0x28>)
 800bc8a:	6898      	ldr	r0, [r3, #8]
		break;
 800bc8c:	4770      	bx	lr
		value = ILI9341_AREA;
 800bc8e:	f44f 3096 	mov.w	r0, #76800	; 0x12c00
	default:
		break;
	}

	return value;
}
 800bc92:	4770      	bx	lr
 800bc94:	20011494 	.word	0x20011494

0800bc98 <UserPixelSetFunction>:


#include "lcd_ugui.h"

void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 800bc98:	b500      	push	{lr}
 800bc9a:	b083      	sub	sp, #12
 800bc9c:	f8ad 2006 	strh.w	r2, [sp, #6]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 800bca0:	2301      	movs	r3, #1
 800bca2:	461a      	mov	r2, r3
 800bca4:	f7ff ff04 	bl	800bab0 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 800bca8:	2101      	movs	r1, #1
 800bcaa:	f10d 0006 	add.w	r0, sp, #6
 800bcae:	f7ff fead 	bl	800ba0c <ILI9341_SendData>
}
 800bcb2:	b003      	add	sp, #12
 800bcb4:	f85d fb04 	ldr.w	pc, [sp], #4

0800bcb8 <_HW_FillFrame_>:

UG_RESULT _HW_FillFrame_(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c)
{
 800bcb8:	b510      	push	{r4, lr}
 800bcba:	b082      	sub	sp, #8
	LCD_FillRect(x1, y1, x2-x1, y2-y1, c);
 800bcbc:	f8bd 4010 	ldrh.w	r4, [sp, #16]
 800bcc0:	9400      	str	r4, [sp, #0]
 800bcc2:	1a5b      	subs	r3, r3, r1
 800bcc4:	1a12      	subs	r2, r2, r0
 800bcc6:	f7ff fe61 	bl	800b98c <LCD_FillRect>
	return UG_RESULT_OK;
}
 800bcca:	2000      	movs	r0, #0
 800bccc:	b002      	add	sp, #8
 800bcce:	bd10      	pop	{r4, pc}

0800bcd0 <LCD_UG_init>:


UG_GUI gui;

UG_S16 LCD_UG_init(void)
{
 800bcd0:	b510      	push	{r4, lr}
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 800bcd2:	2000      	movs	r0, #0
 800bcd4:	f7ff ffca 	bl	800bc6c <ILI9341_GetParam>
 800bcd8:	4604      	mov	r4, r0
 800bcda:	2001      	movs	r0, #1
 800bcdc:	f7ff ffc6 	bl	800bc6c <ILI9341_GetParam>
 800bce0:	b203      	sxth	r3, r0
 800bce2:	b222      	sxth	r2, r4
 800bce4:	490b      	ldr	r1, [pc, #44]	; (800bd14 <LCD_UG_init+0x44>)
 800bce6:	480c      	ldr	r0, [pc, #48]	; (800bd18 <LCD_UG_init+0x48>)
 800bce8:	f000 f81c 	bl	800bd24 <UG_Init>
	UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
 800bcec:	490b      	ldr	r1, [pc, #44]	; (800bd1c <LCD_UG_init+0x4c>)
 800bcee:	2001      	movs	r0, #1
 800bcf0:	f000 f882 	bl	800bdf8 <UG_DriverRegister>
	UG_DriverEnable(DRIVER_FILL_FRAME);
 800bcf4:	2001      	movs	r0, #1
 800bcf6:	f000 f88d 	bl	800be14 <UG_DriverEnable>

	UG_FontSelect(&FONT_8X12);
 800bcfa:	4809      	ldr	r0, [pc, #36]	; (800bd20 <LCD_UG_init+0x50>)
 800bcfc:	f000 f852 	bl	800bda4 <UG_FontSelect>
	UG_SetForecolor(C_WHITE);
 800bd00:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800bd04:	f000 f868 	bl	800bdd8 <UG_SetForecolor>
	UG_SetBackcolor(C_BLACK);
 800bd08:	2000      	movs	r0, #0
 800bd0a:	f000 f86d 	bl	800bde8 <UG_SetBackcolor>
	return 0;
}
 800bd0e:	2000      	movs	r0, #0
 800bd10:	bd10      	pop	{r4, pc}
 800bd12:	bf00      	nop
 800bd14:	0800bc99 	.word	0x0800bc99
 800bd18:	200114a0 	.word	0x200114a0
 800bd1c:	0800bcb9 	.word	0x0800bcb9
 800bd20:	08012e38 	.word	0x08012e38

0800bd24 <UG_Init>:

UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 800bd24:	6001      	str	r1, [r0, #0]
   g->x_dim = x;
 800bd26:	8082      	strh	r2, [r0, #4]
   g->y_dim = y;
 800bd28:	80c3      	strh	r3, [r0, #6]
   g->console.x_start = 4;
 800bd2a:	2104      	movs	r1, #4
 800bd2c:	8401      	strh	r1, [r0, #32]
   g->console.y_start = 4;
 800bd2e:	8441      	strh	r1, [r0, #34]	; 0x22
   g->console.x_end = g->x_dim - g->console.x_start-1;
 800bd30:	b292      	uxth	r2, r2
 800bd32:	3a04      	subs	r2, #4
 800bd34:	b292      	uxth	r2, r2
 800bd36:	3a01      	subs	r2, #1
 800bd38:	b212      	sxth	r2, r2
 800bd3a:	8482      	strh	r2, [r0, #36]	; 0x24
   g->console.y_end = g->y_dim - g->console.x_start-1;
 800bd3c:	b29b      	uxth	r3, r3
 800bd3e:	3b04      	subs	r3, #4
 800bd40:	b29b      	uxth	r3, r3
 800bd42:	3b01      	subs	r3, #1
 800bd44:	b21b      	sxth	r3, r3
 800bd46:	84c3      	strh	r3, [r0, #38]	; 0x26
   g->console.x_pos = g->console.x_end;
 800bd48:	8382      	strh	r2, [r0, #28]
   g->console.y_pos = g->console.y_end;
 800bd4a:	83c3      	strh	r3, [r0, #30]
   g->char_h_space = 1;
 800bd4c:	2301      	movs	r3, #1
 800bd4e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
   g->char_v_space = 1;
 800bd52:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
   g->font.p = NULL;
 800bd56:	2300      	movs	r3, #0
 800bd58:	62c3      	str	r3, [r0, #44]	; 0x2c
   g->font.char_height = 0;
 800bd5a:	8683      	strh	r3, [r0, #52]	; 0x34
   g->font.char_width = 0;
 800bd5c:	8643      	strh	r3, [r0, #50]	; 0x32
   g->font.start_char = 0;
 800bd5e:	86c3      	strh	r3, [r0, #54]	; 0x36
   g->font.end_char = 0;
 800bd60:	8703      	strh	r3, [r0, #56]	; 0x38
   g->font.widths = NULL;
 800bd62:	63c3      	str	r3, [r0, #60]	; 0x3c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 800bd64:	f645 425d 	movw	r2, #23645	; 0x5c5d
 800bd68:	f8a0 2046 	strh.w	r2, [r0, #70]	; 0x46
   #endif
   g->fore_color = C_WHITE;
 800bd6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bd70:	f8a0 2042 	strh.w	r2, [r0, #66]	; 0x42
   g->back_color = C_BLACK;
 800bd74:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
   g->next_window = NULL;
 800bd78:	6103      	str	r3, [r0, #16]
   g->active_window = NULL;
 800bd7a:	6143      	str	r3, [r0, #20]
   g->last_window = NULL;
 800bd7c:	6183      	str	r3, [r0, #24]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800bd7e:	e008      	b.n	800bd92 <UG_Init+0x6e>
   {
      g->driver[i].driver = NULL;
 800bd80:	f103 0209 	add.w	r2, r3, #9
 800bd84:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800bd88:	2100      	movs	r1, #0
 800bd8a:	6051      	str	r1, [r2, #4]
      g->driver[i].state = 0;
 800bd8c:	7211      	strb	r1, [r2, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800bd8e:	3301      	adds	r3, #1
 800bd90:	b2db      	uxtb	r3, r3
 800bd92:	2b02      	cmp	r3, #2
 800bd94:	d9f4      	bls.n	800bd80 <UG_Init+0x5c>
   }

   gui = g;
 800bd96:	4b02      	ldr	r3, [pc, #8]	; (800bda0 <UG_Init+0x7c>)
 800bd98:	6018      	str	r0, [r3, #0]
   return 1;
}
 800bd9a:	2001      	movs	r0, #1
 800bd9c:	4770      	bx	lr
 800bd9e:	bf00      	nop
 800bda0:	20011504 	.word	0x20011504

0800bda4 <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 800bda4:	b500      	push	{lr}
   gui->font = *font;
 800bda6:	4b07      	ldr	r3, [pc, #28]	; (800bdc4 <UG_FontSelect+0x20>)
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	f103 0c2c 	add.w	ip, r3, #44	; 0x2c
 800bdae:	4686      	mov	lr, r0
 800bdb0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800bdb4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bdb8:	f8de 3000 	ldr.w	r3, [lr]
 800bdbc:	f8cc 3000 	str.w	r3, [ip]
}
 800bdc0:	f85d fb04 	ldr.w	pc, [sp], #4
 800bdc4:	20011504 	.word	0x20011504

0800bdc8 <UG_DrawPixel>:
   UG_DrawArc(x1+r, y2-r, r, 0x30, c);
   UG_DrawArc(x2-r, y2-r, r, 0xC0, c);
}

void UG_DrawPixel( UG_S16 x0, UG_S16 y0, UG_COLOR c )
{
 800bdc8:	b508      	push	{r3, lr}
   gui->pset(x0,y0,c);
 800bdca:	4b02      	ldr	r3, [pc, #8]	; (800bdd4 <UG_DrawPixel+0xc>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	4798      	blx	r3
}
 800bdd2:	bd08      	pop	{r3, pc}
 800bdd4:	20011504 	.word	0x20011504

0800bdd8 <UG_SetForecolor>:
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
   gui->fore_color = c;
 800bdd8:	4b02      	ldr	r3, [pc, #8]	; (800bde4 <UG_SetForecolor+0xc>)
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	f8a3 0042 	strh.w	r0, [r3, #66]	; 0x42
}
 800bde0:	4770      	bx	lr
 800bde2:	bf00      	nop
 800bde4:	20011504 	.word	0x20011504

0800bde8 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
   gui->back_color = c;
 800bde8:	4b02      	ldr	r3, [pc, #8]	; (800bdf4 <UG_SetBackcolor+0xc>)
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
}
 800bdf0:	4770      	bx	lr
 800bdf2:	bf00      	nop
 800bdf4:	20011504 	.word	0x20011504

0800bdf8 <UG_DriverRegister>:
/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
   if ( type >= NUMBER_OF_DRIVERS ) return;
 800bdf8:	2802      	cmp	r0, #2
 800bdfa:	d807      	bhi.n	800be0c <UG_DriverRegister+0x14>

   gui->driver[type].driver = driver;
 800bdfc:	4b04      	ldr	r3, [pc, #16]	; (800be10 <UG_DriverRegister+0x18>)
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	3009      	adds	r0, #9
 800be02:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800be06:	6041      	str	r1, [r0, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 800be08:	2303      	movs	r3, #3
 800be0a:	7203      	strb	r3, [r0, #8]
}
 800be0c:	4770      	bx	lr
 800be0e:	bf00      	nop
 800be10:	20011504 	.word	0x20011504

0800be14 <UG_DriverEnable>:

void UG_DriverEnable( UG_U8 type )
{
   if ( type >= NUMBER_OF_DRIVERS ) return;
 800be14:	2802      	cmp	r0, #2
 800be16:	d80f      	bhi.n	800be38 <UG_DriverEnable+0x24>
   if ( gui->driver[type].state & DRIVER_REGISTERED )
 800be18:	4b08      	ldr	r3, [pc, #32]	; (800be3c <UG_DriverEnable+0x28>)
 800be1a:	681a      	ldr	r2, [r3, #0]
 800be1c:	f100 0309 	add.w	r3, r0, #9
 800be20:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800be24:	7a1b      	ldrb	r3, [r3, #8]
 800be26:	f013 0f01 	tst.w	r3, #1
 800be2a:	d005      	beq.n	800be38 <UG_DriverEnable+0x24>
   {
      gui->driver[type].state |= DRIVER_ENABLED;
 800be2c:	3009      	adds	r0, #9
 800be2e:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800be32:	f043 0302 	orr.w	r3, r3, #2
 800be36:	7203      	strb	r3, [r0, #8]
   }
}
 800be38:	4770      	bx	lr
 800be3a:	bf00      	nop
 800be3c:	20011504 	.word	0x20011504

0800be40 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800be40:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800be42:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800be46:	b184      	cbz	r4, 800be6a <USBD_CDC_EP0_RxReady+0x2a>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800be48:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800be4c:	b17b      	cbz	r3, 800be6e <USBD_CDC_EP0_RxReady+0x2e>
 800be4e:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800be52:	28ff      	cmp	r0, #255	; 0xff
 800be54:	d00d      	beq.n	800be72 <USBD_CDC_EP0_RxReady+0x32>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800be56:	689b      	ldr	r3, [r3, #8]
 800be58:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800be5c:	4621      	mov	r1, r4
 800be5e:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800be60:	23ff      	movs	r3, #255	; 0xff
 800be62:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800be66:	2000      	movs	r0, #0
}
 800be68:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800be6a:	2003      	movs	r0, #3
 800be6c:	e7fc      	b.n	800be68 <USBD_CDC_EP0_RxReady+0x28>
  return (uint8_t)USBD_OK;
 800be6e:	2000      	movs	r0, #0
 800be70:	e7fa      	b.n	800be68 <USBD_CDC_EP0_RxReady+0x28>
 800be72:	2000      	movs	r0, #0
 800be74:	e7f8      	b.n	800be68 <USBD_CDC_EP0_RxReady+0x28>
	...

0800be78 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800be78:	2343      	movs	r3, #67	; 0x43
 800be7a:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 800be7c:	4800      	ldr	r0, [pc, #0]	; (800be80 <USBD_CDC_GetFSCfgDesc+0x8>)
 800be7e:	4770      	bx	lr
 800be80:	20000138 	.word	0x20000138

0800be84 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800be84:	2343      	movs	r3, #67	; 0x43
 800be86:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 800be88:	4800      	ldr	r0, [pc, #0]	; (800be8c <USBD_CDC_GetHSCfgDesc+0x8>)
 800be8a:	4770      	bx	lr
 800be8c:	2000017c 	.word	0x2000017c

0800be90 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800be90:	2343      	movs	r3, #67	; 0x43
 800be92:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 800be94:	4800      	ldr	r0, [pc, #0]	; (800be98 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 800be96:	4770      	bx	lr
 800be98:	200001cc 	.word	0x200001cc

0800be9c <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800be9c:	230a      	movs	r3, #10
 800be9e:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 800bea0:	4800      	ldr	r0, [pc, #0]	; (800bea4 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800bea2:	4770      	bx	lr
 800bea4:	200001c0 	.word	0x200001c0

0800bea8 <USBD_CDC_DataOut>:
{
 800bea8:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800beaa:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 800beae:	b175      	cbz	r5, 800bece <USBD_CDC_DataOut+0x26>
 800beb0:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800beb2:	f001 f8a3 	bl	800cffc <USBD_LL_GetRxDataSize>
 800beb6:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800beba:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800bebe:	68db      	ldr	r3, [r3, #12]
 800bec0:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800bec4:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 800bec8:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800beca:	2000      	movs	r0, #0
}
 800becc:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800bece:	2003      	movs	r0, #3
 800bed0:	e7fc      	b.n	800becc <USBD_CDC_DataOut+0x24>

0800bed2 <USBD_CDC_DataIn>:
{
 800bed2:	b510      	push	{r4, lr}
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800bed4:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
  if (pdev->pClassData == NULL)
 800bed8:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 800bedc:	b353      	cbz	r3, 800bf34 <USBD_CDC_DataIn+0x62>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800bede:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 800bee2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800bee6:	6992      	ldr	r2, [r2, #24]
 800bee8:	b14a      	cbz	r2, 800befe <USBD_CDC_DataIn+0x2c>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800beea:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 800beee:	eb04 04cc 	add.w	r4, r4, ip, lsl #3
 800bef2:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800bef4:	fbb2 fcf4 	udiv	ip, r2, r4
 800bef8:	fb04 221c 	mls	r2, r4, ip, r2
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800befc:	b172      	cbz	r2, 800bf1c <USBD_CDC_DataIn+0x4a>
    hcdc->TxState = 0U;
 800befe:	2200      	movs	r2, #0
 800bf00:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800bf04:	f8d0 22c0 	ldr.w	r2, [r0, #704]	; 0x2c0
 800bf08:	6914      	ldr	r4, [r2, #16]
 800bf0a:	b1ac      	cbz	r4, 800bf38 <USBD_CDC_DataIn+0x66>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bf0c:	460a      	mov	r2, r1
 800bf0e:	f503 7104 	add.w	r1, r3, #528	; 0x210
 800bf12:	f8d3 0208 	ldr.w	r0, [r3, #520]	; 0x208
 800bf16:	47a0      	blx	r4
  return (uint8_t)USBD_OK;
 800bf18:	2000      	movs	r0, #0
}
 800bf1a:	bd10      	pop	{r4, pc}
    pdev->ep_in[epnum].total_length = 0U;
 800bf1c:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800bf20:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800bf24:	2400      	movs	r4, #0
 800bf26:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bf28:	4623      	mov	r3, r4
 800bf2a:	4622      	mov	r2, r4
 800bf2c:	f001 f856 	bl	800cfdc <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800bf30:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bf32:	e7f2      	b.n	800bf1a <USBD_CDC_DataIn+0x48>
    return (uint8_t)USBD_FAIL;
 800bf34:	2003      	movs	r0, #3
 800bf36:	e7f0      	b.n	800bf1a <USBD_CDC_DataIn+0x48>
  return (uint8_t)USBD_OK;
 800bf38:	2000      	movs	r0, #0
 800bf3a:	e7ee      	b.n	800bf1a <USBD_CDC_DataIn+0x48>

0800bf3c <USBD_CDC_Setup>:
{
 800bf3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf3e:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bf40:	f8d0 62bc 	ldr.w	r6, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 800bf44:	2300      	movs	r3, #0
 800bf46:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 800bf4a:	f8ad 3004 	strh.w	r3, [sp, #4]
  if (hcdc == NULL)
 800bf4e:	2e00      	cmp	r6, #0
 800bf50:	d06c      	beq.n	800c02c <USBD_CDC_Setup+0xf0>
 800bf52:	4607      	mov	r7, r0
 800bf54:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bf56:	780b      	ldrb	r3, [r1, #0]
 800bf58:	f013 0560 	ands.w	r5, r3, #96	; 0x60
 800bf5c:	d02a      	beq.n	800bfb4 <USBD_CDC_Setup+0x78>
 800bf5e:	2d20      	cmp	r5, #32
 800bf60:	d15e      	bne.n	800c020 <USBD_CDC_Setup+0xe4>
      if (req->wLength != 0U)
 800bf62:	88ca      	ldrh	r2, [r1, #6]
 800bf64:	b1f2      	cbz	r2, 800bfa4 <USBD_CDC_Setup+0x68>
        if ((req->bmRequest & 0x80U) != 0U)
 800bf66:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bf6a:	d00f      	beq.n	800bf8c <USBD_CDC_Setup+0x50>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bf6c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800bf70:	689b      	ldr	r3, [r3, #8]
 800bf72:	4631      	mov	r1, r6
 800bf74:	7860      	ldrb	r0, [r4, #1]
 800bf76:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800bf78:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800bf7a:	2a07      	cmp	r2, #7
 800bf7c:	bf28      	it	cs
 800bf7e:	2207      	movcs	r2, #7
 800bf80:	4631      	mov	r1, r6
 800bf82:	4638      	mov	r0, r7
 800bf84:	f000 fdd4 	bl	800cb30 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800bf88:	2500      	movs	r5, #0
 800bf8a:	e04c      	b.n	800c026 <USBD_CDC_Setup+0xea>
          hcdc->CmdOpCode = req->bRequest;
 800bf8c:	784b      	ldrb	r3, [r1, #1]
 800bf8e:	f886 3200 	strb.w	r3, [r6, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800bf92:	798b      	ldrb	r3, [r1, #6]
 800bf94:	f886 3201 	strb.w	r3, [r6, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800bf98:	88ca      	ldrh	r2, [r1, #6]
 800bf9a:	4631      	mov	r1, r6
 800bf9c:	f000 fddd 	bl	800cb5a <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 800bfa0:	2500      	movs	r5, #0
 800bfa2:	e040      	b.n	800c026 <USBD_CDC_Setup+0xea>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bfa4:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800bfa8:	689b      	ldr	r3, [r3, #8]
 800bfaa:	2200      	movs	r2, #0
 800bfac:	7848      	ldrb	r0, [r1, #1]
 800bfae:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 800bfb0:	2500      	movs	r5, #0
 800bfb2:	e038      	b.n	800c026 <USBD_CDC_Setup+0xea>
      switch (req->bRequest)
 800bfb4:	784e      	ldrb	r6, [r1, #1]
 800bfb6:	2e0b      	cmp	r6, #11
 800bfb8:	d82e      	bhi.n	800c018 <USBD_CDC_Setup+0xdc>
 800bfba:	e8df f006 	tbb	[pc, r6]
 800bfbe:	3406      	.short	0x3406
 800bfc0:	2d2d2d2d 	.word	0x2d2d2d2d
 800bfc4:	2d2d2d2d 	.word	0x2d2d2d2d
 800bfc8:	2415      	.short	0x2415
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bfca:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bfce:	b2db      	uxtb	r3, r3
 800bfd0:	2b03      	cmp	r3, #3
 800bfd2:	d003      	beq.n	800bfdc <USBD_CDC_Setup+0xa0>
            USBD_CtlError(pdev, req);
 800bfd4:	f000 fa72 	bl	800c4bc <USBD_CtlError>
            ret = USBD_FAIL;
 800bfd8:	2503      	movs	r5, #3
 800bfda:	e024      	b.n	800c026 <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bfdc:	2202      	movs	r2, #2
 800bfde:	a901      	add	r1, sp, #4
 800bfe0:	f000 fda6 	bl	800cb30 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800bfe4:	4635      	mov	r5, r6
 800bfe6:	e01e      	b.n	800c026 <USBD_CDC_Setup+0xea>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bfe8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800bfec:	b2db      	uxtb	r3, r3
 800bfee:	2b03      	cmp	r3, #3
 800bff0:	d003      	beq.n	800bffa <USBD_CDC_Setup+0xbe>
            USBD_CtlError(pdev, req);
 800bff2:	f000 fa63 	bl	800c4bc <USBD_CtlError>
            ret = USBD_FAIL;
 800bff6:	2503      	movs	r5, #3
 800bff8:	e015      	b.n	800c026 <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bffa:	2201      	movs	r2, #1
 800bffc:	f10d 0107 	add.w	r1, sp, #7
 800c000:	f000 fd96 	bl	800cb30 <USBD_CtlSendData>
 800c004:	e00f      	b.n	800c026 <USBD_CDC_Setup+0xea>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c006:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c00a:	b2db      	uxtb	r3, r3
 800c00c:	2b03      	cmp	r3, #3
 800c00e:	d00a      	beq.n	800c026 <USBD_CDC_Setup+0xea>
            USBD_CtlError(pdev, req);
 800c010:	f000 fa54 	bl	800c4bc <USBD_CtlError>
            ret = USBD_FAIL;
 800c014:	2503      	movs	r5, #3
 800c016:	e006      	b.n	800c026 <USBD_CDC_Setup+0xea>
          USBD_CtlError(pdev, req);
 800c018:	f000 fa50 	bl	800c4bc <USBD_CtlError>
          ret = USBD_FAIL;
 800c01c:	2503      	movs	r5, #3
          break;
 800c01e:	e002      	b.n	800c026 <USBD_CDC_Setup+0xea>
      USBD_CtlError(pdev, req);
 800c020:	f000 fa4c 	bl	800c4bc <USBD_CtlError>
      ret = USBD_FAIL;
 800c024:	2503      	movs	r5, #3
}
 800c026:	4628      	mov	r0, r5
 800c028:	b003      	add	sp, #12
 800c02a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 800c02c:	2503      	movs	r5, #3
 800c02e:	e7fa      	b.n	800c026 <USBD_CDC_Setup+0xea>

0800c030 <USBD_CDC_DeInit>:
{
 800c030:	b538      	push	{r3, r4, r5, lr}
 800c032:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c034:	2181      	movs	r1, #129	; 0x81
 800c036:	f000 ff9a 	bl	800cf6e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c03a:	2500      	movs	r5, #0
 800c03c:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c03e:	2101      	movs	r1, #1
 800c040:	4620      	mov	r0, r4
 800c042:	f000 ff94 	bl	800cf6e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c046:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c04a:	2182      	movs	r1, #130	; 0x82
 800c04c:	4620      	mov	r0, r4
 800c04e:	f000 ff8e 	bl	800cf6e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c052:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800c056:	f8a4 504e 	strh.w	r5, [r4, #78]	; 0x4e
  if (pdev->pClassData != NULL)
 800c05a:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 800c05e:	b14b      	cbz	r3, 800c074 <USBD_CDC_DeInit+0x44>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c060:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800c064:	685b      	ldr	r3, [r3, #4]
 800c066:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800c068:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800c06c:	f000 fff4 	bl	800d058 <USBD_static_free>
    pdev->pClassData = NULL;
 800c070:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800c074:	2000      	movs	r0, #0
 800c076:	bd38      	pop	{r3, r4, r5, pc}

0800c078 <USBD_CDC_Init>:
{
 800c078:	b570      	push	{r4, r5, r6, lr}
 800c07a:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c07c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c080:	f000 ffe6 	bl	800d050 <USBD_static_malloc>
  if (hcdc == NULL)
 800c084:	b3b8      	cbz	r0, 800c0f6 <USBD_CDC_Init+0x7e>
 800c086:	4606      	mov	r6, r0
  pdev->pClassData = (void *)hcdc;
 800c088:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c08c:	7c23      	ldrb	r3, [r4, #16]
 800c08e:	bbbb      	cbnz	r3, 800c100 <USBD_CDC_Init+0x88>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c090:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c094:	2202      	movs	r2, #2
 800c096:	2181      	movs	r1, #129	; 0x81
 800c098:	4620      	mov	r0, r4
 800c09a:	f000 ff5d 	bl	800cf58 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c09e:	2501      	movs	r5, #1
 800c0a0:	8725      	strh	r5, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c0a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c0a6:	2202      	movs	r2, #2
 800c0a8:	4629      	mov	r1, r5
 800c0aa:	4620      	mov	r0, r4
 800c0ac:	f000 ff54 	bl	800cf58 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c0b0:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c0b4:	2310      	movs	r3, #16
 800c0b6:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c0ba:	2308      	movs	r3, #8
 800c0bc:	2203      	movs	r2, #3
 800c0be:	2182      	movs	r1, #130	; 0x82
 800c0c0:	4620      	mov	r0, r4
 800c0c2:	f000 ff49 	bl	800cf58 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c0cc:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	4798      	blx	r3
  hcdc->TxState = 0U;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	f8c6 3214 	str.w	r3, [r6, #532]	; 0x214
  hcdc->RxState = 0U;
 800c0da:	f8c6 3218 	str.w	r3, [r6, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c0de:	7c25      	ldrb	r5, [r4, #16]
 800c0e0:	bb15      	cbnz	r5, 800c128 <USBD_CDC_Init+0xb0>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c0e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c0e6:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 800c0ea:	2101      	movs	r1, #1
 800c0ec:	4620      	mov	r0, r4
 800c0ee:	f000 ff7d 	bl	800cfec <USBD_LL_PrepareReceive>
}
 800c0f2:	4628      	mov	r0, r5
 800c0f4:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassData = NULL;
 800c0f6:	2300      	movs	r3, #0
 800c0f8:	f8c4 32bc 	str.w	r3, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800c0fc:	2502      	movs	r5, #2
 800c0fe:	e7f8      	b.n	800c0f2 <USBD_CDC_Init+0x7a>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c100:	2340      	movs	r3, #64	; 0x40
 800c102:	2202      	movs	r2, #2
 800c104:	2181      	movs	r1, #129	; 0x81
 800c106:	4620      	mov	r0, r4
 800c108:	f000 ff26 	bl	800cf58 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c10c:	2501      	movs	r5, #1
 800c10e:	8725      	strh	r5, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c110:	2340      	movs	r3, #64	; 0x40
 800c112:	2202      	movs	r2, #2
 800c114:	4629      	mov	r1, r5
 800c116:	4620      	mov	r0, r4
 800c118:	f000 ff1e 	bl	800cf58 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c11c:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c120:	2310      	movs	r3, #16
 800c122:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
 800c126:	e7c8      	b.n	800c0ba <USBD_CDC_Init+0x42>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c128:	2340      	movs	r3, #64	; 0x40
 800c12a:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 800c12e:	2101      	movs	r1, #1
 800c130:	4620      	mov	r0, r4
 800c132:	f000 ff5b 	bl	800cfec <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800c136:	2500      	movs	r5, #0
 800c138:	e7db      	b.n	800c0f2 <USBD_CDC_Init+0x7a>

0800c13a <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800c13a:	b119      	cbz	r1, 800c144 <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 800c13c:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800c140:	2000      	movs	r0, #0
 800c142:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800c144:	2003      	movs	r0, #3
}
 800c146:	4770      	bx	lr

0800c148 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c148:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800c14c:	b12b      	cbz	r3, 800c15a <USBD_CDC_SetTxBuffer+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 800c14e:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c152:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800c156:	2000      	movs	r0, #0
 800c158:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800c15a:	2003      	movs	r0, #3
}
 800c15c:	4770      	bx	lr

0800c15e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c15e:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800c162:	b11b      	cbz	r3, 800c16c <USBD_CDC_SetRxBuffer+0xe>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 800c164:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800c168:	2000      	movs	r0, #0
 800c16a:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800c16c:	2003      	movs	r0, #3
}
 800c16e:	4770      	bx	lr

0800c170 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c170:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c172:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 800c176:	b192      	cbz	r2, 800c19e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c178:	7c04      	ldrb	r4, [r0, #16]
 800c17a:	b944      	cbnz	r4, 800c18e <USBD_CDC_ReceivePacket+0x1e>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c17c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c180:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800c184:	2101      	movs	r1, #1
 800c186:	f000 ff31 	bl	800cfec <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 800c18a:	4620      	mov	r0, r4
 800c18c:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c18e:	2340      	movs	r3, #64	; 0x40
 800c190:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800c194:	2101      	movs	r1, #1
 800c196:	f000 ff29 	bl	800cfec <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800c19a:	2400      	movs	r4, #0
 800c19c:	e7f5      	b.n	800c18a <USBD_CDC_ReceivePacket+0x1a>
    return (uint8_t)USBD_FAIL;
 800c19e:	2403      	movs	r4, #3
 800c1a0:	e7f3      	b.n	800c18a <USBD_CDC_ReceivePacket+0x1a>

0800c1a2 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c1a2:	b198      	cbz	r0, 800c1cc <USBD_Init+0x2a>
{
 800c1a4:	b508      	push	{r3, lr}
 800c1a6:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800c1a8:	2000      	movs	r0, #0
 800c1aa:	f8c3 02b8 	str.w	r0, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800c1ae:	f8c3 02c0 	str.w	r0, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800c1b2:	f8c3 02cc 	str.w	r0, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c1b6:	b109      	cbz	r1, 800c1bc <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 800c1b8:	f8c3 12b4 	str.w	r1, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c1bc:	2101      	movs	r1, #1
 800c1be:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->id = id;
 800c1c2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	f000 fe7b 	bl	800cec0 <USBD_LL_Init>

  return ret;
}
 800c1ca:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800c1cc:	2003      	movs	r0, #3
}
 800c1ce:	4770      	bx	lr

0800c1d0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c1d0:	b510      	push	{r4, lr}
 800c1d2:	b082      	sub	sp, #8
  uint16_t len = 0U;
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 800c1da:	b161      	cbz	r1, 800c1f6 <USBD_RegisterClass+0x26>
 800c1dc:	4604      	mov	r4, r0
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800c1de:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c1e2:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800c1e4:	b14b      	cbz	r3, 800c1fa <USBD_RegisterClass+0x2a>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c1e6:	f10d 0006 	add.w	r0, sp, #6
 800c1ea:	4798      	blx	r3
 800c1ec:	f8c4 02cc 	str.w	r0, [r4, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800c1f0:	2000      	movs	r0, #0
}
 800c1f2:	b002      	add	sp, #8
 800c1f4:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 800c1f6:	2003      	movs	r0, #3
 800c1f8:	e7fb      	b.n	800c1f2 <USBD_RegisterClass+0x22>
  return USBD_OK;
 800c1fa:	2000      	movs	r0, #0
 800c1fc:	e7f9      	b.n	800c1f2 <USBD_RegisterClass+0x22>

0800c1fe <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c1fe:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c200:	f000 fea2 	bl	800cf48 <USBD_LL_Start>
}
 800c204:	bd08      	pop	{r3, pc}

0800c206 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c206:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800c208:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c20c:	b113      	cbz	r3, 800c214 <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	4798      	blx	r3
  }

  return ret;
}
 800c212:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c214:	2003      	movs	r0, #3
 800c216:	e7fc      	b.n	800c212 <USBD_SetClassConfig+0xc>

0800c218 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c218:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c21a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c21e:	b10b      	cbz	r3, 800c224 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c220:	685b      	ldr	r3, [r3, #4]
 800c222:	4798      	blx	r3
  }

  return USBD_OK;
}
 800c224:	2000      	movs	r0, #0
 800c226:	bd08      	pop	{r3, pc}

0800c228 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c228:	b538      	push	{r3, r4, r5, lr}
 800c22a:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c22c:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
 800c230:	4628      	mov	r0, r5
 800c232:	f000 f92f 	bl	800c494 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c236:	2301      	movs	r3, #1
 800c238:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c23c:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0
 800c240:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c244:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
 800c248:	f001 031f 	and.w	r3, r1, #31
 800c24c:	2b01      	cmp	r3, #1
 800c24e:	d00d      	beq.n	800c26c <USBD_LL_SetupStage+0x44>
 800c250:	2b02      	cmp	r3, #2
 800c252:	d010      	beq.n	800c276 <USBD_LL_SetupStage+0x4e>
 800c254:	b12b      	cbz	r3, 800c262 <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c256:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800c25a:	4620      	mov	r0, r4
 800c25c:	f000 fe8f 	bl	800cf7e <USBD_LL_StallEP>
      break;
 800c260:	e003      	b.n	800c26a <USBD_LL_SetupStage+0x42>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c262:	4629      	mov	r1, r5
 800c264:	4620      	mov	r0, r4
 800c266:	f000 fae4 	bl	800c832 <USBD_StdDevReq>
  }

  return ret;
}
 800c26a:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c26c:	4629      	mov	r1, r5
 800c26e:	4620      	mov	r0, r4
 800c270:	f000 fb17 	bl	800c8a2 <USBD_StdItfReq>
      break;
 800c274:	e7f9      	b.n	800c26a <USBD_LL_SetupStage+0x42>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c276:	4629      	mov	r1, r5
 800c278:	4620      	mov	r0, r4
 800c27a:	f000 fb46 	bl	800c90a <USBD_StdEPReq>
      break;
 800c27e:	e7f4      	b.n	800c26a <USBD_LL_SetupStage+0x42>

0800c280 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c280:	b538      	push	{r3, r4, r5, lr}
 800c282:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c284:	460d      	mov	r5, r1
 800c286:	bb41      	cbnz	r1, 800c2da <USBD_LL_DataOutStage+0x5a>
 800c288:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c28a:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 800c28e:	2a03      	cmp	r2, #3
 800c290:	d001      	beq.n	800c296 <USBD_LL_DataOutStage+0x16>
        }
      }
    }
  }

  return USBD_OK;
 800c292:	4608      	mov	r0, r1
}
 800c294:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 800c296:	f8d0 115c 	ldr.w	r1, [r0, #348]	; 0x15c
 800c29a:	f8d0 2160 	ldr.w	r2, [r0, #352]	; 0x160
 800c29e:	4291      	cmp	r1, r2
 800c2a0:	d809      	bhi.n	800c2b6 <USBD_LL_DataOutStage+0x36>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c2a2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c2a6:	b2db      	uxtb	r3, r3
 800c2a8:	2b03      	cmp	r3, #3
 800c2aa:	d00f      	beq.n	800c2cc <USBD_LL_DataOutStage+0x4c>
        (void)USBD_CtlSendStatus(pdev);
 800c2ac:	4620      	mov	r0, r4
 800c2ae:	f000 fc6b 	bl	800cb88 <USBD_CtlSendStatus>
  return USBD_OK;
 800c2b2:	4628      	mov	r0, r5
 800c2b4:	e7ee      	b.n	800c294 <USBD_LL_DataOutStage+0x14>
        pep->rem_length -= pep->maxpacket;
 800c2b6:	1a89      	subs	r1, r1, r2
 800c2b8:	f8c0 115c 	str.w	r1, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c2bc:	428a      	cmp	r2, r1
 800c2be:	bf28      	it	cs
 800c2c0:	460a      	movcs	r2, r1
 800c2c2:	4619      	mov	r1, r3
 800c2c4:	f000 fc58 	bl	800cb78 <USBD_CtlContinueRx>
  return USBD_OK;
 800c2c8:	4628      	mov	r0, r5
 800c2ca:	e7e3      	b.n	800c294 <USBD_LL_DataOutStage+0x14>
          if (pdev->pClass->EP0_RxReady != NULL)
 800c2cc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c2d0:	691b      	ldr	r3, [r3, #16]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d0ea      	beq.n	800c2ac <USBD_LL_DataOutStage+0x2c>
            pdev->pClass->EP0_RxReady(pdev);
 800c2d6:	4798      	blx	r3
 800c2d8:	e7e8      	b.n	800c2ac <USBD_LL_DataOutStage+0x2c>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c2da:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c2de:	b2db      	uxtb	r3, r3
 800c2e0:	2b03      	cmp	r3, #3
 800c2e2:	d001      	beq.n	800c2e8 <USBD_LL_DataOutStage+0x68>
  return USBD_OK;
 800c2e4:	2000      	movs	r0, #0
 800c2e6:	e7d5      	b.n	800c294 <USBD_LL_DataOutStage+0x14>
      if (pdev->pClass->DataOut != NULL)
 800c2e8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c2ec:	699b      	ldr	r3, [r3, #24]
 800c2ee:	b10b      	cbz	r3, 800c2f4 <USBD_LL_DataOutStage+0x74>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c2f0:	4798      	blx	r3
        if (ret != USBD_OK)
 800c2f2:	e7cf      	b.n	800c294 <USBD_LL_DataOutStage+0x14>
  return USBD_OK;
 800c2f4:	2000      	movs	r0, #0
 800c2f6:	e7cd      	b.n	800c294 <USBD_LL_DataOutStage+0x14>

0800c2f8 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c2f8:	b538      	push	{r3, r4, r5, lr}
 800c2fa:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c2fc:	460d      	mov	r5, r1
 800c2fe:	2900      	cmp	r1, #0
 800c300:	d14a      	bne.n	800c398 <USBD_LL_DataInStage+0xa0>
 800c302:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c304:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 800c308:	2a02      	cmp	r2, #2
 800c30a:	d005      	beq.n	800c318 <USBD_LL_DataInStage+0x20>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c30c:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800c310:	2b01      	cmp	r3, #1
 800c312:	d03c      	beq.n	800c38e <USBD_LL_DataInStage+0x96>
        }
      }
    }
  }

  return USBD_OK;
 800c314:	4628      	mov	r0, r5
}
 800c316:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 800c318:	69c2      	ldr	r2, [r0, #28]
 800c31a:	6a01      	ldr	r1, [r0, #32]
 800c31c:	428a      	cmp	r2, r1
 800c31e:	d80e      	bhi.n	800c33e <USBD_LL_DataInStage+0x46>
        if ((pep->maxpacket == pep->rem_length) &&
 800c320:	428a      	cmp	r2, r1
 800c322:	d018      	beq.n	800c356 <USBD_LL_DataInStage+0x5e>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c324:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800c328:	b2db      	uxtb	r3, r3
 800c32a:	2b03      	cmp	r3, #3
 800c32c:	d027      	beq.n	800c37e <USBD_LL_DataInStage+0x86>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c32e:	2180      	movs	r1, #128	; 0x80
 800c330:	4620      	mov	r0, r4
 800c332:	f000 fe24 	bl	800cf7e <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c336:	4620      	mov	r0, r4
 800c338:	f000 fc31 	bl	800cb9e <USBD_CtlReceiveStatus>
 800c33c:	e7e6      	b.n	800c30c <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 800c33e:	1a52      	subs	r2, r2, r1
 800c340:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c342:	4619      	mov	r1, r3
 800c344:	f000 fc01 	bl	800cb4a <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c348:	2300      	movs	r3, #0
 800c34a:	461a      	mov	r2, r3
 800c34c:	4619      	mov	r1, r3
 800c34e:	4620      	mov	r0, r4
 800c350:	f000 fe4c 	bl	800cfec <USBD_LL_PrepareReceive>
 800c354:	e7da      	b.n	800c30c <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 800c356:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800c358:	4299      	cmp	r1, r3
 800c35a:	d8e3      	bhi.n	800c324 <USBD_LL_DataInStage+0x2c>
            (pep->total_length < pdev->ep0_data_len))
 800c35c:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c360:	4293      	cmp	r3, r2
 800c362:	d2df      	bcs.n	800c324 <USBD_LL_DataInStage+0x2c>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c364:	2200      	movs	r2, #0
 800c366:	4611      	mov	r1, r2
 800c368:	f000 fbef 	bl	800cb4a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c36c:	2100      	movs	r1, #0
 800c36e:	f8c4 1298 	str.w	r1, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c372:	460b      	mov	r3, r1
 800c374:	460a      	mov	r2, r1
 800c376:	4620      	mov	r0, r4
 800c378:	f000 fe38 	bl	800cfec <USBD_LL_PrepareReceive>
 800c37c:	e7c6      	b.n	800c30c <USBD_LL_DataInStage+0x14>
            if (pdev->pClass->EP0_TxSent != NULL)
 800c37e:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800c382:	68db      	ldr	r3, [r3, #12]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d0d2      	beq.n	800c32e <USBD_LL_DataInStage+0x36>
              pdev->pClass->EP0_TxSent(pdev);
 800c388:	4620      	mov	r0, r4
 800c38a:	4798      	blx	r3
 800c38c:	e7cf      	b.n	800c32e <USBD_LL_DataInStage+0x36>
      pdev->dev_test_mode = 0U;
 800c38e:	2300      	movs	r3, #0
 800c390:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
  return USBD_OK;
 800c394:	4628      	mov	r0, r5
 800c396:	e7be      	b.n	800c316 <USBD_LL_DataInStage+0x1e>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c398:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c39c:	b2db      	uxtb	r3, r3
 800c39e:	2b03      	cmp	r3, #3
 800c3a0:	d001      	beq.n	800c3a6 <USBD_LL_DataInStage+0xae>
  return USBD_OK;
 800c3a2:	2000      	movs	r0, #0
 800c3a4:	e7b7      	b.n	800c316 <USBD_LL_DataInStage+0x1e>
      if (pdev->pClass->DataIn != NULL)
 800c3a6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c3aa:	695b      	ldr	r3, [r3, #20]
 800c3ac:	b10b      	cbz	r3, 800c3b2 <USBD_LL_DataInStage+0xba>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c3ae:	4798      	blx	r3
        if (ret != USBD_OK)
 800c3b0:	e7b1      	b.n	800c316 <USBD_LL_DataInStage+0x1e>
  return USBD_OK;
 800c3b2:	2000      	movs	r0, #0
 800c3b4:	e7af      	b.n	800c316 <USBD_LL_DataInStage+0x1e>

0800c3b6 <USBD_LL_Reset>:
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c3bc:	2300      	movs	r3, #0
 800c3be:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 800c3c2:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800c3c4:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800c3c8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c3cc:	b1f3      	cbz	r3, 800c40c <USBD_LL_Reset+0x56>
{
 800c3ce:	b570      	push	{r4, r5, r6, lr}
 800c3d0:	4604      	mov	r4, r0
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 800c3d2:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
 800c3d6:	b11a      	cbz	r2, 800c3e0 <USBD_LL_Reset+0x2a>
  {
    if (pdev->pClass->DeInit != NULL)
 800c3d8:	685b      	ldr	r3, [r3, #4]
 800c3da:	b10b      	cbz	r3, 800c3e0 <USBD_LL_Reset+0x2a>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c3dc:	2100      	movs	r1, #0
 800c3de:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c3e0:	2340      	movs	r3, #64	; 0x40
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	4611      	mov	r1, r2
 800c3e6:	4620      	mov	r0, r4
 800c3e8:	f000 fdb6 	bl	800cf58 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c3ec:	2601      	movs	r6, #1
 800c3ee:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c3f2:	2540      	movs	r5, #64	; 0x40
 800c3f4:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c3f8:	462b      	mov	r3, r5
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	2180      	movs	r1, #128	; 0x80
 800c3fe:	4620      	mov	r0, r4
 800c400:	f000 fdaa 	bl	800cf58 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c404:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c406:	6225      	str	r5, [r4, #32]

  return USBD_OK;
 800c408:	2000      	movs	r0, #0
}
 800c40a:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800c40c:	2003      	movs	r0, #3
}
 800c40e:	4770      	bx	lr

0800c410 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800c410:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800c412:	2000      	movs	r0, #0
 800c414:	4770      	bx	lr

0800c416 <USBD_LL_Suspend>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state = pdev->dev_state;
 800c416:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c41a:	b2db      	uxtb	r3, r3
 800c41c:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c420:	2304      	movs	r3, #4
 800c422:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 800c426:	2000      	movs	r0, #0
 800c428:	4770      	bx	lr

0800c42a <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c42a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c42e:	b2db      	uxtb	r3, r3
 800c430:	2b04      	cmp	r3, #4
 800c432:	d001      	beq.n	800c438 <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 800c434:	2000      	movs	r0, #0
 800c436:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 800c438:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800c43c:	b2db      	uxtb	r3, r3
 800c43e:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
 800c442:	e7f7      	b.n	800c434 <USBD_LL_Resume+0xa>

0800c444 <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 800c444:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800c448:	b162      	cbz	r2, 800c464 <USBD_LL_SOF+0x20>
{
 800c44a:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c44c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c450:	b2db      	uxtb	r3, r3
 800c452:	2b03      	cmp	r3, #3
 800c454:	d001      	beq.n	800c45a <USBD_LL_SOF+0x16>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 800c456:	2000      	movs	r0, #0
}
 800c458:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 800c45a:	69d3      	ldr	r3, [r2, #28]
 800c45c:	b123      	cbz	r3, 800c468 <USBD_LL_SOF+0x24>
      (void)pdev->pClass->SOF(pdev);
 800c45e:	4798      	blx	r3
  return USBD_OK;
 800c460:	2000      	movs	r0, #0
 800c462:	e7f9      	b.n	800c458 <USBD_LL_SOF+0x14>
    return USBD_FAIL;
 800c464:	2003      	movs	r0, #3
}
 800c466:	4770      	bx	lr
  return USBD_OK;
 800c468:	2000      	movs	r0, #0
 800c46a:	e7f5      	b.n	800c458 <USBD_LL_SOF+0x14>

0800c46c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c46c:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 800c46e:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800c470:	e002      	b.n	800c478 <USBD_GetLen+0xc>
  {
    len++;
 800c472:	3001      	adds	r0, #1
 800c474:	b2c0      	uxtb	r0, r0
    pbuff++;
 800c476:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 800c478:	781a      	ldrb	r2, [r3, #0]
 800c47a:	2a00      	cmp	r2, #0
 800c47c:	d1f9      	bne.n	800c472 <USBD_GetLen+0x6>
  }

  return len;
}
 800c47e:	4770      	bx	lr

0800c480 <USBD_SetFeature>:
{
 800c480:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c482:	884b      	ldrh	r3, [r1, #2]
 800c484:	2b01      	cmp	r3, #1
 800c486:	d000      	beq.n	800c48a <USBD_SetFeature+0xa>
}
 800c488:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 800c48a:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c48e:	f000 fb7b 	bl	800cb88 <USBD_CtlSendStatus>
}
 800c492:	e7f9      	b.n	800c488 <USBD_SetFeature+0x8>

0800c494 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800c494:	780b      	ldrb	r3, [r1, #0]
 800c496:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800c498:	784b      	ldrb	r3, [r1, #1]
 800c49a:	7043      	strb	r3, [r0, #1]
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 800c49c:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 800c49e:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c4a0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800c4a4:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 800c4a6:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 800c4a8:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c4aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800c4ae:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 800c4b0:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 800c4b2:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c4b4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800c4b8:	80c3      	strh	r3, [r0, #6]
}
 800c4ba:	4770      	bx	lr

0800c4bc <USBD_CtlError>:
{
 800c4bc:	b510      	push	{r4, lr}
 800c4be:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c4c0:	2180      	movs	r1, #128	; 0x80
 800c4c2:	f000 fd5c 	bl	800cf7e <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c4c6:	2100      	movs	r1, #0
 800c4c8:	4620      	mov	r0, r4
 800c4ca:	f000 fd58 	bl	800cf7e <USBD_LL_StallEP>
}
 800c4ce:	bd10      	pop	{r4, pc}

0800c4d0 <USBD_GetDescriptor>:
{
 800c4d0:	b530      	push	{r4, r5, lr}
 800c4d2:	b083      	sub	sp, #12
 800c4d4:	4604      	mov	r4, r0
 800c4d6:	460d      	mov	r5, r1
  uint16_t len = 0U;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800c4de:	884a      	ldrh	r2, [r1, #2]
 800c4e0:	0a13      	lsrs	r3, r2, #8
 800c4e2:	3b01      	subs	r3, #1
 800c4e4:	2b0e      	cmp	r3, #14
 800c4e6:	f200 80bc 	bhi.w	800c662 <USBD_GetDescriptor+0x192>
 800c4ea:	e8df f003 	tbb	[pc, r3]
 800c4ee:	3015      	.short	0x3015
 800c4f0:	9ebaba44 	.word	0x9ebaba44
 800c4f4:	bababaab 	.word	0xbababaab
 800c4f8:	babababa 	.word	0xbabababa
 800c4fc:	08          	.byte	0x08
 800c4fd:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800c4fe:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c502:	69db      	ldr	r3, [r3, #28]
 800c504:	b123      	cbz	r3, 800c510 <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800c506:	f10d 0106 	add.w	r1, sp, #6
 800c50a:	7c00      	ldrb	r0, [r0, #16]
 800c50c:	4798      	blx	r3
  if (err != 0U)
 800c50e:	e00a      	b.n	800c526 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 800c510:	4629      	mov	r1, r5
 800c512:	f7ff ffd3 	bl	800c4bc <USBD_CtlError>
  if (err != 0U)
 800c516:	e018      	b.n	800c54a <USBD_GetDescriptor+0x7a>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c518:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f10d 0106 	add.w	r1, sp, #6
 800c522:	7c00      	ldrb	r0, [r0, #16]
 800c524:	4798      	blx	r3
  if (req->wLength != 0U)
 800c526:	88ea      	ldrh	r2, [r5, #6]
 800c528:	2a00      	cmp	r2, #0
 800c52a:	f000 80a3 	beq.w	800c674 <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 800c52e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800c532:	2b00      	cmp	r3, #0
 800c534:	f000 8099 	beq.w	800c66a <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 800c538:	429a      	cmp	r2, r3
 800c53a:	bf28      	it	cs
 800c53c:	461a      	movcs	r2, r3
 800c53e:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c542:	4601      	mov	r1, r0
 800c544:	4620      	mov	r0, r4
 800c546:	f000 faf3 	bl	800cb30 <USBD_CtlSendData>
}
 800c54a:	b003      	add	sp, #12
 800c54c:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c54e:	7c03      	ldrb	r3, [r0, #16]
 800c550:	b943      	cbnz	r3, 800c564 <USBD_GetDescriptor+0x94>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c552:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c558:	f10d 0006 	add.w	r0, sp, #6
 800c55c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c55e:	2302      	movs	r3, #2
 800c560:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800c562:	e7e0      	b.n	800c526 <USBD_GetDescriptor+0x56>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c564:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c56a:	f10d 0006 	add.w	r0, sp, #6
 800c56e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c570:	2302      	movs	r3, #2
 800c572:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800c574:	e7d7      	b.n	800c526 <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 800c576:	b2d2      	uxtb	r2, r2
 800c578:	2a05      	cmp	r2, #5
 800c57a:	d852      	bhi.n	800c622 <USBD_GetDescriptor+0x152>
 800c57c:	e8df f002 	tbb	[pc, r2]
 800c580:	2a1d1003 	.word	0x2a1d1003
 800c584:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c586:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c58a:	685b      	ldr	r3, [r3, #4]
 800c58c:	b123      	cbz	r3, 800c598 <USBD_GetDescriptor+0xc8>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c58e:	f10d 0106 	add.w	r1, sp, #6
 800c592:	7c00      	ldrb	r0, [r0, #16]
 800c594:	4798      	blx	r3
  if (err != 0U)
 800c596:	e7c6      	b.n	800c526 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800c598:	4629      	mov	r1, r5
 800c59a:	f7ff ff8f 	bl	800c4bc <USBD_CtlError>
  if (err != 0U)
 800c59e:	e7d4      	b.n	800c54a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c5a0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c5a4:	689b      	ldr	r3, [r3, #8]
 800c5a6:	b123      	cbz	r3, 800c5b2 <USBD_GetDescriptor+0xe2>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c5a8:	f10d 0106 	add.w	r1, sp, #6
 800c5ac:	7c00      	ldrb	r0, [r0, #16]
 800c5ae:	4798      	blx	r3
  if (err != 0U)
 800c5b0:	e7b9      	b.n	800c526 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800c5b2:	4629      	mov	r1, r5
 800c5b4:	f7ff ff82 	bl	800c4bc <USBD_CtlError>
  if (err != 0U)
 800c5b8:	e7c7      	b.n	800c54a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c5ba:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c5be:	68db      	ldr	r3, [r3, #12]
 800c5c0:	b123      	cbz	r3, 800c5cc <USBD_GetDescriptor+0xfc>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c5c2:	f10d 0106 	add.w	r1, sp, #6
 800c5c6:	7c00      	ldrb	r0, [r0, #16]
 800c5c8:	4798      	blx	r3
  if (err != 0U)
 800c5ca:	e7ac      	b.n	800c526 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800c5cc:	4629      	mov	r1, r5
 800c5ce:	f7ff ff75 	bl	800c4bc <USBD_CtlError>
  if (err != 0U)
 800c5d2:	e7ba      	b.n	800c54a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c5d4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c5d8:	691b      	ldr	r3, [r3, #16]
 800c5da:	b123      	cbz	r3, 800c5e6 <USBD_GetDescriptor+0x116>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c5dc:	f10d 0106 	add.w	r1, sp, #6
 800c5e0:	7c00      	ldrb	r0, [r0, #16]
 800c5e2:	4798      	blx	r3
  if (err != 0U)
 800c5e4:	e79f      	b.n	800c526 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800c5e6:	4629      	mov	r1, r5
 800c5e8:	f7ff ff68 	bl	800c4bc <USBD_CtlError>
  if (err != 0U)
 800c5ec:	e7ad      	b.n	800c54a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c5ee:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c5f2:	695b      	ldr	r3, [r3, #20]
 800c5f4:	b123      	cbz	r3, 800c600 <USBD_GetDescriptor+0x130>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c5f6:	f10d 0106 	add.w	r1, sp, #6
 800c5fa:	7c00      	ldrb	r0, [r0, #16]
 800c5fc:	4798      	blx	r3
  if (err != 0U)
 800c5fe:	e792      	b.n	800c526 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800c600:	4629      	mov	r1, r5
 800c602:	f7ff ff5b 	bl	800c4bc <USBD_CtlError>
  if (err != 0U)
 800c606:	e7a0      	b.n	800c54a <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c608:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800c60c:	699b      	ldr	r3, [r3, #24]
 800c60e:	b123      	cbz	r3, 800c61a <USBD_GetDescriptor+0x14a>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c610:	f10d 0106 	add.w	r1, sp, #6
 800c614:	7c00      	ldrb	r0, [r0, #16]
 800c616:	4798      	blx	r3
  if (err != 0U)
 800c618:	e785      	b.n	800c526 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800c61a:	4629      	mov	r1, r5
 800c61c:	f7ff ff4e 	bl	800c4bc <USBD_CtlError>
  if (err != 0U)
 800c620:	e793      	b.n	800c54a <USBD_GetDescriptor+0x7a>
          USBD_CtlError(pdev, req);
 800c622:	4629      	mov	r1, r5
 800c624:	f7ff ff4a 	bl	800c4bc <USBD_CtlError>
  if (err != 0U)
 800c628:	e78f      	b.n	800c54a <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c62a:	7c03      	ldrb	r3, [r0, #16]
 800c62c:	b933      	cbnz	r3, 800c63c <USBD_GetDescriptor+0x16c>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c62e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c634:	f10d 0006 	add.w	r0, sp, #6
 800c638:	4798      	blx	r3
  if (err != 0U)
 800c63a:	e774      	b.n	800c526 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 800c63c:	4629      	mov	r1, r5
 800c63e:	f7ff ff3d 	bl	800c4bc <USBD_CtlError>
  if (err != 0U)
 800c642:	e782      	b.n	800c54a <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c644:	7c03      	ldrb	r3, [r0, #16]
 800c646:	b943      	cbnz	r3, 800c65a <USBD_GetDescriptor+0x18a>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c648:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c64c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c64e:	f10d 0006 	add.w	r0, sp, #6
 800c652:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c654:	2307      	movs	r3, #7
 800c656:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800c658:	e765      	b.n	800c526 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 800c65a:	4629      	mov	r1, r5
 800c65c:	f7ff ff2e 	bl	800c4bc <USBD_CtlError>
  if (err != 0U)
 800c660:	e773      	b.n	800c54a <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 800c662:	4629      	mov	r1, r5
 800c664:	f7ff ff2a 	bl	800c4bc <USBD_CtlError>
    return;
 800c668:	e76f      	b.n	800c54a <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 800c66a:	4629      	mov	r1, r5
 800c66c:	4620      	mov	r0, r4
 800c66e:	f7ff ff25 	bl	800c4bc <USBD_CtlError>
 800c672:	e76a      	b.n	800c54a <USBD_GetDescriptor+0x7a>
    (void)USBD_CtlSendStatus(pdev);
 800c674:	4620      	mov	r0, r4
 800c676:	f000 fa87 	bl	800cb88 <USBD_CtlSendStatus>
 800c67a:	e766      	b.n	800c54a <USBD_GetDescriptor+0x7a>

0800c67c <USBD_SetAddress>:
{
 800c67c:	b538      	push	{r3, r4, r5, lr}
 800c67e:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c680:	888b      	ldrh	r3, [r1, #4]
 800c682:	b9fb      	cbnz	r3, 800c6c4 <USBD_SetAddress+0x48>
 800c684:	88cb      	ldrh	r3, [r1, #6]
 800c686:	b9eb      	cbnz	r3, 800c6c4 <USBD_SetAddress+0x48>
 800c688:	884b      	ldrh	r3, [r1, #2]
 800c68a:	2b7f      	cmp	r3, #127	; 0x7f
 800c68c:	d81a      	bhi.n	800c6c4 <USBD_SetAddress+0x48>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c68e:	f003 057f 	and.w	r5, r3, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c692:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c696:	b2db      	uxtb	r3, r3
 800c698:	2b03      	cmp	r3, #3
 800c69a:	d00c      	beq.n	800c6b6 <USBD_SetAddress+0x3a>
      pdev->dev_address = dev_addr;
 800c69c:	f880 529e 	strb.w	r5, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c6a0:	4629      	mov	r1, r5
 800c6a2:	f000 fc93 	bl	800cfcc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c6a6:	4620      	mov	r0, r4
 800c6a8:	f000 fa6e 	bl	800cb88 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800c6ac:	b135      	cbz	r5, 800c6bc <USBD_SetAddress+0x40>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c6ae:	2302      	movs	r3, #2
 800c6b0:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800c6b4:	e009      	b.n	800c6ca <USBD_SetAddress+0x4e>
      USBD_CtlError(pdev, req);
 800c6b6:	f7ff ff01 	bl	800c4bc <USBD_CtlError>
 800c6ba:	e006      	b.n	800c6ca <USBD_SetAddress+0x4e>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c6bc:	2301      	movs	r3, #1
 800c6be:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800c6c2:	e002      	b.n	800c6ca <USBD_SetAddress+0x4e>
    USBD_CtlError(pdev, req);
 800c6c4:	4620      	mov	r0, r4
 800c6c6:	f7ff fef9 	bl	800c4bc <USBD_CtlError>
}
 800c6ca:	bd38      	pop	{r3, r4, r5, pc}

0800c6cc <USBD_SetConfig>:
{
 800c6cc:	b570      	push	{r4, r5, r6, lr}
 800c6ce:	4604      	mov	r4, r0
 800c6d0:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 800c6d2:	788d      	ldrb	r5, [r1, #2]
 800c6d4:	4b2e      	ldr	r3, [pc, #184]	; (800c790 <USBD_SetConfig+0xc4>)
 800c6d6:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c6d8:	2d01      	cmp	r5, #1
 800c6da:	d810      	bhi.n	800c6fe <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 800c6dc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c6e0:	b2db      	uxtb	r3, r3
 800c6e2:	2b02      	cmp	r3, #2
 800c6e4:	d00f      	beq.n	800c706 <USBD_SetConfig+0x3a>
 800c6e6:	2b03      	cmp	r3, #3
 800c6e8:	d023      	beq.n	800c732 <USBD_SetConfig+0x66>
      USBD_CtlError(pdev, req);
 800c6ea:	f7ff fee7 	bl	800c4bc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c6ee:	4b28      	ldr	r3, [pc, #160]	; (800c790 <USBD_SetConfig+0xc4>)
 800c6f0:	7819      	ldrb	r1, [r3, #0]
 800c6f2:	4620      	mov	r0, r4
 800c6f4:	f7ff fd90 	bl	800c218 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c6f8:	2503      	movs	r5, #3
}
 800c6fa:	4628      	mov	r0, r5
 800c6fc:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 800c6fe:	f7ff fedd 	bl	800c4bc <USBD_CtlError>
    return USBD_FAIL;
 800c702:	2503      	movs	r5, #3
 800c704:	e7f9      	b.n	800c6fa <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 800c706:	b18d      	cbz	r5, 800c72c <USBD_SetConfig+0x60>
        pdev->dev_config = cfgidx;
 800c708:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c70a:	4629      	mov	r1, r5
 800c70c:	f7ff fd7b 	bl	800c206 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800c710:	4605      	mov	r5, r0
 800c712:	b120      	cbz	r0, 800c71e <USBD_SetConfig+0x52>
          USBD_CtlError(pdev, req);
 800c714:	4631      	mov	r1, r6
 800c716:	4620      	mov	r0, r4
 800c718:	f7ff fed0 	bl	800c4bc <USBD_CtlError>
 800c71c:	e7ed      	b.n	800c6fa <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800c71e:	4620      	mov	r0, r4
 800c720:	f000 fa32 	bl	800cb88 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c724:	2303      	movs	r3, #3
 800c726:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800c72a:	e7e6      	b.n	800c6fa <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 800c72c:	f000 fa2c 	bl	800cb88 <USBD_CtlSendStatus>
 800c730:	e7e3      	b.n	800c6fa <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 800c732:	b1cd      	cbz	r5, 800c768 <USBD_SetConfig+0x9c>
      else if (cfgidx != pdev->dev_config)
 800c734:	6841      	ldr	r1, [r0, #4]
 800c736:	428d      	cmp	r5, r1
 800c738:	d025      	beq.n	800c786 <USBD_SetConfig+0xba>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c73a:	b2c9      	uxtb	r1, r1
 800c73c:	f7ff fd6c 	bl	800c218 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c740:	4b13      	ldr	r3, [pc, #76]	; (800c790 <USBD_SetConfig+0xc4>)
 800c742:	7819      	ldrb	r1, [r3, #0]
 800c744:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c746:	4620      	mov	r0, r4
 800c748:	f7ff fd5d 	bl	800c206 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800c74c:	4605      	mov	r5, r0
 800c74e:	b1b0      	cbz	r0, 800c77e <USBD_SetConfig+0xb2>
          USBD_CtlError(pdev, req);
 800c750:	4631      	mov	r1, r6
 800c752:	4620      	mov	r0, r4
 800c754:	f7ff feb2 	bl	800c4bc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c758:	7921      	ldrb	r1, [r4, #4]
 800c75a:	4620      	mov	r0, r4
 800c75c:	f7ff fd5c 	bl	800c218 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c760:	2302      	movs	r3, #2
 800c762:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800c766:	e7c8      	b.n	800c6fa <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c768:	2302      	movs	r3, #2
 800c76a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800c76e:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c770:	4629      	mov	r1, r5
 800c772:	f7ff fd51 	bl	800c218 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c776:	4620      	mov	r0, r4
 800c778:	f000 fa06 	bl	800cb88 <USBD_CtlSendStatus>
 800c77c:	e7bd      	b.n	800c6fa <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800c77e:	4620      	mov	r0, r4
 800c780:	f000 fa02 	bl	800cb88 <USBD_CtlSendStatus>
 800c784:	e7b9      	b.n	800c6fa <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 800c786:	f000 f9ff 	bl	800cb88 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800c78a:	2500      	movs	r5, #0
 800c78c:	e7b5      	b.n	800c6fa <USBD_SetConfig+0x2e>
 800c78e:	bf00      	nop
 800c790:	20011508 	.word	0x20011508

0800c794 <USBD_GetConfig>:
{
 800c794:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 800c796:	88cb      	ldrh	r3, [r1, #6]
 800c798:	2b01      	cmp	r3, #1
 800c79a:	d10b      	bne.n	800c7b4 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 800c79c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c7a0:	b2db      	uxtb	r3, r3
 800c7a2:	2b02      	cmp	r3, #2
 800c7a4:	d909      	bls.n	800c7ba <USBD_GetConfig+0x26>
 800c7a6:	2b03      	cmp	r3, #3
 800c7a8:	d109      	bne.n	800c7be <USBD_GetConfig+0x2a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c7aa:	2201      	movs	r2, #1
 800c7ac:	1d01      	adds	r1, r0, #4
 800c7ae:	f000 f9bf 	bl	800cb30 <USBD_CtlSendData>
        break;
 800c7b2:	e001      	b.n	800c7b8 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 800c7b4:	f7ff fe82 	bl	800c4bc <USBD_CtlError>
}
 800c7b8:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 800c7ba:	b25b      	sxtb	r3, r3
 800c7bc:	b913      	cbnz	r3, 800c7c4 <USBD_GetConfig+0x30>
        USBD_CtlError(pdev, req);
 800c7be:	f7ff fe7d 	bl	800c4bc <USBD_CtlError>
}
 800c7c2:	e7f9      	b.n	800c7b8 <USBD_GetConfig+0x24>
        pdev->dev_default_config = 0U;
 800c7c4:	4601      	mov	r1, r0
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c7cc:	2201      	movs	r2, #1
 800c7ce:	f000 f9af 	bl	800cb30 <USBD_CtlSendData>
        break;
 800c7d2:	e7f1      	b.n	800c7b8 <USBD_GetConfig+0x24>

0800c7d4 <USBD_GetStatus>:
{
 800c7d4:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800c7d6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c7da:	3b01      	subs	r3, #1
 800c7dc:	2b02      	cmp	r3, #2
 800c7de:	d812      	bhi.n	800c806 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 800c7e0:	88cb      	ldrh	r3, [r1, #6]
 800c7e2:	2b02      	cmp	r3, #2
 800c7e4:	d10c      	bne.n	800c800 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800c7ea:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 800c7ee:	b10b      	cbz	r3, 800c7f4 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c7f0:	2303      	movs	r3, #3
 800c7f2:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c7f4:	2202      	movs	r2, #2
 800c7f6:	f100 010c 	add.w	r1, r0, #12
 800c7fa:	f000 f999 	bl	800cb30 <USBD_CtlSendData>
}
 800c7fe:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 800c800:	f7ff fe5c 	bl	800c4bc <USBD_CtlError>
        break;
 800c804:	e7fb      	b.n	800c7fe <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 800c806:	f7ff fe59 	bl	800c4bc <USBD_CtlError>
}
 800c80a:	e7f8      	b.n	800c7fe <USBD_GetStatus+0x2a>

0800c80c <USBD_ClrFeature>:
{
 800c80c:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800c80e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c812:	3b01      	subs	r3, #1
 800c814:	2b02      	cmp	r3, #2
 800c816:	d809      	bhi.n	800c82c <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c818:	884b      	ldrh	r3, [r1, #2]
 800c81a:	2b01      	cmp	r3, #1
 800c81c:	d000      	beq.n	800c820 <USBD_ClrFeature+0x14>
}
 800c81e:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 800c820:	2300      	movs	r3, #0
 800c822:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c826:	f000 f9af 	bl	800cb88 <USBD_CtlSendStatus>
 800c82a:	e7f8      	b.n	800c81e <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 800c82c:	f7ff fe46 	bl	800c4bc <USBD_CtlError>
}
 800c830:	e7f5      	b.n	800c81e <USBD_ClrFeature+0x12>

0800c832 <USBD_StdDevReq>:
{
 800c832:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c834:	780c      	ldrb	r4, [r1, #0]
 800c836:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800c83a:	2c20      	cmp	r4, #32
 800c83c:	d006      	beq.n	800c84c <USBD_StdDevReq+0x1a>
 800c83e:	2c40      	cmp	r4, #64	; 0x40
 800c840:	d004      	beq.n	800c84c <USBD_StdDevReq+0x1a>
 800c842:	b154      	cbz	r4, 800c85a <USBD_StdDevReq+0x28>
      USBD_CtlError(pdev, req);
 800c844:	f7ff fe3a 	bl	800c4bc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800c848:	2400      	movs	r4, #0
      break;
 800c84a:	e004      	b.n	800c856 <USBD_StdDevReq+0x24>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c84c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800c850:	689b      	ldr	r3, [r3, #8]
 800c852:	4798      	blx	r3
 800c854:	4604      	mov	r4, r0
}
 800c856:	4620      	mov	r0, r4
 800c858:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 800c85a:	784d      	ldrb	r5, [r1, #1]
 800c85c:	2d09      	cmp	r5, #9
 800c85e:	d81d      	bhi.n	800c89c <USBD_StdDevReq+0x6a>
 800c860:	e8df f005 	tbb	[pc, r5]
 800c864:	161c1912 	.word	0x161c1912
 800c868:	1c05081c 	.word	0x1c05081c
 800c86c:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 800c86e:	f7ff fe2f 	bl	800c4d0 <USBD_GetDescriptor>
          break;
 800c872:	e7f0      	b.n	800c856 <USBD_StdDevReq+0x24>
          USBD_SetAddress(pdev, req);
 800c874:	f7ff ff02 	bl	800c67c <USBD_SetAddress>
          break;
 800c878:	e7ed      	b.n	800c856 <USBD_StdDevReq+0x24>
          ret = USBD_SetConfig(pdev, req);
 800c87a:	f7ff ff27 	bl	800c6cc <USBD_SetConfig>
 800c87e:	4604      	mov	r4, r0
          break;
 800c880:	e7e9      	b.n	800c856 <USBD_StdDevReq+0x24>
          USBD_GetConfig(pdev, req);
 800c882:	f7ff ff87 	bl	800c794 <USBD_GetConfig>
          break;
 800c886:	e7e6      	b.n	800c856 <USBD_StdDevReq+0x24>
          USBD_GetStatus(pdev, req);
 800c888:	f7ff ffa4 	bl	800c7d4 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800c88c:	462c      	mov	r4, r5
          break;
 800c88e:	e7e2      	b.n	800c856 <USBD_StdDevReq+0x24>
          USBD_SetFeature(pdev, req);
 800c890:	f7ff fdf6 	bl	800c480 <USBD_SetFeature>
          break;
 800c894:	e7df      	b.n	800c856 <USBD_StdDevReq+0x24>
          USBD_ClrFeature(pdev, req);
 800c896:	f7ff ffb9 	bl	800c80c <USBD_ClrFeature>
          break;
 800c89a:	e7dc      	b.n	800c856 <USBD_StdDevReq+0x24>
          USBD_CtlError(pdev, req);
 800c89c:	f7ff fe0e 	bl	800c4bc <USBD_CtlError>
          break;
 800c8a0:	e7d9      	b.n	800c856 <USBD_StdDevReq+0x24>

0800c8a2 <USBD_StdItfReq>:
{
 800c8a2:	b570      	push	{r4, r5, r6, lr}
 800c8a4:	4605      	mov	r5, r0
 800c8a6:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c8a8:	780b      	ldrb	r3, [r1, #0]
 800c8aa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c8ae:	2b20      	cmp	r3, #32
 800c8b0:	d007      	beq.n	800c8c2 <USBD_StdItfReq+0x20>
 800c8b2:	2b40      	cmp	r3, #64	; 0x40
 800c8b4:	d005      	beq.n	800c8c2 <USBD_StdItfReq+0x20>
 800c8b6:	b123      	cbz	r3, 800c8c2 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 800c8b8:	f7ff fe00 	bl	800c4bc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800c8bc:	2600      	movs	r6, #0
}
 800c8be:	4630      	mov	r0, r6
 800c8c0:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 800c8c2:	f895 329c 	ldrb.w	r3, [r5, #668]	; 0x29c
 800c8c6:	3b01      	subs	r3, #1
 800c8c8:	2b02      	cmp	r3, #2
 800c8ca:	d818      	bhi.n	800c8fe <USBD_StdItfReq+0x5c>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c8cc:	7923      	ldrb	r3, [r4, #4]
 800c8ce:	2b01      	cmp	r3, #1
 800c8d0:	d80f      	bhi.n	800c8f2 <USBD_StdItfReq+0x50>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c8d2:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800c8d6:	689b      	ldr	r3, [r3, #8]
 800c8d8:	4621      	mov	r1, r4
 800c8da:	4628      	mov	r0, r5
 800c8dc:	4798      	blx	r3
 800c8de:	4606      	mov	r6, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c8e0:	88e3      	ldrh	r3, [r4, #6]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d1eb      	bne.n	800c8be <USBD_StdItfReq+0x1c>
 800c8e6:	2800      	cmp	r0, #0
 800c8e8:	d1e9      	bne.n	800c8be <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 800c8ea:	4628      	mov	r0, r5
 800c8ec:	f000 f94c 	bl	800cb88 <USBD_CtlSendStatus>
 800c8f0:	e7e5      	b.n	800c8be <USBD_StdItfReq+0x1c>
            USBD_CtlError(pdev, req);
 800c8f2:	4621      	mov	r1, r4
 800c8f4:	4628      	mov	r0, r5
 800c8f6:	f7ff fde1 	bl	800c4bc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800c8fa:	2600      	movs	r6, #0
 800c8fc:	e7df      	b.n	800c8be <USBD_StdItfReq+0x1c>
          USBD_CtlError(pdev, req);
 800c8fe:	4621      	mov	r1, r4
 800c900:	4628      	mov	r0, r5
 800c902:	f7ff fddb 	bl	800c4bc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800c906:	2600      	movs	r6, #0
          break;
 800c908:	e7d9      	b.n	800c8be <USBD_StdItfReq+0x1c>

0800c90a <USBD_StdEPReq>:
{
 800c90a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c90c:	4606      	mov	r6, r0
 800c90e:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 800c910:	888b      	ldrh	r3, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c912:	780c      	ldrb	r4, [r1, #0]
 800c914:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800c918:	2c20      	cmp	r4, #32
 800c91a:	d008      	beq.n	800c92e <USBD_StdEPReq+0x24>
 800c91c:	b2d9      	uxtb	r1, r3
 800c91e:	2c40      	cmp	r4, #64	; 0x40
 800c920:	d005      	beq.n	800c92e <USBD_StdEPReq+0x24>
 800c922:	b16c      	cbz	r4, 800c940 <USBD_StdEPReq+0x36>
      USBD_CtlError(pdev, req);
 800c924:	4629      	mov	r1, r5
 800c926:	f7ff fdc9 	bl	800c4bc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800c92a:	2400      	movs	r4, #0
      break;
 800c92c:	e006      	b.n	800c93c <USBD_StdEPReq+0x32>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c92e:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 800c932:	689b      	ldr	r3, [r3, #8]
 800c934:	4629      	mov	r1, r5
 800c936:	4630      	mov	r0, r6
 800c938:	4798      	blx	r3
 800c93a:	4604      	mov	r4, r0
}
 800c93c:	4620      	mov	r0, r4
 800c93e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      switch (req->bRequest)
 800c940:	786f      	ldrb	r7, [r5, #1]
 800c942:	2f01      	cmp	r7, #1
 800c944:	d02f      	beq.n	800c9a6 <USBD_StdEPReq+0x9c>
 800c946:	2f03      	cmp	r7, #3
 800c948:	d005      	beq.n	800c956 <USBD_StdEPReq+0x4c>
 800c94a:	2f00      	cmp	r7, #0
 800c94c:	d059      	beq.n	800ca02 <USBD_StdEPReq+0xf8>
          USBD_CtlError(pdev, req);
 800c94e:	4629      	mov	r1, r5
 800c950:	f7ff fdb4 	bl	800c4bc <USBD_CtlError>
          break;
 800c954:	e7f2      	b.n	800c93c <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 800c956:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c95a:	b2db      	uxtb	r3, r3
 800c95c:	2b02      	cmp	r3, #2
 800c95e:	d005      	beq.n	800c96c <USBD_StdEPReq+0x62>
 800c960:	2b03      	cmp	r3, #3
 800c962:	d012      	beq.n	800c98a <USBD_StdEPReq+0x80>
              USBD_CtlError(pdev, req);
 800c964:	4629      	mov	r1, r5
 800c966:	f7ff fda9 	bl	800c4bc <USBD_CtlError>
              break;
 800c96a:	e7e7      	b.n	800c93c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c96c:	b109      	cbz	r1, 800c972 <USBD_StdEPReq+0x68>
 800c96e:	2980      	cmp	r1, #128	; 0x80
 800c970:	d104      	bne.n	800c97c <USBD_StdEPReq+0x72>
                USBD_CtlError(pdev, req);
 800c972:	4629      	mov	r1, r5
 800c974:	4630      	mov	r0, r6
 800c976:	f7ff fda1 	bl	800c4bc <USBD_CtlError>
 800c97a:	e7df      	b.n	800c93c <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c97c:	f000 faff 	bl	800cf7e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c980:	2180      	movs	r1, #128	; 0x80
 800c982:	4630      	mov	r0, r6
 800c984:	f000 fafb 	bl	800cf7e <USBD_LL_StallEP>
 800c988:	e7d8      	b.n	800c93c <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c98a:	886b      	ldrh	r3, [r5, #2]
 800c98c:	b923      	cbnz	r3, 800c998 <USBD_StdEPReq+0x8e>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c98e:	b119      	cbz	r1, 800c998 <USBD_StdEPReq+0x8e>
 800c990:	2980      	cmp	r1, #128	; 0x80
 800c992:	d001      	beq.n	800c998 <USBD_StdEPReq+0x8e>
 800c994:	88eb      	ldrh	r3, [r5, #6]
 800c996:	b11b      	cbz	r3, 800c9a0 <USBD_StdEPReq+0x96>
              (void)USBD_CtlSendStatus(pdev);
 800c998:	4630      	mov	r0, r6
 800c99a:	f000 f8f5 	bl	800cb88 <USBD_CtlSendStatus>
              break;
 800c99e:	e7cd      	b.n	800c93c <USBD_StdEPReq+0x32>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c9a0:	f000 faed 	bl	800cf7e <USBD_LL_StallEP>
 800c9a4:	e7f8      	b.n	800c998 <USBD_StdEPReq+0x8e>
          switch (pdev->dev_state)
 800c9a6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800c9aa:	b2db      	uxtb	r3, r3
 800c9ac:	2b02      	cmp	r3, #2
 800c9ae:	d005      	beq.n	800c9bc <USBD_StdEPReq+0xb2>
 800c9b0:	2b03      	cmp	r3, #3
 800c9b2:	d012      	beq.n	800c9da <USBD_StdEPReq+0xd0>
              USBD_CtlError(pdev, req);
 800c9b4:	4629      	mov	r1, r5
 800c9b6:	f7ff fd81 	bl	800c4bc <USBD_CtlError>
              break;
 800c9ba:	e7bf      	b.n	800c93c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c9bc:	b109      	cbz	r1, 800c9c2 <USBD_StdEPReq+0xb8>
 800c9be:	2980      	cmp	r1, #128	; 0x80
 800c9c0:	d104      	bne.n	800c9cc <USBD_StdEPReq+0xc2>
                USBD_CtlError(pdev, req);
 800c9c2:	4629      	mov	r1, r5
 800c9c4:	4630      	mov	r0, r6
 800c9c6:	f7ff fd79 	bl	800c4bc <USBD_CtlError>
 800c9ca:	e7b7      	b.n	800c93c <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c9cc:	f000 fad7 	bl	800cf7e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c9d0:	2180      	movs	r1, #128	; 0x80
 800c9d2:	4630      	mov	r0, r6
 800c9d4:	f000 fad3 	bl	800cf7e <USBD_LL_StallEP>
 800c9d8:	e7b0      	b.n	800c93c <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c9da:	886b      	ldrh	r3, [r5, #2]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d1ad      	bne.n	800c93c <USBD_StdEPReq+0x32>
                if ((ep_addr & 0x7FU) != 0x00U)
 800c9e0:	f011 0f7f 	tst.w	r1, #127	; 0x7f
 800c9e4:	d10a      	bne.n	800c9fc <USBD_StdEPReq+0xf2>
                (void)USBD_CtlSendStatus(pdev);
 800c9e6:	4630      	mov	r0, r6
 800c9e8:	f000 f8ce 	bl	800cb88 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c9ec:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 800c9f0:	689b      	ldr	r3, [r3, #8]
 800c9f2:	4629      	mov	r1, r5
 800c9f4:	4630      	mov	r0, r6
 800c9f6:	4798      	blx	r3
 800c9f8:	4604      	mov	r4, r0
 800c9fa:	e79f      	b.n	800c93c <USBD_StdEPReq+0x32>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c9fc:	f000 fac7 	bl	800cf8e <USBD_LL_ClearStallEP>
 800ca00:	e7f1      	b.n	800c9e6 <USBD_StdEPReq+0xdc>
          switch (pdev->dev_state)
 800ca02:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800ca06:	b2d2      	uxtb	r2, r2
 800ca08:	2a02      	cmp	r2, #2
 800ca0a:	d006      	beq.n	800ca1a <USBD_StdEPReq+0x110>
 800ca0c:	2a03      	cmp	r2, #3
 800ca0e:	d029      	beq.n	800ca64 <USBD_StdEPReq+0x15a>
              USBD_CtlError(pdev, req);
 800ca10:	4629      	mov	r1, r5
 800ca12:	f7ff fd53 	bl	800c4bc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800ca16:	463c      	mov	r4, r7
              break;
 800ca18:	e790      	b.n	800c93c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ca1a:	b109      	cbz	r1, 800ca20 <USBD_StdEPReq+0x116>
 800ca1c:	2980      	cmp	r1, #128	; 0x80
 800ca1e:	d113      	bne.n	800ca48 <USBD_StdEPReq+0x13e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca20:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ca24:	d115      	bne.n	800ca52 <USBD_StdEPReq+0x148>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ca26:	f001 017f 	and.w	r1, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca2a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800ca2e:	0089      	lsls	r1, r1, #2
 800ca30:	f501 71a8 	add.w	r1, r1, #336	; 0x150
 800ca34:	4431      	add	r1, r6
 800ca36:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 800ca38:	2300      	movs	r3, #0
 800ca3a:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ca3c:	2202      	movs	r2, #2
 800ca3e:	4630      	mov	r0, r6
 800ca40:	f000 f876 	bl	800cb30 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800ca44:	463c      	mov	r4, r7
              break;
 800ca46:	e779      	b.n	800c93c <USBD_StdEPReq+0x32>
                USBD_CtlError(pdev, req);
 800ca48:	4629      	mov	r1, r5
 800ca4a:	f7ff fd37 	bl	800c4bc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800ca4e:	463c      	mov	r4, r7
                break;
 800ca50:	e774      	b.n	800c93c <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca52:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800ca56:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800ca5a:	0089      	lsls	r1, r1, #2
 800ca5c:	3110      	adds	r1, #16
 800ca5e:	4431      	add	r1, r6
 800ca60:	3104      	adds	r1, #4
 800ca62:	e7e9      	b.n	800ca38 <USBD_StdEPReq+0x12e>
              if ((ep_addr & 0x80U) == 0x80U)
 800ca64:	b25b      	sxtb	r3, r3
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	db1f      	blt.n	800caaa <USBD_StdEPReq+0x1a0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ca6a:	f001 020f 	and.w	r2, r1, #15
 800ca6e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800ca72:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800ca76:	f8b2 2164 	ldrh.w	r2, [r2, #356]	; 0x164
 800ca7a:	b322      	cbz	r2, 800cac6 <USBD_StdEPReq+0x1bc>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	db27      	blt.n	800cad0 <USBD_StdEPReq+0x1c6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ca80:	f001 037f 	and.w	r3, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ca84:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ca88:	009c      	lsls	r4, r3, #2
 800ca8a:	f504 74a8 	add.w	r4, r4, #336	; 0x150
 800ca8e:	4434      	add	r4, r6
 800ca90:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ca92:	b109      	cbz	r1, 800ca98 <USBD_StdEPReq+0x18e>
 800ca94:	2980      	cmp	r1, #128	; 0x80
 800ca96:	d124      	bne.n	800cae2 <USBD_StdEPReq+0x1d8>
                pep->status = 0x0000U;
 800ca98:	2300      	movs	r3, #0
 800ca9a:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ca9c:	2202      	movs	r2, #2
 800ca9e:	4621      	mov	r1, r4
 800caa0:	4630      	mov	r0, r6
 800caa2:	f000 f845 	bl	800cb30 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800caa6:	463c      	mov	r4, r7
              break;
 800caa8:	e748      	b.n	800c93c <USBD_StdEPReq+0x32>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800caaa:	f001 020f 	and.w	r2, r1, #15
 800caae:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800cab2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800cab6:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800cab8:	2a00      	cmp	r2, #0
 800caba:	d1df      	bne.n	800ca7c <USBD_StdEPReq+0x172>
                  USBD_CtlError(pdev, req);
 800cabc:	4629      	mov	r1, r5
 800cabe:	f7ff fcfd 	bl	800c4bc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800cac2:	463c      	mov	r4, r7
                  break;
 800cac4:	e73a      	b.n	800c93c <USBD_StdEPReq+0x32>
                  USBD_CtlError(pdev, req);
 800cac6:	4629      	mov	r1, r5
 800cac8:	f7ff fcf8 	bl	800c4bc <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800cacc:	463c      	mov	r4, r7
                  break;
 800cace:	e735      	b.n	800c93c <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800cad0:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800cad4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800cad8:	009c      	lsls	r4, r3, #2
 800cada:	3410      	adds	r4, #16
 800cadc:	4434      	add	r4, r6
 800cade:	3404      	adds	r4, #4
 800cae0:	e7d7      	b.n	800ca92 <USBD_StdEPReq+0x188>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800cae2:	4630      	mov	r0, r6
 800cae4:	f000 fa5b 	bl	800cf9e <USBD_LL_IsStallEP>
 800cae8:	b110      	cbz	r0, 800caf0 <USBD_StdEPReq+0x1e6>
                pep->status = 0x0001U;
 800caea:	2301      	movs	r3, #1
 800caec:	6023      	str	r3, [r4, #0]
 800caee:	e7d5      	b.n	800ca9c <USBD_StdEPReq+0x192>
                pep->status = 0x0000U;
 800caf0:	2300      	movs	r3, #0
 800caf2:	6023      	str	r3, [r4, #0]
 800caf4:	e7d2      	b.n	800ca9c <USBD_StdEPReq+0x192>

0800caf6 <USBD_GetString>:
  if (desc == NULL)
 800caf6:	b1d0      	cbz	r0, 800cb2e <USBD_GetString+0x38>
{
 800caf8:	b570      	push	{r4, r5, r6, lr}
 800cafa:	460d      	mov	r5, r1
 800cafc:	4616      	mov	r6, r2
 800cafe:	4604      	mov	r4, r0
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800cb00:	f7ff fcb4 	bl	800c46c <USBD_GetLen>
 800cb04:	1c43      	adds	r3, r0, #1
 800cb06:	005b      	lsls	r3, r3, #1
 800cb08:	b29b      	uxth	r3, r3
 800cb0a:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 800cb0c:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cb0e:	2303      	movs	r3, #3
 800cb10:	706b      	strb	r3, [r5, #1]
  idx++;
 800cb12:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 800cb14:	e007      	b.n	800cb26 <USBD_GetString+0x30>
    unicode[idx] = *pdesc;
 800cb16:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 800cb18:	3401      	adds	r4, #1
    idx++;
 800cb1a:	1c5a      	adds	r2, r3, #1
 800cb1c:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 800cb1e:	2100      	movs	r1, #0
 800cb20:	54a9      	strb	r1, [r5, r2]
    idx++;
 800cb22:	3302      	adds	r3, #2
 800cb24:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 800cb26:	7822      	ldrb	r2, [r4, #0]
 800cb28:	2a00      	cmp	r2, #0
 800cb2a:	d1f4      	bne.n	800cb16 <USBD_GetString+0x20>
}
 800cb2c:	bd70      	pop	{r4, r5, r6, pc}
 800cb2e:	4770      	bx	lr

0800cb30 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800cb30:	b508      	push	{r3, lr}
 800cb32:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800cb34:	2202      	movs	r2, #2
 800cb36:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800cb3a:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800cb3c:	61c3      	str	r3, [r0, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cb3e:	460a      	mov	r2, r1
 800cb40:	2100      	movs	r1, #0
 800cb42:	f000 fa4b 	bl	800cfdc <USBD_LL_Transmit>

  return USBD_OK;
}
 800cb46:	2000      	movs	r0, #0
 800cb48:	bd08      	pop	{r3, pc}

0800cb4a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800cb4a:	b508      	push	{r3, lr}
 800cb4c:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cb4e:	460a      	mov	r2, r1
 800cb50:	2100      	movs	r1, #0
 800cb52:	f000 fa43 	bl	800cfdc <USBD_LL_Transmit>

  return USBD_OK;
}
 800cb56:	2000      	movs	r0, #0
 800cb58:	bd08      	pop	{r3, pc}

0800cb5a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800cb5a:	b508      	push	{r3, lr}
 800cb5c:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800cb5e:	2203      	movs	r2, #3
 800cb60:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800cb64:	f8c0 3158 	str.w	r3, [r0, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800cb68:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cb6c:	460a      	mov	r2, r1
 800cb6e:	2100      	movs	r1, #0
 800cb70:	f000 fa3c 	bl	800cfec <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800cb74:	2000      	movs	r0, #0
 800cb76:	bd08      	pop	{r3, pc}

0800cb78 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cb78:	b508      	push	{r3, lr}
 800cb7a:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cb7c:	460a      	mov	r2, r1
 800cb7e:	2100      	movs	r1, #0
 800cb80:	f000 fa34 	bl	800cfec <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800cb84:	2000      	movs	r0, #0
 800cb86:	bd08      	pop	{r3, pc}

0800cb88 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cb88:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cb8a:	2204      	movs	r2, #4
 800cb8c:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800cb90:	2300      	movs	r3, #0
 800cb92:	461a      	mov	r2, r3
 800cb94:	4619      	mov	r1, r3
 800cb96:	f000 fa21 	bl	800cfdc <USBD_LL_Transmit>

  return USBD_OK;
}
 800cb9a:	2000      	movs	r0, #0
 800cb9c:	bd08      	pop	{r3, pc}

0800cb9e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cb9e:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cba0:	2205      	movs	r2, #5
 800cba2:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cba6:	2300      	movs	r3, #0
 800cba8:	461a      	mov	r2, r3
 800cbaa:	4619      	mov	r1, r3
 800cbac:	f000 fa1e 	bl	800cfec <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800cbb0:	2000      	movs	r0, #0
 800cbb2:	bd08      	pop	{r3, pc}

0800cbb4 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800cbb4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	490f      	ldr	r1, [pc, #60]	; (800cbf8 <MX_USB_Device_Init+0x44>)
 800cbba:	4810      	ldr	r0, [pc, #64]	; (800cbfc <MX_USB_Device_Init+0x48>)
 800cbbc:	f7ff faf1 	bl	800c1a2 <USBD_Init>
 800cbc0:	b970      	cbnz	r0, 800cbe0 <MX_USB_Device_Init+0x2c>
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800cbc2:	490f      	ldr	r1, [pc, #60]	; (800cc00 <MX_USB_Device_Init+0x4c>)
 800cbc4:	480d      	ldr	r0, [pc, #52]	; (800cbfc <MX_USB_Device_Init+0x48>)
 800cbc6:	f7ff fb03 	bl	800c1d0 <USBD_RegisterClass>
 800cbca:	b960      	cbnz	r0, 800cbe6 <MX_USB_Device_Init+0x32>
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800cbcc:	490d      	ldr	r1, [pc, #52]	; (800cc04 <MX_USB_Device_Init+0x50>)
 800cbce:	480b      	ldr	r0, [pc, #44]	; (800cbfc <MX_USB_Device_Init+0x48>)
 800cbd0:	f7ff fab3 	bl	800c13a <USBD_CDC_RegisterInterface>
 800cbd4:	b950      	cbnz	r0, 800cbec <MX_USB_Device_Init+0x38>
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800cbd6:	4809      	ldr	r0, [pc, #36]	; (800cbfc <MX_USB_Device_Init+0x48>)
 800cbd8:	f7ff fb11 	bl	800c1fe <USBD_Start>
 800cbdc:	b948      	cbnz	r0, 800cbf2 <MX_USB_Device_Init+0x3e>
    Error_Handler();
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800cbde:	bd08      	pop	{r3, pc}
    Error_Handler();
 800cbe0:	f7f5 f9ca 	bl	8001f78 <Error_Handler>
 800cbe4:	e7ed      	b.n	800cbc2 <MX_USB_Device_Init+0xe>
    Error_Handler();
 800cbe6:	f7f5 f9c7 	bl	8001f78 <Error_Handler>
 800cbea:	e7ef      	b.n	800cbcc <MX_USB_Device_Init+0x18>
    Error_Handler();
 800cbec:	f7f5 f9c4 	bl	8001f78 <Error_Handler>
 800cbf0:	e7f1      	b.n	800cbd6 <MX_USB_Device_Init+0x22>
    Error_Handler();
 800cbf2:	f7f5 f9c1 	bl	8001f78 <Error_Handler>
}
 800cbf6:	e7f2      	b.n	800cbde <MX_USB_Device_Init+0x2a>
 800cbf8:	20000224 	.word	0x20000224
 800cbfc:	2001150c 	.word	0x2001150c
 800cc00:	20000100 	.word	0x20000100
 800cc04:	20000210 	.word	0x20000210

0800cc08 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800cc08:	2000      	movs	r0, #0
 800cc0a:	4770      	bx	lr

0800cc0c <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 800cc0c:	2000      	movs	r0, #0
 800cc0e:	4770      	bx	lr

0800cc10 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800cc10:	2000      	movs	r0, #0
 800cc12:	4770      	bx	lr

0800cc14 <CDC_Receive_FS>:
{
 800cc14:	b510      	push	{r4, lr}
 800cc16:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cc18:	4c04      	ldr	r4, [pc, #16]	; (800cc2c <CDC_Receive_FS+0x18>)
 800cc1a:	4620      	mov	r0, r4
 800cc1c:	f7ff fa9f 	bl	800c15e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cc20:	4620      	mov	r0, r4
 800cc22:	f7ff faa5 	bl	800c170 <USBD_CDC_ReceivePacket>
}
 800cc26:	2000      	movs	r0, #0
 800cc28:	bd10      	pop	{r4, pc}
 800cc2a:	bf00      	nop
 800cc2c:	2001150c 	.word	0x2001150c

0800cc30 <CDC_Init_FS>:
{
 800cc30:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800cc32:	4c06      	ldr	r4, [pc, #24]	; (800cc4c <CDC_Init_FS+0x1c>)
 800cc34:	2200      	movs	r2, #0
 800cc36:	4906      	ldr	r1, [pc, #24]	; (800cc50 <CDC_Init_FS+0x20>)
 800cc38:	4620      	mov	r0, r4
 800cc3a:	f7ff fa85 	bl	800c148 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800cc3e:	4905      	ldr	r1, [pc, #20]	; (800cc54 <CDC_Init_FS+0x24>)
 800cc40:	4620      	mov	r0, r4
 800cc42:	f7ff fa8c 	bl	800c15e <USBD_CDC_SetRxBuffer>
}
 800cc46:	2000      	movs	r0, #0
 800cc48:	bd10      	pop	{r4, pc}
 800cc4a:	bf00      	nop
 800cc4c:	2001150c 	.word	0x2001150c
 800cc50:	20011fdc 	.word	0x20011fdc
 800cc54:	200117dc 	.word	0x200117dc

0800cc58 <USBD_CDC_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800cc58:	2312      	movs	r3, #18
 800cc5a:	800b      	strh	r3, [r1, #0]
  return USBD_CDC_DeviceDesc;
}
 800cc5c:	4800      	ldr	r0, [pc, #0]	; (800cc60 <USBD_CDC_DeviceDescriptor+0x8>)
 800cc5e:	4770      	bx	lr
 800cc60:	20000244 	.word	0x20000244

0800cc64 <USBD_CDC_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cc64:	2304      	movs	r3, #4
 800cc66:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 800cc68:	4800      	ldr	r0, [pc, #0]	; (800cc6c <USBD_CDC_LangIDStrDescriptor+0x8>)
 800cc6a:	4770      	bx	lr
 800cc6c:	20000258 	.word	0x20000258

0800cc70 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 800cc70:	2300      	movs	r3, #0
 800cc72:	4293      	cmp	r3, r2
 800cc74:	d21e      	bcs.n	800ccb4 <IntToUnicode+0x44>
{
 800cc76:	b500      	push	{lr}
 800cc78:	e010      	b.n	800cc9c <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cc7a:	f10c 0c37 	add.w	ip, ip, #55	; 0x37
 800cc7e:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 800cc82:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 800cc84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800cc88:	f10c 0c01 	add.w	ip, ip, #1
 800cc8c:	f04f 0e00 	mov.w	lr, #0
 800cc90:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 800cc94:	3301      	adds	r3, #1
 800cc96:	b2db      	uxtb	r3, r3
 800cc98:	4293      	cmp	r3, r2
 800cc9a:	d209      	bcs.n	800ccb0 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 800cc9c:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 800cca0:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
 800cca4:	d2e9      	bcs.n	800cc7a <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 800cca6:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800ccaa:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 800ccae:	e7e8      	b.n	800cc82 <IntToUnicode+0x12>
  }
}
 800ccb0:	f85d fb04 	ldr.w	pc, [sp], #4
 800ccb4:	4770      	bx	lr
	...

0800ccb8 <Get_SerialNum>:
{
 800ccb8:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ccba:	4b0b      	ldr	r3, [pc, #44]	; (800cce8 <Get_SerialNum+0x30>)
 800ccbc:	f8d3 0590 	ldr.w	r0, [r3, #1424]	; 0x590
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ccc0:	f8d3 4594 	ldr.w	r4, [r3, #1428]	; 0x594
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ccc4:	f8d3 3598 	ldr.w	r3, [r3, #1432]	; 0x598
  if (deviceserial0 != 0)
 800ccc8:	18c0      	adds	r0, r0, r3
 800ccca:	d100      	bne.n	800ccce <Get_SerialNum+0x16>
}
 800cccc:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ccce:	4d07      	ldr	r5, [pc, #28]	; (800ccec <Get_SerialNum+0x34>)
 800ccd0:	2208      	movs	r2, #8
 800ccd2:	1ca9      	adds	r1, r5, #2
 800ccd4:	f7ff ffcc 	bl	800cc70 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ccd8:	2204      	movs	r2, #4
 800ccda:	f105 0112 	add.w	r1, r5, #18
 800ccde:	4620      	mov	r0, r4
 800cce0:	f7ff ffc6 	bl	800cc70 <IntToUnicode>
}
 800cce4:	e7f2      	b.n	800cccc <Get_SerialNum+0x14>
 800cce6:	bf00      	nop
 800cce8:	1fff7000 	.word	0x1fff7000
 800ccec:	2000025c 	.word	0x2000025c

0800ccf0 <USBD_CDC_SerialStrDescriptor>:
{
 800ccf0:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800ccf2:	231a      	movs	r3, #26
 800ccf4:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 800ccf6:	f7ff ffdf 	bl	800ccb8 <Get_SerialNum>
}
 800ccfa:	4801      	ldr	r0, [pc, #4]	; (800cd00 <USBD_CDC_SerialStrDescriptor+0x10>)
 800ccfc:	bd08      	pop	{r3, pc}
 800ccfe:	bf00      	nop
 800cd00:	2000025c 	.word	0x2000025c

0800cd04 <USBD_CDC_ProductStrDescriptor>:
{
 800cd04:	b508      	push	{r3, lr}
 800cd06:	460a      	mov	r2, r1
  if(speed == 0)
 800cd08:	b928      	cbnz	r0, 800cd16 <USBD_CDC_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800cd0a:	4905      	ldr	r1, [pc, #20]	; (800cd20 <USBD_CDC_ProductStrDescriptor+0x1c>)
 800cd0c:	4805      	ldr	r0, [pc, #20]	; (800cd24 <USBD_CDC_ProductStrDescriptor+0x20>)
 800cd0e:	f7ff fef2 	bl	800caf6 <USBD_GetString>
}
 800cd12:	4803      	ldr	r0, [pc, #12]	; (800cd20 <USBD_CDC_ProductStrDescriptor+0x1c>)
 800cd14:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800cd16:	4902      	ldr	r1, [pc, #8]	; (800cd20 <USBD_CDC_ProductStrDescriptor+0x1c>)
 800cd18:	4802      	ldr	r0, [pc, #8]	; (800cd24 <USBD_CDC_ProductStrDescriptor+0x20>)
 800cd1a:	f7ff feec 	bl	800caf6 <USBD_GetString>
 800cd1e:	e7f8      	b.n	800cd12 <USBD_CDC_ProductStrDescriptor+0xe>
 800cd20:	200127dc 	.word	0x200127dc
 800cd24:	08013a4c 	.word	0x08013a4c

0800cd28 <USBD_CDC_ManufacturerStrDescriptor>:
{
 800cd28:	b510      	push	{r4, lr}
 800cd2a:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cd2c:	4c03      	ldr	r4, [pc, #12]	; (800cd3c <USBD_CDC_ManufacturerStrDescriptor+0x14>)
 800cd2e:	4621      	mov	r1, r4
 800cd30:	4803      	ldr	r0, [pc, #12]	; (800cd40 <USBD_CDC_ManufacturerStrDescriptor+0x18>)
 800cd32:	f7ff fee0 	bl	800caf6 <USBD_GetString>
}
 800cd36:	4620      	mov	r0, r4
 800cd38:	bd10      	pop	{r4, pc}
 800cd3a:	bf00      	nop
 800cd3c:	200127dc 	.word	0x200127dc
 800cd40:	08013a64 	.word	0x08013a64

0800cd44 <USBD_CDC_ConfigStrDescriptor>:
{
 800cd44:	b508      	push	{r3, lr}
 800cd46:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 800cd48:	b928      	cbnz	r0, 800cd56 <USBD_CDC_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800cd4a:	4905      	ldr	r1, [pc, #20]	; (800cd60 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 800cd4c:	4805      	ldr	r0, [pc, #20]	; (800cd64 <USBD_CDC_ConfigStrDescriptor+0x20>)
 800cd4e:	f7ff fed2 	bl	800caf6 <USBD_GetString>
}
 800cd52:	4803      	ldr	r0, [pc, #12]	; (800cd60 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 800cd54:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800cd56:	4902      	ldr	r1, [pc, #8]	; (800cd60 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 800cd58:	4802      	ldr	r0, [pc, #8]	; (800cd64 <USBD_CDC_ConfigStrDescriptor+0x20>)
 800cd5a:	f7ff fecc 	bl	800caf6 <USBD_GetString>
 800cd5e:	e7f8      	b.n	800cd52 <USBD_CDC_ConfigStrDescriptor+0xe>
 800cd60:	200127dc 	.word	0x200127dc
 800cd64:	08013a78 	.word	0x08013a78

0800cd68 <USBD_CDC_InterfaceStrDescriptor>:
{
 800cd68:	b508      	push	{r3, lr}
 800cd6a:	460a      	mov	r2, r1
  if(speed == 0)
 800cd6c:	b928      	cbnz	r0, 800cd7a <USBD_CDC_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800cd6e:	4905      	ldr	r1, [pc, #20]	; (800cd84 <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 800cd70:	4805      	ldr	r0, [pc, #20]	; (800cd88 <USBD_CDC_InterfaceStrDescriptor+0x20>)
 800cd72:	f7ff fec0 	bl	800caf6 <USBD_GetString>
}
 800cd76:	4803      	ldr	r0, [pc, #12]	; (800cd84 <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 800cd78:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800cd7a:	4902      	ldr	r1, [pc, #8]	; (800cd84 <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 800cd7c:	4802      	ldr	r0, [pc, #8]	; (800cd88 <USBD_CDC_InterfaceStrDescriptor+0x20>)
 800cd7e:	f7ff feba 	bl	800caf6 <USBD_GetString>
 800cd82:	e7f8      	b.n	800cd76 <USBD_CDC_InterfaceStrDescriptor+0xe>
 800cd84:	200127dc 	.word	0x200127dc
 800cd88:	08013a84 	.word	0x08013a84

0800cd8c <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800cd8c:	2803      	cmp	r0, #3
 800cd8e:	d805      	bhi.n	800cd9c <USBD_Get_USB_Status+0x10>
 800cd90:	e8df f000 	tbb	[pc, r0]
 800cd94:	05020405 	.word	0x05020405
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cd98:	2001      	movs	r0, #1
    break;
 800cd9a:	4770      	bx	lr
      usb_status = USBD_FAIL;
 800cd9c:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800cd9e:	4770      	bx	lr

0800cda0 <SystemClockConfig_Resume>:
{
 800cda0:	b508      	push	{r3, lr}
  SystemClock_Config();
 800cda2:	f7f5 f8f1 	bl	8001f88 <SystemClock_Config>
}
 800cda6:	bd08      	pop	{r3, pc}

0800cda8 <HAL_PCD_MspInit>:
{
 800cda8:	b510      	push	{r4, lr}
 800cdaa:	b096      	sub	sp, #88	; 0x58
 800cdac:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800cdae:	2254      	movs	r2, #84	; 0x54
 800cdb0:	2100      	movs	r1, #0
 800cdb2:	a801      	add	r0, sp, #4
 800cdb4:	f001 fae4 	bl	800e380 <memset>
  if(pcdHandle->Instance==USB)
 800cdb8:	6822      	ldr	r2, [r4, #0]
 800cdba:	4b11      	ldr	r3, [pc, #68]	; (800ce00 <HAL_PCD_MspInit+0x58>)
 800cdbc:	429a      	cmp	r2, r3
 800cdbe:	d001      	beq.n	800cdc4 <HAL_PCD_MspInit+0x1c>
}
 800cdc0:	b016      	add	sp, #88	; 0x58
 800cdc2:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800cdc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800cdc8:	9301      	str	r3, [sp, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800cdca:	a801      	add	r0, sp, #4
 800cdcc:	f7fc f85c 	bl	8008e88 <HAL_RCCEx_PeriphCLKConfig>
 800cdd0:	b990      	cbnz	r0, 800cdf8 <HAL_PCD_MspInit+0x50>
    __HAL_RCC_USB_CLK_ENABLE();
 800cdd2:	4b0c      	ldr	r3, [pc, #48]	; (800ce04 <HAL_PCD_MspInit+0x5c>)
 800cdd4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800cdd6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800cdda:	659a      	str	r2, [r3, #88]	; 0x58
 800cddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cdde:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800cde2:	9300      	str	r3, [sp, #0]
 800cde4:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800cde6:	2200      	movs	r2, #0
 800cde8:	4611      	mov	r1, r2
 800cdea:	2014      	movs	r0, #20
 800cdec:	f7f9 f918 	bl	8006020 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800cdf0:	2014      	movs	r0, #20
 800cdf2:	f7f9 f94d 	bl	8006090 <HAL_NVIC_EnableIRQ>
}
 800cdf6:	e7e3      	b.n	800cdc0 <HAL_PCD_MspInit+0x18>
      Error_Handler();
 800cdf8:	f7f5 f8be 	bl	8001f78 <Error_Handler>
 800cdfc:	e7e9      	b.n	800cdd2 <HAL_PCD_MspInit+0x2a>
 800cdfe:	bf00      	nop
 800ce00:	40005c00 	.word	0x40005c00
 800ce04:	40021000 	.word	0x40021000

0800ce08 <HAL_PCD_SetupStageCallback>:
{
 800ce08:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ce0a:	f500 712c 	add.w	r1, r0, #688	; 0x2b0
 800ce0e:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800ce12:	f7ff fa09 	bl	800c228 <USBD_LL_SetupStage>
}
 800ce16:	bd08      	pop	{r3, pc}

0800ce18 <HAL_PCD_DataOutStageCallback>:
{
 800ce18:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ce1a:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800ce1e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800ce22:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 800ce26:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800ce2a:	f7ff fa29 	bl	800c280 <USBD_LL_DataOutStage>
}
 800ce2e:	bd08      	pop	{r3, pc}

0800ce30 <HAL_PCD_DataInStageCallback>:
{
 800ce30:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ce32:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800ce36:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800ce3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ce3c:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800ce40:	f7ff fa5a 	bl	800c2f8 <USBD_LL_DataInStage>
}
 800ce44:	bd08      	pop	{r3, pc}

0800ce46 <HAL_PCD_SOFCallback>:
{
 800ce46:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ce48:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800ce4c:	f7ff fafa 	bl	800c444 <USBD_LL_SOF>
}
 800ce50:	bd08      	pop	{r3, pc}

0800ce52 <HAL_PCD_ResetCallback>:
{
 800ce52:	b510      	push	{r4, lr}
 800ce54:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ce56:	6883      	ldr	r3, [r0, #8]
 800ce58:	2b02      	cmp	r3, #2
 800ce5a:	d109      	bne.n	800ce70 <HAL_PCD_ResetCallback+0x1e>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ce5c:	2101      	movs	r1, #1
 800ce5e:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 800ce62:	f7ff fad5 	bl	800c410 <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ce66:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 800ce6a:	f7ff faa4 	bl	800c3b6 <USBD_LL_Reset>
}
 800ce6e:	bd10      	pop	{r4, pc}
    Error_Handler();
 800ce70:	f7f5 f882 	bl	8001f78 <Error_Handler>
 800ce74:	e7f2      	b.n	800ce5c <HAL_PCD_ResetCallback+0xa>
	...

0800ce78 <HAL_PCD_SuspendCallback>:
{
 800ce78:	b510      	push	{r4, lr}
 800ce7a:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ce7c:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800ce80:	f7ff fac9 	bl	800c416 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 800ce84:	69a3      	ldr	r3, [r4, #24]
 800ce86:	b123      	cbz	r3, 800ce92 <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ce88:	4a02      	ldr	r2, [pc, #8]	; (800ce94 <HAL_PCD_SuspendCallback+0x1c>)
 800ce8a:	6913      	ldr	r3, [r2, #16]
 800ce8c:	f043 0306 	orr.w	r3, r3, #6
 800ce90:	6113      	str	r3, [r2, #16]
}
 800ce92:	bd10      	pop	{r4, pc}
 800ce94:	e000ed00 	.word	0xe000ed00

0800ce98 <HAL_PCD_ResumeCallback>:
{
 800ce98:	b510      	push	{r4, lr}
 800ce9a:	4604      	mov	r4, r0
  if (hpcd->Init.low_power_enable)
 800ce9c:	6983      	ldr	r3, [r0, #24]
 800ce9e:	b923      	cbnz	r3, 800ceaa <HAL_PCD_ResumeCallback+0x12>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cea0:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 800cea4:	f7ff fac1 	bl	800c42a <USBD_LL_Resume>
}
 800cea8:	bd10      	pop	{r4, pc}
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ceaa:	4a04      	ldr	r2, [pc, #16]	; (800cebc <HAL_PCD_ResumeCallback+0x24>)
 800ceac:	6913      	ldr	r3, [r2, #16]
 800ceae:	f023 0306 	bic.w	r3, r3, #6
 800ceb2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800ceb4:	f7ff ff74 	bl	800cda0 <SystemClockConfig_Resume>
 800ceb8:	e7f2      	b.n	800cea0 <HAL_PCD_ResumeCallback+0x8>
 800ceba:	bf00      	nop
 800cebc:	e000ed00 	.word	0xe000ed00

0800cec0 <USBD_LL_Init>:
{
 800cec0:	b510      	push	{r4, lr}
 800cec2:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 800cec4:	481e      	ldr	r0, [pc, #120]	; (800cf40 <USBD_LL_Init+0x80>)
 800cec6:	f8c0 42f0 	str.w	r4, [r0, #752]	; 0x2f0
  pdev->pData = &hpcd_USB_FS;
 800ceca:	f8c4 02c4 	str.w	r0, [r4, #708]	; 0x2c4
  hpcd_USB_FS.Instance = USB;
 800cece:	4b1d      	ldr	r3, [pc, #116]	; (800cf44 <USBD_LL_Init+0x84>)
 800ced0:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800ced2:	2308      	movs	r3, #8
 800ced4:	6043      	str	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800ced6:	2302      	movs	r3, #2
 800ced8:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ceda:	6103      	str	r3, [r0, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800cedc:	2300      	movs	r3, #0
 800cede:	6143      	str	r3, [r0, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800cee0:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800cee2:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800cee4:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800cee6:	f7fa fb46 	bl	8007576 <HAL_PCD_Init>
 800ceea:	bb30      	cbnz	r0, 800cf3a <USBD_LL_Init+0x7a>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800ceec:	2318      	movs	r3, #24
 800ceee:	2200      	movs	r2, #0
 800cef0:	4611      	mov	r1, r2
 800cef2:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800cef6:	f7fb fa78 	bl	80083ea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800cefa:	2358      	movs	r3, #88	; 0x58
 800cefc:	2200      	movs	r2, #0
 800cefe:	2180      	movs	r1, #128	; 0x80
 800cf00:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800cf04:	f7fb fa71 	bl	80083ea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800cf08:	23c0      	movs	r3, #192	; 0xc0
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	2181      	movs	r1, #129	; 0x81
 800cf0e:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800cf12:	f7fb fa6a 	bl	80083ea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800cf16:	f44f 7388 	mov.w	r3, #272	; 0x110
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	2101      	movs	r1, #1
 800cf1e:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800cf22:	f7fb fa62 	bl	80083ea <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800cf26:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cf2a:	2200      	movs	r2, #0
 800cf2c:	2182      	movs	r1, #130	; 0x82
 800cf2e:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800cf32:	f7fb fa5a 	bl	80083ea <HAL_PCDEx_PMAConfig>
}
 800cf36:	2000      	movs	r0, #0
 800cf38:	bd10      	pop	{r4, pc}
    Error_Handler( );
 800cf3a:	f7f5 f81d 	bl	8001f78 <Error_Handler>
 800cf3e:	e7d5      	b.n	800ceec <USBD_LL_Init+0x2c>
 800cf40:	200129dc 	.word	0x200129dc
 800cf44:	40005c00 	.word	0x40005c00

0800cf48 <USBD_LL_Start>:
{
 800cf48:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800cf4a:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800cf4e:	f7fa fb84 	bl	800765a <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf52:	f7ff ff1b 	bl	800cd8c <USBD_Get_USB_Status>
}
 800cf56:	bd08      	pop	{r3, pc}

0800cf58 <USBD_LL_OpenEP>:
{
 800cf58:	b508      	push	{r3, lr}
 800cf5a:	4694      	mov	ip, r2
 800cf5c:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cf5e:	4663      	mov	r3, ip
 800cf60:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800cf64:	f7fb f90a 	bl	800817c <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf68:	f7ff ff10 	bl	800cd8c <USBD_Get_USB_Status>
}
 800cf6c:	bd08      	pop	{r3, pc}

0800cf6e <USBD_LL_CloseEP>:
{
 800cf6e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800cf70:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800cf74:	f7fb f944 	bl	8008200 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf78:	f7ff ff08 	bl	800cd8c <USBD_Get_USB_Status>
}
 800cf7c:	bd08      	pop	{r3, pc}

0800cf7e <USBD_LL_StallEP>:
{
 800cf7e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800cf80:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800cf84:	f7fb f9c1 	bl	800830a <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf88:	f7ff ff00 	bl	800cd8c <USBD_Get_USB_Status>
}
 800cf8c:	bd08      	pop	{r3, pc}

0800cf8e <USBD_LL_ClearStallEP>:
{
 800cf8e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cf90:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800cf94:	f7fb f9ee 	bl	8008374 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800cf98:	f7ff fef8 	bl	800cd8c <USBD_Get_USB_Status>
}
 800cf9c:	bd08      	pop	{r3, pc}

0800cf9e <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cf9e:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800cfa2:	f011 0f80 	tst.w	r1, #128	; 0x80
 800cfa6:	d108      	bne.n	800cfba <USBD_LL_IsStallEP+0x1c>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cfa8:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800cfac:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800cfb0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800cfb4:	f891 016a 	ldrb.w	r0, [r1, #362]	; 0x16a
}
 800cfb8:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cfba:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800cfbe:	3101      	adds	r1, #1
 800cfc0:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800cfc4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800cfc8:	7888      	ldrb	r0, [r1, #2]
 800cfca:	4770      	bx	lr

0800cfcc <USBD_LL_SetUSBAddress>:
{
 800cfcc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cfce:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800cfd2:	f7fa ffe6 	bl	8007fa2 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800cfd6:	f7ff fed9 	bl	800cd8c <USBD_Get_USB_Status>
}
 800cfda:	bd08      	pop	{r3, pc}

0800cfdc <USBD_LL_Transmit>:
{
 800cfdc:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cfde:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800cfe2:	f7fb f96a 	bl	80082ba <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800cfe6:	f7ff fed1 	bl	800cd8c <USBD_Get_USB_Status>
}
 800cfea:	bd08      	pop	{r3, pc}

0800cfec <USBD_LL_PrepareReceive>:
{
 800cfec:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cfee:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800cff2:	f7fb f937 	bl	8008264 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800cff6:	f7ff fec9 	bl	800cd8c <USBD_Get_USB_Status>
}
 800cffa:	bd08      	pop	{r3, pc}

0800cffc <USBD_LL_GetRxDataSize>:
{
 800cffc:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cffe:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800d002:	f7fb f951 	bl	80082a8 <HAL_PCD_EP_GetRxCount>
}
 800d006:	bd08      	pop	{r3, pc}

0800d008 <HAL_PCDEx_LPM_Callback>:
{
 800d008:	b510      	push	{r4, lr}
 800d00a:	4604      	mov	r4, r0
  switch (msg)
 800d00c:	b111      	cbz	r1, 800d014 <HAL_PCDEx_LPM_Callback+0xc>
 800d00e:	2901      	cmp	r1, #1
 800d010:	d00f      	beq.n	800d032 <HAL_PCDEx_LPM_Callback+0x2a>
}
 800d012:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 800d014:	6983      	ldr	r3, [r0, #24]
 800d016:	b923      	cbnz	r3, 800d022 <HAL_PCDEx_LPM_Callback+0x1a>
    USBD_LL_Resume(hpcd->pData);
 800d018:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 800d01c:	f7ff fa05 	bl	800c42a <USBD_LL_Resume>
    break;
 800d020:	e7f7      	b.n	800d012 <HAL_PCDEx_LPM_Callback+0xa>
      SystemClockConfig_Resume();
 800d022:	f7ff febd 	bl	800cda0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d026:	4a09      	ldr	r2, [pc, #36]	; (800d04c <HAL_PCDEx_LPM_Callback+0x44>)
 800d028:	6913      	ldr	r3, [r2, #16]
 800d02a:	f023 0306 	bic.w	r3, r3, #6
 800d02e:	6113      	str	r3, [r2, #16]
 800d030:	e7f2      	b.n	800d018 <HAL_PCDEx_LPM_Callback+0x10>
    USBD_LL_Suspend(hpcd->pData);
 800d032:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800d036:	f7ff f9ee 	bl	800c416 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800d03a:	69a3      	ldr	r3, [r4, #24]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d0e8      	beq.n	800d012 <HAL_PCDEx_LPM_Callback+0xa>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d040:	4a02      	ldr	r2, [pc, #8]	; (800d04c <HAL_PCDEx_LPM_Callback+0x44>)
 800d042:	6913      	ldr	r3, [r2, #16]
 800d044:	f043 0306 	orr.w	r3, r3, #6
 800d048:	6113      	str	r3, [r2, #16]
}
 800d04a:	e7e2      	b.n	800d012 <HAL_PCDEx_LPM_Callback+0xa>
 800d04c:	e000ed00 	.word	0xe000ed00

0800d050 <USBD_static_malloc>:
}
 800d050:	4800      	ldr	r0, [pc, #0]	; (800d054 <USBD_static_malloc+0x4>)
 800d052:	4770      	bx	lr
 800d054:	20012cd0 	.word	0x20012cd0

0800d058 <USBD_static_free>:
}
 800d058:	4770      	bx	lr
	...

0800d05c <round>:
 800d05c:	ec51 0b10 	vmov	r0, r1, d0
 800d060:	b570      	push	{r4, r5, r6, lr}
 800d062:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800d066:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800d06a:	2c13      	cmp	r4, #19
 800d06c:	ee10 2a10 	vmov	r2, s0
 800d070:	460b      	mov	r3, r1
 800d072:	dc19      	bgt.n	800d0a8 <round+0x4c>
 800d074:	2c00      	cmp	r4, #0
 800d076:	da09      	bge.n	800d08c <round+0x30>
 800d078:	3401      	adds	r4, #1
 800d07a:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800d07e:	d103      	bne.n	800d088 <round+0x2c>
 800d080:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800d084:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d088:	2200      	movs	r2, #0
 800d08a:	e028      	b.n	800d0de <round+0x82>
 800d08c:	4d15      	ldr	r5, [pc, #84]	; (800d0e4 <round+0x88>)
 800d08e:	4125      	asrs	r5, r4
 800d090:	ea01 0605 	and.w	r6, r1, r5
 800d094:	4332      	orrs	r2, r6
 800d096:	d00e      	beq.n	800d0b6 <round+0x5a>
 800d098:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800d09c:	fa42 f404 	asr.w	r4, r2, r4
 800d0a0:	4423      	add	r3, r4
 800d0a2:	ea23 0305 	bic.w	r3, r3, r5
 800d0a6:	e7ef      	b.n	800d088 <round+0x2c>
 800d0a8:	2c33      	cmp	r4, #51	; 0x33
 800d0aa:	dd07      	ble.n	800d0bc <round+0x60>
 800d0ac:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800d0b0:	d101      	bne.n	800d0b6 <round+0x5a>
 800d0b2:	f7f3 f913 	bl	80002dc <__adddf3>
 800d0b6:	ec41 0b10 	vmov	d0, r0, r1
 800d0ba:	bd70      	pop	{r4, r5, r6, pc}
 800d0bc:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800d0c0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800d0c4:	40f5      	lsrs	r5, r6
 800d0c6:	4228      	tst	r0, r5
 800d0c8:	d0f5      	beq.n	800d0b6 <round+0x5a>
 800d0ca:	2101      	movs	r1, #1
 800d0cc:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800d0d0:	fa01 f404 	lsl.w	r4, r1, r4
 800d0d4:	1912      	adds	r2, r2, r4
 800d0d6:	bf28      	it	cs
 800d0d8:	185b      	addcs	r3, r3, r1
 800d0da:	ea22 0205 	bic.w	r2, r2, r5
 800d0de:	4619      	mov	r1, r3
 800d0e0:	4610      	mov	r0, r2
 800d0e2:	e7e8      	b.n	800d0b6 <round+0x5a>
 800d0e4:	000fffff 	.word	0x000fffff

0800d0e8 <exp>:
 800d0e8:	b538      	push	{r3, r4, r5, lr}
 800d0ea:	ed2d 8b02 	vpush	{d8}
 800d0ee:	ec55 4b10 	vmov	r4, r5, d0
 800d0f2:	f000 f8dd 	bl	800d2b0 <__ieee754_exp>
 800d0f6:	eeb0 8a40 	vmov.f32	s16, s0
 800d0fa:	eef0 8a60 	vmov.f32	s17, s1
 800d0fe:	ec45 4b10 	vmov	d0, r4, r5
 800d102:	f001 f872 	bl	800e1ea <finite>
 800d106:	b168      	cbz	r0, 800d124 <exp+0x3c>
 800d108:	a317      	add	r3, pc, #92	; (adr r3, 800d168 <exp+0x80>)
 800d10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d10e:	4620      	mov	r0, r4
 800d110:	4629      	mov	r1, r5
 800d112:	f7f3 fd29 	bl	8000b68 <__aeabi_dcmpgt>
 800d116:	b160      	cbz	r0, 800d132 <exp+0x4a>
 800d118:	f001 f8f8 	bl	800e30c <__errno>
 800d11c:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 800d158 <exp+0x70>
 800d120:	2322      	movs	r3, #34	; 0x22
 800d122:	6003      	str	r3, [r0, #0]
 800d124:	eeb0 0a48 	vmov.f32	s0, s16
 800d128:	eef0 0a68 	vmov.f32	s1, s17
 800d12c:	ecbd 8b02 	vpop	{d8}
 800d130:	bd38      	pop	{r3, r4, r5, pc}
 800d132:	a30f      	add	r3, pc, #60	; (adr r3, 800d170 <exp+0x88>)
 800d134:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d138:	4620      	mov	r0, r4
 800d13a:	4629      	mov	r1, r5
 800d13c:	f7f3 fcf6 	bl	8000b2c <__aeabi_dcmplt>
 800d140:	2800      	cmp	r0, #0
 800d142:	d0ef      	beq.n	800d124 <exp+0x3c>
 800d144:	f001 f8e2 	bl	800e30c <__errno>
 800d148:	2322      	movs	r3, #34	; 0x22
 800d14a:	ed9f 8b05 	vldr	d8, [pc, #20]	; 800d160 <exp+0x78>
 800d14e:	6003      	str	r3, [r0, #0]
 800d150:	e7e8      	b.n	800d124 <exp+0x3c>
 800d152:	bf00      	nop
 800d154:	f3af 8000 	nop.w
 800d158:	00000000 	.word	0x00000000
 800d15c:	7ff00000 	.word	0x7ff00000
	...
 800d168:	fefa39ef 	.word	0xfefa39ef
 800d16c:	40862e42 	.word	0x40862e42
 800d170:	d52d3051 	.word	0xd52d3051
 800d174:	c0874910 	.word	0xc0874910

0800d178 <pow>:
 800d178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d17a:	ed2d 8b02 	vpush	{d8}
 800d17e:	eeb0 8a40 	vmov.f32	s16, s0
 800d182:	eef0 8a60 	vmov.f32	s17, s1
 800d186:	ec55 4b11 	vmov	r4, r5, d1
 800d18a:	f000 fa15 	bl	800d5b8 <__ieee754_pow>
 800d18e:	4622      	mov	r2, r4
 800d190:	462b      	mov	r3, r5
 800d192:	4620      	mov	r0, r4
 800d194:	4629      	mov	r1, r5
 800d196:	ec57 6b10 	vmov	r6, r7, d0
 800d19a:	f7f3 fcef 	bl	8000b7c <__aeabi_dcmpun>
 800d19e:	2800      	cmp	r0, #0
 800d1a0:	d13b      	bne.n	800d21a <pow+0xa2>
 800d1a2:	ec51 0b18 	vmov	r0, r1, d8
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	f7f3 fcb5 	bl	8000b18 <__aeabi_dcmpeq>
 800d1ae:	b1b8      	cbz	r0, 800d1e0 <pow+0x68>
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	2300      	movs	r3, #0
 800d1b4:	4620      	mov	r0, r4
 800d1b6:	4629      	mov	r1, r5
 800d1b8:	f7f3 fcae 	bl	8000b18 <__aeabi_dcmpeq>
 800d1bc:	2800      	cmp	r0, #0
 800d1be:	d146      	bne.n	800d24e <pow+0xd6>
 800d1c0:	ec45 4b10 	vmov	d0, r4, r5
 800d1c4:	f001 f811 	bl	800e1ea <finite>
 800d1c8:	b338      	cbz	r0, 800d21a <pow+0xa2>
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	4620      	mov	r0, r4
 800d1d0:	4629      	mov	r1, r5
 800d1d2:	f7f3 fcab 	bl	8000b2c <__aeabi_dcmplt>
 800d1d6:	b300      	cbz	r0, 800d21a <pow+0xa2>
 800d1d8:	f001 f898 	bl	800e30c <__errno>
 800d1dc:	2322      	movs	r3, #34	; 0x22
 800d1de:	e01b      	b.n	800d218 <pow+0xa0>
 800d1e0:	ec47 6b10 	vmov	d0, r6, r7
 800d1e4:	f001 f801 	bl	800e1ea <finite>
 800d1e8:	b9e0      	cbnz	r0, 800d224 <pow+0xac>
 800d1ea:	eeb0 0a48 	vmov.f32	s0, s16
 800d1ee:	eef0 0a68 	vmov.f32	s1, s17
 800d1f2:	f000 fffa 	bl	800e1ea <finite>
 800d1f6:	b1a8      	cbz	r0, 800d224 <pow+0xac>
 800d1f8:	ec45 4b10 	vmov	d0, r4, r5
 800d1fc:	f000 fff5 	bl	800e1ea <finite>
 800d200:	b180      	cbz	r0, 800d224 <pow+0xac>
 800d202:	4632      	mov	r2, r6
 800d204:	463b      	mov	r3, r7
 800d206:	4630      	mov	r0, r6
 800d208:	4639      	mov	r1, r7
 800d20a:	f7f3 fcb7 	bl	8000b7c <__aeabi_dcmpun>
 800d20e:	2800      	cmp	r0, #0
 800d210:	d0e2      	beq.n	800d1d8 <pow+0x60>
 800d212:	f001 f87b 	bl	800e30c <__errno>
 800d216:	2321      	movs	r3, #33	; 0x21
 800d218:	6003      	str	r3, [r0, #0]
 800d21a:	ecbd 8b02 	vpop	{d8}
 800d21e:	ec47 6b10 	vmov	d0, r6, r7
 800d222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d224:	2200      	movs	r2, #0
 800d226:	2300      	movs	r3, #0
 800d228:	4630      	mov	r0, r6
 800d22a:	4639      	mov	r1, r7
 800d22c:	f7f3 fc74 	bl	8000b18 <__aeabi_dcmpeq>
 800d230:	2800      	cmp	r0, #0
 800d232:	d0f2      	beq.n	800d21a <pow+0xa2>
 800d234:	eeb0 0a48 	vmov.f32	s0, s16
 800d238:	eef0 0a68 	vmov.f32	s1, s17
 800d23c:	f000 ffd5 	bl	800e1ea <finite>
 800d240:	2800      	cmp	r0, #0
 800d242:	d0ea      	beq.n	800d21a <pow+0xa2>
 800d244:	ec45 4b10 	vmov	d0, r4, r5
 800d248:	f000 ffcf 	bl	800e1ea <finite>
 800d24c:	e7c3      	b.n	800d1d6 <pow+0x5e>
 800d24e:	4f01      	ldr	r7, [pc, #4]	; (800d254 <pow+0xdc>)
 800d250:	2600      	movs	r6, #0
 800d252:	e7e2      	b.n	800d21a <pow+0xa2>
 800d254:	3ff00000 	.word	0x3ff00000

0800d258 <sqrt>:
 800d258:	b538      	push	{r3, r4, r5, lr}
 800d25a:	ed2d 8b02 	vpush	{d8}
 800d25e:	ec55 4b10 	vmov	r4, r5, d0
 800d262:	f000 fed7 	bl	800e014 <__ieee754_sqrt>
 800d266:	4622      	mov	r2, r4
 800d268:	462b      	mov	r3, r5
 800d26a:	4620      	mov	r0, r4
 800d26c:	4629      	mov	r1, r5
 800d26e:	eeb0 8a40 	vmov.f32	s16, s0
 800d272:	eef0 8a60 	vmov.f32	s17, s1
 800d276:	f7f3 fc81 	bl	8000b7c <__aeabi_dcmpun>
 800d27a:	b990      	cbnz	r0, 800d2a2 <sqrt+0x4a>
 800d27c:	2200      	movs	r2, #0
 800d27e:	2300      	movs	r3, #0
 800d280:	4620      	mov	r0, r4
 800d282:	4629      	mov	r1, r5
 800d284:	f7f3 fc52 	bl	8000b2c <__aeabi_dcmplt>
 800d288:	b158      	cbz	r0, 800d2a2 <sqrt+0x4a>
 800d28a:	f001 f83f 	bl	800e30c <__errno>
 800d28e:	2321      	movs	r3, #33	; 0x21
 800d290:	6003      	str	r3, [r0, #0]
 800d292:	2200      	movs	r2, #0
 800d294:	2300      	movs	r3, #0
 800d296:	4610      	mov	r0, r2
 800d298:	4619      	mov	r1, r3
 800d29a:	f7f3 faff 	bl	800089c <__aeabi_ddiv>
 800d29e:	ec41 0b18 	vmov	d8, r0, r1
 800d2a2:	eeb0 0a48 	vmov.f32	s0, s16
 800d2a6:	eef0 0a68 	vmov.f32	s1, s17
 800d2aa:	ecbd 8b02 	vpop	{d8}
 800d2ae:	bd38      	pop	{r3, r4, r5, pc}

0800d2b0 <__ieee754_exp>:
 800d2b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2b4:	ec55 4b10 	vmov	r4, r5, d0
 800d2b8:	49b5      	ldr	r1, [pc, #724]	; (800d590 <__ieee754_exp+0x2e0>)
 800d2ba:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d2be:	428b      	cmp	r3, r1
 800d2c0:	ed2d 8b04 	vpush	{d8-d9}
 800d2c4:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800d2c8:	d93d      	bls.n	800d346 <__ieee754_exp+0x96>
 800d2ca:	49b2      	ldr	r1, [pc, #712]	; (800d594 <__ieee754_exp+0x2e4>)
 800d2cc:	428b      	cmp	r3, r1
 800d2ce:	d918      	bls.n	800d302 <__ieee754_exp+0x52>
 800d2d0:	ee10 3a10 	vmov	r3, s0
 800d2d4:	f3c5 0213 	ubfx	r2, r5, #0, #20
 800d2d8:	4313      	orrs	r3, r2
 800d2da:	d009      	beq.n	800d2f0 <__ieee754_exp+0x40>
 800d2dc:	ee10 2a10 	vmov	r2, s0
 800d2e0:	462b      	mov	r3, r5
 800d2e2:	4620      	mov	r0, r4
 800d2e4:	4629      	mov	r1, r5
 800d2e6:	f7f2 fff9 	bl	80002dc <__adddf3>
 800d2ea:	4604      	mov	r4, r0
 800d2ec:	460d      	mov	r5, r1
 800d2ee:	e002      	b.n	800d2f6 <__ieee754_exp+0x46>
 800d2f0:	b10e      	cbz	r6, 800d2f6 <__ieee754_exp+0x46>
 800d2f2:	2400      	movs	r4, #0
 800d2f4:	2500      	movs	r5, #0
 800d2f6:	ecbd 8b04 	vpop	{d8-d9}
 800d2fa:	ec45 4b10 	vmov	d0, r4, r5
 800d2fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d302:	a38d      	add	r3, pc, #564	; (adr r3, 800d538 <__ieee754_exp+0x288>)
 800d304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d308:	ee10 0a10 	vmov	r0, s0
 800d30c:	4629      	mov	r1, r5
 800d30e:	f7f3 fc2b 	bl	8000b68 <__aeabi_dcmpgt>
 800d312:	4607      	mov	r7, r0
 800d314:	b130      	cbz	r0, 800d324 <__ieee754_exp+0x74>
 800d316:	ecbd 8b04 	vpop	{d8-d9}
 800d31a:	2000      	movs	r0, #0
 800d31c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d320:	f000 bf51 	b.w	800e1c6 <__math_oflow>
 800d324:	a386      	add	r3, pc, #536	; (adr r3, 800d540 <__ieee754_exp+0x290>)
 800d326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d32a:	4620      	mov	r0, r4
 800d32c:	4629      	mov	r1, r5
 800d32e:	f7f3 fbfd 	bl	8000b2c <__aeabi_dcmplt>
 800d332:	2800      	cmp	r0, #0
 800d334:	f000 808b 	beq.w	800d44e <__ieee754_exp+0x19e>
 800d338:	ecbd 8b04 	vpop	{d8-d9}
 800d33c:	4638      	mov	r0, r7
 800d33e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d342:	f000 bf37 	b.w	800e1b4 <__math_uflow>
 800d346:	4a94      	ldr	r2, [pc, #592]	; (800d598 <__ieee754_exp+0x2e8>)
 800d348:	4293      	cmp	r3, r2
 800d34a:	f240 80ac 	bls.w	800d4a6 <__ieee754_exp+0x1f6>
 800d34e:	4a93      	ldr	r2, [pc, #588]	; (800d59c <__ieee754_exp+0x2ec>)
 800d350:	4293      	cmp	r3, r2
 800d352:	d87c      	bhi.n	800d44e <__ieee754_exp+0x19e>
 800d354:	4b92      	ldr	r3, [pc, #584]	; (800d5a0 <__ieee754_exp+0x2f0>)
 800d356:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d35e:	ee10 0a10 	vmov	r0, s0
 800d362:	4629      	mov	r1, r5
 800d364:	f7f2 ffb8 	bl	80002d8 <__aeabi_dsub>
 800d368:	4b8e      	ldr	r3, [pc, #568]	; (800d5a4 <__ieee754_exp+0x2f4>)
 800d36a:	00f7      	lsls	r7, r6, #3
 800d36c:	443b      	add	r3, r7
 800d36e:	ed93 7b00 	vldr	d7, [r3]
 800d372:	f1c6 0a01 	rsb	sl, r6, #1
 800d376:	4680      	mov	r8, r0
 800d378:	4689      	mov	r9, r1
 800d37a:	ebaa 0a06 	sub.w	sl, sl, r6
 800d37e:	eeb0 8a47 	vmov.f32	s16, s14
 800d382:	eef0 8a67 	vmov.f32	s17, s15
 800d386:	ec53 2b18 	vmov	r2, r3, d8
 800d38a:	4640      	mov	r0, r8
 800d38c:	4649      	mov	r1, r9
 800d38e:	f7f2 ffa3 	bl	80002d8 <__aeabi_dsub>
 800d392:	4604      	mov	r4, r0
 800d394:	460d      	mov	r5, r1
 800d396:	4622      	mov	r2, r4
 800d398:	462b      	mov	r3, r5
 800d39a:	4620      	mov	r0, r4
 800d39c:	4629      	mov	r1, r5
 800d39e:	f7f3 f953 	bl	8000648 <__aeabi_dmul>
 800d3a2:	a369      	add	r3, pc, #420	; (adr r3, 800d548 <__ieee754_exp+0x298>)
 800d3a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3a8:	4606      	mov	r6, r0
 800d3aa:	460f      	mov	r7, r1
 800d3ac:	f7f3 f94c 	bl	8000648 <__aeabi_dmul>
 800d3b0:	a367      	add	r3, pc, #412	; (adr r3, 800d550 <__ieee754_exp+0x2a0>)
 800d3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3b6:	f7f2 ff8f 	bl	80002d8 <__aeabi_dsub>
 800d3ba:	4632      	mov	r2, r6
 800d3bc:	463b      	mov	r3, r7
 800d3be:	f7f3 f943 	bl	8000648 <__aeabi_dmul>
 800d3c2:	a365      	add	r3, pc, #404	; (adr r3, 800d558 <__ieee754_exp+0x2a8>)
 800d3c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c8:	f7f2 ff88 	bl	80002dc <__adddf3>
 800d3cc:	4632      	mov	r2, r6
 800d3ce:	463b      	mov	r3, r7
 800d3d0:	f7f3 f93a 	bl	8000648 <__aeabi_dmul>
 800d3d4:	a362      	add	r3, pc, #392	; (adr r3, 800d560 <__ieee754_exp+0x2b0>)
 800d3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3da:	f7f2 ff7d 	bl	80002d8 <__aeabi_dsub>
 800d3de:	4632      	mov	r2, r6
 800d3e0:	463b      	mov	r3, r7
 800d3e2:	f7f3 f931 	bl	8000648 <__aeabi_dmul>
 800d3e6:	a360      	add	r3, pc, #384	; (adr r3, 800d568 <__ieee754_exp+0x2b8>)
 800d3e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ec:	f7f2 ff76 	bl	80002dc <__adddf3>
 800d3f0:	4632      	mov	r2, r6
 800d3f2:	463b      	mov	r3, r7
 800d3f4:	f7f3 f928 	bl	8000648 <__aeabi_dmul>
 800d3f8:	4602      	mov	r2, r0
 800d3fa:	460b      	mov	r3, r1
 800d3fc:	4620      	mov	r0, r4
 800d3fe:	4629      	mov	r1, r5
 800d400:	f7f2 ff6a 	bl	80002d8 <__aeabi_dsub>
 800d404:	4602      	mov	r2, r0
 800d406:	460b      	mov	r3, r1
 800d408:	4606      	mov	r6, r0
 800d40a:	460f      	mov	r7, r1
 800d40c:	4620      	mov	r0, r4
 800d40e:	4629      	mov	r1, r5
 800d410:	f7f3 f91a 	bl	8000648 <__aeabi_dmul>
 800d414:	ec41 0b19 	vmov	d9, r0, r1
 800d418:	f1ba 0f00 	cmp.w	sl, #0
 800d41c:	d15d      	bne.n	800d4da <__ieee754_exp+0x22a>
 800d41e:	2200      	movs	r2, #0
 800d420:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d424:	4630      	mov	r0, r6
 800d426:	4639      	mov	r1, r7
 800d428:	f7f2 ff56 	bl	80002d8 <__aeabi_dsub>
 800d42c:	4602      	mov	r2, r0
 800d42e:	460b      	mov	r3, r1
 800d430:	ec51 0b19 	vmov	r0, r1, d9
 800d434:	f7f3 fa32 	bl	800089c <__aeabi_ddiv>
 800d438:	4622      	mov	r2, r4
 800d43a:	462b      	mov	r3, r5
 800d43c:	f7f2 ff4c 	bl	80002d8 <__aeabi_dsub>
 800d440:	4602      	mov	r2, r0
 800d442:	460b      	mov	r3, r1
 800d444:	2000      	movs	r0, #0
 800d446:	4958      	ldr	r1, [pc, #352]	; (800d5a8 <__ieee754_exp+0x2f8>)
 800d448:	f7f2 ff46 	bl	80002d8 <__aeabi_dsub>
 800d44c:	e74d      	b.n	800d2ea <__ieee754_exp+0x3a>
 800d44e:	4857      	ldr	r0, [pc, #348]	; (800d5ac <__ieee754_exp+0x2fc>)
 800d450:	a347      	add	r3, pc, #284	; (adr r3, 800d570 <__ieee754_exp+0x2c0>)
 800d452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d456:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800d45a:	4629      	mov	r1, r5
 800d45c:	4620      	mov	r0, r4
 800d45e:	f7f3 f8f3 	bl	8000648 <__aeabi_dmul>
 800d462:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d466:	f7f2 ff39 	bl	80002dc <__adddf3>
 800d46a:	f7f3 fb9d 	bl	8000ba8 <__aeabi_d2iz>
 800d46e:	4682      	mov	sl, r0
 800d470:	f7f3 f880 	bl	8000574 <__aeabi_i2d>
 800d474:	a340      	add	r3, pc, #256	; (adr r3, 800d578 <__ieee754_exp+0x2c8>)
 800d476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d47a:	4606      	mov	r6, r0
 800d47c:	460f      	mov	r7, r1
 800d47e:	f7f3 f8e3 	bl	8000648 <__aeabi_dmul>
 800d482:	4602      	mov	r2, r0
 800d484:	460b      	mov	r3, r1
 800d486:	4620      	mov	r0, r4
 800d488:	4629      	mov	r1, r5
 800d48a:	f7f2 ff25 	bl	80002d8 <__aeabi_dsub>
 800d48e:	a33c      	add	r3, pc, #240	; (adr r3, 800d580 <__ieee754_exp+0x2d0>)
 800d490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d494:	4680      	mov	r8, r0
 800d496:	4689      	mov	r9, r1
 800d498:	4630      	mov	r0, r6
 800d49a:	4639      	mov	r1, r7
 800d49c:	f7f3 f8d4 	bl	8000648 <__aeabi_dmul>
 800d4a0:	ec41 0b18 	vmov	d8, r0, r1
 800d4a4:	e76f      	b.n	800d386 <__ieee754_exp+0xd6>
 800d4a6:	4a42      	ldr	r2, [pc, #264]	; (800d5b0 <__ieee754_exp+0x300>)
 800d4a8:	4293      	cmp	r3, r2
 800d4aa:	d811      	bhi.n	800d4d0 <__ieee754_exp+0x220>
 800d4ac:	a336      	add	r3, pc, #216	; (adr r3, 800d588 <__ieee754_exp+0x2d8>)
 800d4ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4b2:	ee10 0a10 	vmov	r0, s0
 800d4b6:	4629      	mov	r1, r5
 800d4b8:	f7f2 ff10 	bl	80002dc <__adddf3>
 800d4bc:	4b3a      	ldr	r3, [pc, #232]	; (800d5a8 <__ieee754_exp+0x2f8>)
 800d4be:	2200      	movs	r2, #0
 800d4c0:	f7f3 fb52 	bl	8000b68 <__aeabi_dcmpgt>
 800d4c4:	b138      	cbz	r0, 800d4d6 <__ieee754_exp+0x226>
 800d4c6:	4b38      	ldr	r3, [pc, #224]	; (800d5a8 <__ieee754_exp+0x2f8>)
 800d4c8:	2200      	movs	r2, #0
 800d4ca:	4620      	mov	r0, r4
 800d4cc:	4629      	mov	r1, r5
 800d4ce:	e70a      	b.n	800d2e6 <__ieee754_exp+0x36>
 800d4d0:	f04f 0a00 	mov.w	sl, #0
 800d4d4:	e75f      	b.n	800d396 <__ieee754_exp+0xe6>
 800d4d6:	4682      	mov	sl, r0
 800d4d8:	e75d      	b.n	800d396 <__ieee754_exp+0xe6>
 800d4da:	4632      	mov	r2, r6
 800d4dc:	463b      	mov	r3, r7
 800d4de:	2000      	movs	r0, #0
 800d4e0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800d4e4:	f7f2 fef8 	bl	80002d8 <__aeabi_dsub>
 800d4e8:	4602      	mov	r2, r0
 800d4ea:	460b      	mov	r3, r1
 800d4ec:	ec51 0b19 	vmov	r0, r1, d9
 800d4f0:	f7f3 f9d4 	bl	800089c <__aeabi_ddiv>
 800d4f4:	4602      	mov	r2, r0
 800d4f6:	460b      	mov	r3, r1
 800d4f8:	ec51 0b18 	vmov	r0, r1, d8
 800d4fc:	f7f2 feec 	bl	80002d8 <__aeabi_dsub>
 800d500:	4642      	mov	r2, r8
 800d502:	464b      	mov	r3, r9
 800d504:	f7f2 fee8 	bl	80002d8 <__aeabi_dsub>
 800d508:	4602      	mov	r2, r0
 800d50a:	460b      	mov	r3, r1
 800d50c:	2000      	movs	r0, #0
 800d50e:	4926      	ldr	r1, [pc, #152]	; (800d5a8 <__ieee754_exp+0x2f8>)
 800d510:	f7f2 fee2 	bl	80002d8 <__aeabi_dsub>
 800d514:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800d518:	4592      	cmp	sl, r2
 800d51a:	db02      	blt.n	800d522 <__ieee754_exp+0x272>
 800d51c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800d520:	e6e3      	b.n	800d2ea <__ieee754_exp+0x3a>
 800d522:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800d526:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800d52a:	2200      	movs	r2, #0
 800d52c:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800d530:	f7f3 f88a 	bl	8000648 <__aeabi_dmul>
 800d534:	e6d9      	b.n	800d2ea <__ieee754_exp+0x3a>
 800d536:	bf00      	nop
 800d538:	fefa39ef 	.word	0xfefa39ef
 800d53c:	40862e42 	.word	0x40862e42
 800d540:	d52d3051 	.word	0xd52d3051
 800d544:	c0874910 	.word	0xc0874910
 800d548:	72bea4d0 	.word	0x72bea4d0
 800d54c:	3e663769 	.word	0x3e663769
 800d550:	c5d26bf1 	.word	0xc5d26bf1
 800d554:	3ebbbd41 	.word	0x3ebbbd41
 800d558:	af25de2c 	.word	0xaf25de2c
 800d55c:	3f11566a 	.word	0x3f11566a
 800d560:	16bebd93 	.word	0x16bebd93
 800d564:	3f66c16c 	.word	0x3f66c16c
 800d568:	5555553e 	.word	0x5555553e
 800d56c:	3fc55555 	.word	0x3fc55555
 800d570:	652b82fe 	.word	0x652b82fe
 800d574:	3ff71547 	.word	0x3ff71547
 800d578:	fee00000 	.word	0xfee00000
 800d57c:	3fe62e42 	.word	0x3fe62e42
 800d580:	35793c76 	.word	0x35793c76
 800d584:	3dea39ef 	.word	0x3dea39ef
 800d588:	8800759c 	.word	0x8800759c
 800d58c:	7e37e43c 	.word	0x7e37e43c
 800d590:	40862e41 	.word	0x40862e41
 800d594:	7fefffff 	.word	0x7fefffff
 800d598:	3fd62e42 	.word	0x3fd62e42
 800d59c:	3ff0a2b1 	.word	0x3ff0a2b1
 800d5a0:	08013aa8 	.word	0x08013aa8
 800d5a4:	08013ab8 	.word	0x08013ab8
 800d5a8:	3ff00000 	.word	0x3ff00000
 800d5ac:	08013a98 	.word	0x08013a98
 800d5b0:	3defffff 	.word	0x3defffff
 800d5b4:	00000000 	.word	0x00000000

0800d5b8 <__ieee754_pow>:
 800d5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5bc:	ed2d 8b06 	vpush	{d8-d10}
 800d5c0:	b089      	sub	sp, #36	; 0x24
 800d5c2:	ed8d 1b00 	vstr	d1, [sp]
 800d5c6:	e9dd 2900 	ldrd	r2, r9, [sp]
 800d5ca:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800d5ce:	ea58 0102 	orrs.w	r1, r8, r2
 800d5d2:	ec57 6b10 	vmov	r6, r7, d0
 800d5d6:	d115      	bne.n	800d604 <__ieee754_pow+0x4c>
 800d5d8:	19b3      	adds	r3, r6, r6
 800d5da:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800d5de:	4152      	adcs	r2, r2
 800d5e0:	4299      	cmp	r1, r3
 800d5e2:	4b89      	ldr	r3, [pc, #548]	; (800d808 <__ieee754_pow+0x250>)
 800d5e4:	4193      	sbcs	r3, r2
 800d5e6:	f080 84d2 	bcs.w	800df8e <__ieee754_pow+0x9d6>
 800d5ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5ee:	4630      	mov	r0, r6
 800d5f0:	4639      	mov	r1, r7
 800d5f2:	f7f2 fe73 	bl	80002dc <__adddf3>
 800d5f6:	ec41 0b10 	vmov	d0, r0, r1
 800d5fa:	b009      	add	sp, #36	; 0x24
 800d5fc:	ecbd 8b06 	vpop	{d8-d10}
 800d600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d604:	4b81      	ldr	r3, [pc, #516]	; (800d80c <__ieee754_pow+0x254>)
 800d606:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800d60a:	429c      	cmp	r4, r3
 800d60c:	ee10 aa10 	vmov	sl, s0
 800d610:	463d      	mov	r5, r7
 800d612:	dc06      	bgt.n	800d622 <__ieee754_pow+0x6a>
 800d614:	d101      	bne.n	800d61a <__ieee754_pow+0x62>
 800d616:	2e00      	cmp	r6, #0
 800d618:	d1e7      	bne.n	800d5ea <__ieee754_pow+0x32>
 800d61a:	4598      	cmp	r8, r3
 800d61c:	dc01      	bgt.n	800d622 <__ieee754_pow+0x6a>
 800d61e:	d10f      	bne.n	800d640 <__ieee754_pow+0x88>
 800d620:	b172      	cbz	r2, 800d640 <__ieee754_pow+0x88>
 800d622:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800d626:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800d62a:	ea55 050a 	orrs.w	r5, r5, sl
 800d62e:	d1dc      	bne.n	800d5ea <__ieee754_pow+0x32>
 800d630:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d634:	18db      	adds	r3, r3, r3
 800d636:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800d63a:	4152      	adcs	r2, r2
 800d63c:	429d      	cmp	r5, r3
 800d63e:	e7d0      	b.n	800d5e2 <__ieee754_pow+0x2a>
 800d640:	2d00      	cmp	r5, #0
 800d642:	da3b      	bge.n	800d6bc <__ieee754_pow+0x104>
 800d644:	4b72      	ldr	r3, [pc, #456]	; (800d810 <__ieee754_pow+0x258>)
 800d646:	4598      	cmp	r8, r3
 800d648:	dc51      	bgt.n	800d6ee <__ieee754_pow+0x136>
 800d64a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800d64e:	4598      	cmp	r8, r3
 800d650:	f340 84ac 	ble.w	800dfac <__ieee754_pow+0x9f4>
 800d654:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d658:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d65c:	2b14      	cmp	r3, #20
 800d65e:	dd0f      	ble.n	800d680 <__ieee754_pow+0xc8>
 800d660:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800d664:	fa22 f103 	lsr.w	r1, r2, r3
 800d668:	fa01 f303 	lsl.w	r3, r1, r3
 800d66c:	4293      	cmp	r3, r2
 800d66e:	f040 849d 	bne.w	800dfac <__ieee754_pow+0x9f4>
 800d672:	f001 0101 	and.w	r1, r1, #1
 800d676:	f1c1 0302 	rsb	r3, r1, #2
 800d67a:	9304      	str	r3, [sp, #16]
 800d67c:	b182      	cbz	r2, 800d6a0 <__ieee754_pow+0xe8>
 800d67e:	e05f      	b.n	800d740 <__ieee754_pow+0x188>
 800d680:	2a00      	cmp	r2, #0
 800d682:	d15b      	bne.n	800d73c <__ieee754_pow+0x184>
 800d684:	f1c3 0314 	rsb	r3, r3, #20
 800d688:	fa48 f103 	asr.w	r1, r8, r3
 800d68c:	fa01 f303 	lsl.w	r3, r1, r3
 800d690:	4543      	cmp	r3, r8
 800d692:	f040 8488 	bne.w	800dfa6 <__ieee754_pow+0x9ee>
 800d696:	f001 0101 	and.w	r1, r1, #1
 800d69a:	f1c1 0302 	rsb	r3, r1, #2
 800d69e:	9304      	str	r3, [sp, #16]
 800d6a0:	4b5c      	ldr	r3, [pc, #368]	; (800d814 <__ieee754_pow+0x25c>)
 800d6a2:	4598      	cmp	r8, r3
 800d6a4:	d132      	bne.n	800d70c <__ieee754_pow+0x154>
 800d6a6:	f1b9 0f00 	cmp.w	r9, #0
 800d6aa:	f280 8478 	bge.w	800df9e <__ieee754_pow+0x9e6>
 800d6ae:	4959      	ldr	r1, [pc, #356]	; (800d814 <__ieee754_pow+0x25c>)
 800d6b0:	4632      	mov	r2, r6
 800d6b2:	463b      	mov	r3, r7
 800d6b4:	2000      	movs	r0, #0
 800d6b6:	f7f3 f8f1 	bl	800089c <__aeabi_ddiv>
 800d6ba:	e79c      	b.n	800d5f6 <__ieee754_pow+0x3e>
 800d6bc:	2300      	movs	r3, #0
 800d6be:	9304      	str	r3, [sp, #16]
 800d6c0:	2a00      	cmp	r2, #0
 800d6c2:	d13d      	bne.n	800d740 <__ieee754_pow+0x188>
 800d6c4:	4b51      	ldr	r3, [pc, #324]	; (800d80c <__ieee754_pow+0x254>)
 800d6c6:	4598      	cmp	r8, r3
 800d6c8:	d1ea      	bne.n	800d6a0 <__ieee754_pow+0xe8>
 800d6ca:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800d6ce:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d6d2:	ea53 030a 	orrs.w	r3, r3, sl
 800d6d6:	f000 845a 	beq.w	800df8e <__ieee754_pow+0x9d6>
 800d6da:	4b4f      	ldr	r3, [pc, #316]	; (800d818 <__ieee754_pow+0x260>)
 800d6dc:	429c      	cmp	r4, r3
 800d6de:	dd08      	ble.n	800d6f2 <__ieee754_pow+0x13a>
 800d6e0:	f1b9 0f00 	cmp.w	r9, #0
 800d6e4:	f2c0 8457 	blt.w	800df96 <__ieee754_pow+0x9de>
 800d6e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d6ec:	e783      	b.n	800d5f6 <__ieee754_pow+0x3e>
 800d6ee:	2302      	movs	r3, #2
 800d6f0:	e7e5      	b.n	800d6be <__ieee754_pow+0x106>
 800d6f2:	f1b9 0f00 	cmp.w	r9, #0
 800d6f6:	f04f 0000 	mov.w	r0, #0
 800d6fa:	f04f 0100 	mov.w	r1, #0
 800d6fe:	f6bf af7a 	bge.w	800d5f6 <__ieee754_pow+0x3e>
 800d702:	e9dd 0300 	ldrd	r0, r3, [sp]
 800d706:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d70a:	e774      	b.n	800d5f6 <__ieee754_pow+0x3e>
 800d70c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800d710:	d106      	bne.n	800d720 <__ieee754_pow+0x168>
 800d712:	4632      	mov	r2, r6
 800d714:	463b      	mov	r3, r7
 800d716:	4630      	mov	r0, r6
 800d718:	4639      	mov	r1, r7
 800d71a:	f7f2 ff95 	bl	8000648 <__aeabi_dmul>
 800d71e:	e76a      	b.n	800d5f6 <__ieee754_pow+0x3e>
 800d720:	4b3e      	ldr	r3, [pc, #248]	; (800d81c <__ieee754_pow+0x264>)
 800d722:	4599      	cmp	r9, r3
 800d724:	d10c      	bne.n	800d740 <__ieee754_pow+0x188>
 800d726:	2d00      	cmp	r5, #0
 800d728:	db0a      	blt.n	800d740 <__ieee754_pow+0x188>
 800d72a:	ec47 6b10 	vmov	d0, r6, r7
 800d72e:	b009      	add	sp, #36	; 0x24
 800d730:	ecbd 8b06 	vpop	{d8-d10}
 800d734:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d738:	f000 bc6c 	b.w	800e014 <__ieee754_sqrt>
 800d73c:	2300      	movs	r3, #0
 800d73e:	9304      	str	r3, [sp, #16]
 800d740:	ec47 6b10 	vmov	d0, r6, r7
 800d744:	f000 fd48 	bl	800e1d8 <fabs>
 800d748:	ec51 0b10 	vmov	r0, r1, d0
 800d74c:	f1ba 0f00 	cmp.w	sl, #0
 800d750:	d129      	bne.n	800d7a6 <__ieee754_pow+0x1ee>
 800d752:	b124      	cbz	r4, 800d75e <__ieee754_pow+0x1a6>
 800d754:	4b2f      	ldr	r3, [pc, #188]	; (800d814 <__ieee754_pow+0x25c>)
 800d756:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800d75a:	429a      	cmp	r2, r3
 800d75c:	d123      	bne.n	800d7a6 <__ieee754_pow+0x1ee>
 800d75e:	f1b9 0f00 	cmp.w	r9, #0
 800d762:	da05      	bge.n	800d770 <__ieee754_pow+0x1b8>
 800d764:	4602      	mov	r2, r0
 800d766:	460b      	mov	r3, r1
 800d768:	2000      	movs	r0, #0
 800d76a:	492a      	ldr	r1, [pc, #168]	; (800d814 <__ieee754_pow+0x25c>)
 800d76c:	f7f3 f896 	bl	800089c <__aeabi_ddiv>
 800d770:	2d00      	cmp	r5, #0
 800d772:	f6bf af40 	bge.w	800d5f6 <__ieee754_pow+0x3e>
 800d776:	9b04      	ldr	r3, [sp, #16]
 800d778:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d77c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d780:	4323      	orrs	r3, r4
 800d782:	d108      	bne.n	800d796 <__ieee754_pow+0x1de>
 800d784:	4602      	mov	r2, r0
 800d786:	460b      	mov	r3, r1
 800d788:	4610      	mov	r0, r2
 800d78a:	4619      	mov	r1, r3
 800d78c:	f7f2 fda4 	bl	80002d8 <__aeabi_dsub>
 800d790:	4602      	mov	r2, r0
 800d792:	460b      	mov	r3, r1
 800d794:	e78f      	b.n	800d6b6 <__ieee754_pow+0xfe>
 800d796:	9b04      	ldr	r3, [sp, #16]
 800d798:	2b01      	cmp	r3, #1
 800d79a:	f47f af2c 	bne.w	800d5f6 <__ieee754_pow+0x3e>
 800d79e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d7a2:	4619      	mov	r1, r3
 800d7a4:	e727      	b.n	800d5f6 <__ieee754_pow+0x3e>
 800d7a6:	0feb      	lsrs	r3, r5, #31
 800d7a8:	3b01      	subs	r3, #1
 800d7aa:	9306      	str	r3, [sp, #24]
 800d7ac:	9a06      	ldr	r2, [sp, #24]
 800d7ae:	9b04      	ldr	r3, [sp, #16]
 800d7b0:	4313      	orrs	r3, r2
 800d7b2:	d102      	bne.n	800d7ba <__ieee754_pow+0x202>
 800d7b4:	4632      	mov	r2, r6
 800d7b6:	463b      	mov	r3, r7
 800d7b8:	e7e6      	b.n	800d788 <__ieee754_pow+0x1d0>
 800d7ba:	4b19      	ldr	r3, [pc, #100]	; (800d820 <__ieee754_pow+0x268>)
 800d7bc:	4598      	cmp	r8, r3
 800d7be:	f340 80fb 	ble.w	800d9b8 <__ieee754_pow+0x400>
 800d7c2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800d7c6:	4598      	cmp	r8, r3
 800d7c8:	4b13      	ldr	r3, [pc, #76]	; (800d818 <__ieee754_pow+0x260>)
 800d7ca:	dd0c      	ble.n	800d7e6 <__ieee754_pow+0x22e>
 800d7cc:	429c      	cmp	r4, r3
 800d7ce:	dc0f      	bgt.n	800d7f0 <__ieee754_pow+0x238>
 800d7d0:	f1b9 0f00 	cmp.w	r9, #0
 800d7d4:	da0f      	bge.n	800d7f6 <__ieee754_pow+0x23e>
 800d7d6:	2000      	movs	r0, #0
 800d7d8:	b009      	add	sp, #36	; 0x24
 800d7da:	ecbd 8b06 	vpop	{d8-d10}
 800d7de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7e2:	f000 bcf0 	b.w	800e1c6 <__math_oflow>
 800d7e6:	429c      	cmp	r4, r3
 800d7e8:	dbf2      	blt.n	800d7d0 <__ieee754_pow+0x218>
 800d7ea:	4b0a      	ldr	r3, [pc, #40]	; (800d814 <__ieee754_pow+0x25c>)
 800d7ec:	429c      	cmp	r4, r3
 800d7ee:	dd19      	ble.n	800d824 <__ieee754_pow+0x26c>
 800d7f0:	f1b9 0f00 	cmp.w	r9, #0
 800d7f4:	dcef      	bgt.n	800d7d6 <__ieee754_pow+0x21e>
 800d7f6:	2000      	movs	r0, #0
 800d7f8:	b009      	add	sp, #36	; 0x24
 800d7fa:	ecbd 8b06 	vpop	{d8-d10}
 800d7fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d802:	f000 bcd7 	b.w	800e1b4 <__math_uflow>
 800d806:	bf00      	nop
 800d808:	fff00000 	.word	0xfff00000
 800d80c:	7ff00000 	.word	0x7ff00000
 800d810:	433fffff 	.word	0x433fffff
 800d814:	3ff00000 	.word	0x3ff00000
 800d818:	3fefffff 	.word	0x3fefffff
 800d81c:	3fe00000 	.word	0x3fe00000
 800d820:	41e00000 	.word	0x41e00000
 800d824:	4b60      	ldr	r3, [pc, #384]	; (800d9a8 <__ieee754_pow+0x3f0>)
 800d826:	2200      	movs	r2, #0
 800d828:	f7f2 fd56 	bl	80002d8 <__aeabi_dsub>
 800d82c:	a354      	add	r3, pc, #336	; (adr r3, 800d980 <__ieee754_pow+0x3c8>)
 800d82e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d832:	4604      	mov	r4, r0
 800d834:	460d      	mov	r5, r1
 800d836:	f7f2 ff07 	bl	8000648 <__aeabi_dmul>
 800d83a:	a353      	add	r3, pc, #332	; (adr r3, 800d988 <__ieee754_pow+0x3d0>)
 800d83c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d840:	4606      	mov	r6, r0
 800d842:	460f      	mov	r7, r1
 800d844:	4620      	mov	r0, r4
 800d846:	4629      	mov	r1, r5
 800d848:	f7f2 fefe 	bl	8000648 <__aeabi_dmul>
 800d84c:	4b57      	ldr	r3, [pc, #348]	; (800d9ac <__ieee754_pow+0x3f4>)
 800d84e:	4682      	mov	sl, r0
 800d850:	468b      	mov	fp, r1
 800d852:	2200      	movs	r2, #0
 800d854:	4620      	mov	r0, r4
 800d856:	4629      	mov	r1, r5
 800d858:	f7f2 fef6 	bl	8000648 <__aeabi_dmul>
 800d85c:	4602      	mov	r2, r0
 800d85e:	460b      	mov	r3, r1
 800d860:	a14b      	add	r1, pc, #300	; (adr r1, 800d990 <__ieee754_pow+0x3d8>)
 800d862:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d866:	f7f2 fd37 	bl	80002d8 <__aeabi_dsub>
 800d86a:	4622      	mov	r2, r4
 800d86c:	462b      	mov	r3, r5
 800d86e:	f7f2 feeb 	bl	8000648 <__aeabi_dmul>
 800d872:	4602      	mov	r2, r0
 800d874:	460b      	mov	r3, r1
 800d876:	2000      	movs	r0, #0
 800d878:	494d      	ldr	r1, [pc, #308]	; (800d9b0 <__ieee754_pow+0x3f8>)
 800d87a:	f7f2 fd2d 	bl	80002d8 <__aeabi_dsub>
 800d87e:	4622      	mov	r2, r4
 800d880:	4680      	mov	r8, r0
 800d882:	4689      	mov	r9, r1
 800d884:	462b      	mov	r3, r5
 800d886:	4620      	mov	r0, r4
 800d888:	4629      	mov	r1, r5
 800d88a:	f7f2 fedd 	bl	8000648 <__aeabi_dmul>
 800d88e:	4602      	mov	r2, r0
 800d890:	460b      	mov	r3, r1
 800d892:	4640      	mov	r0, r8
 800d894:	4649      	mov	r1, r9
 800d896:	f7f2 fed7 	bl	8000648 <__aeabi_dmul>
 800d89a:	a33f      	add	r3, pc, #252	; (adr r3, 800d998 <__ieee754_pow+0x3e0>)
 800d89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8a0:	f7f2 fed2 	bl	8000648 <__aeabi_dmul>
 800d8a4:	4602      	mov	r2, r0
 800d8a6:	460b      	mov	r3, r1
 800d8a8:	4650      	mov	r0, sl
 800d8aa:	4659      	mov	r1, fp
 800d8ac:	f7f2 fd14 	bl	80002d8 <__aeabi_dsub>
 800d8b0:	4602      	mov	r2, r0
 800d8b2:	460b      	mov	r3, r1
 800d8b4:	4680      	mov	r8, r0
 800d8b6:	4689      	mov	r9, r1
 800d8b8:	4630      	mov	r0, r6
 800d8ba:	4639      	mov	r1, r7
 800d8bc:	f7f2 fd0e 	bl	80002dc <__adddf3>
 800d8c0:	2000      	movs	r0, #0
 800d8c2:	4632      	mov	r2, r6
 800d8c4:	463b      	mov	r3, r7
 800d8c6:	4604      	mov	r4, r0
 800d8c8:	460d      	mov	r5, r1
 800d8ca:	f7f2 fd05 	bl	80002d8 <__aeabi_dsub>
 800d8ce:	4602      	mov	r2, r0
 800d8d0:	460b      	mov	r3, r1
 800d8d2:	4640      	mov	r0, r8
 800d8d4:	4649      	mov	r1, r9
 800d8d6:	f7f2 fcff 	bl	80002d8 <__aeabi_dsub>
 800d8da:	9b04      	ldr	r3, [sp, #16]
 800d8dc:	9a06      	ldr	r2, [sp, #24]
 800d8de:	3b01      	subs	r3, #1
 800d8e0:	4313      	orrs	r3, r2
 800d8e2:	4682      	mov	sl, r0
 800d8e4:	468b      	mov	fp, r1
 800d8e6:	f040 81e7 	bne.w	800dcb8 <__ieee754_pow+0x700>
 800d8ea:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800d9a0 <__ieee754_pow+0x3e8>
 800d8ee:	eeb0 8a47 	vmov.f32	s16, s14
 800d8f2:	eef0 8a67 	vmov.f32	s17, s15
 800d8f6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d8fa:	2600      	movs	r6, #0
 800d8fc:	4632      	mov	r2, r6
 800d8fe:	463b      	mov	r3, r7
 800d900:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d904:	f7f2 fce8 	bl	80002d8 <__aeabi_dsub>
 800d908:	4622      	mov	r2, r4
 800d90a:	462b      	mov	r3, r5
 800d90c:	f7f2 fe9c 	bl	8000648 <__aeabi_dmul>
 800d910:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d914:	4680      	mov	r8, r0
 800d916:	4689      	mov	r9, r1
 800d918:	4650      	mov	r0, sl
 800d91a:	4659      	mov	r1, fp
 800d91c:	f7f2 fe94 	bl	8000648 <__aeabi_dmul>
 800d920:	4602      	mov	r2, r0
 800d922:	460b      	mov	r3, r1
 800d924:	4640      	mov	r0, r8
 800d926:	4649      	mov	r1, r9
 800d928:	f7f2 fcd8 	bl	80002dc <__adddf3>
 800d92c:	4632      	mov	r2, r6
 800d92e:	463b      	mov	r3, r7
 800d930:	4680      	mov	r8, r0
 800d932:	4689      	mov	r9, r1
 800d934:	4620      	mov	r0, r4
 800d936:	4629      	mov	r1, r5
 800d938:	f7f2 fe86 	bl	8000648 <__aeabi_dmul>
 800d93c:	460b      	mov	r3, r1
 800d93e:	4604      	mov	r4, r0
 800d940:	460d      	mov	r5, r1
 800d942:	4602      	mov	r2, r0
 800d944:	4649      	mov	r1, r9
 800d946:	4640      	mov	r0, r8
 800d948:	f7f2 fcc8 	bl	80002dc <__adddf3>
 800d94c:	4b19      	ldr	r3, [pc, #100]	; (800d9b4 <__ieee754_pow+0x3fc>)
 800d94e:	4299      	cmp	r1, r3
 800d950:	ec45 4b19 	vmov	d9, r4, r5
 800d954:	4606      	mov	r6, r0
 800d956:	460f      	mov	r7, r1
 800d958:	468b      	mov	fp, r1
 800d95a:	f340 82f1 	ble.w	800df40 <__ieee754_pow+0x988>
 800d95e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800d962:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800d966:	4303      	orrs	r3, r0
 800d968:	f000 81e4 	beq.w	800dd34 <__ieee754_pow+0x77c>
 800d96c:	ec51 0b18 	vmov	r0, r1, d8
 800d970:	2200      	movs	r2, #0
 800d972:	2300      	movs	r3, #0
 800d974:	f7f3 f8da 	bl	8000b2c <__aeabi_dcmplt>
 800d978:	3800      	subs	r0, #0
 800d97a:	bf18      	it	ne
 800d97c:	2001      	movne	r0, #1
 800d97e:	e72b      	b.n	800d7d8 <__ieee754_pow+0x220>
 800d980:	60000000 	.word	0x60000000
 800d984:	3ff71547 	.word	0x3ff71547
 800d988:	f85ddf44 	.word	0xf85ddf44
 800d98c:	3e54ae0b 	.word	0x3e54ae0b
 800d990:	55555555 	.word	0x55555555
 800d994:	3fd55555 	.word	0x3fd55555
 800d998:	652b82fe 	.word	0x652b82fe
 800d99c:	3ff71547 	.word	0x3ff71547
 800d9a0:	00000000 	.word	0x00000000
 800d9a4:	bff00000 	.word	0xbff00000
 800d9a8:	3ff00000 	.word	0x3ff00000
 800d9ac:	3fd00000 	.word	0x3fd00000
 800d9b0:	3fe00000 	.word	0x3fe00000
 800d9b4:	408fffff 	.word	0x408fffff
 800d9b8:	4bd5      	ldr	r3, [pc, #852]	; (800dd10 <__ieee754_pow+0x758>)
 800d9ba:	402b      	ands	r3, r5
 800d9bc:	2200      	movs	r2, #0
 800d9be:	b92b      	cbnz	r3, 800d9cc <__ieee754_pow+0x414>
 800d9c0:	4bd4      	ldr	r3, [pc, #848]	; (800dd14 <__ieee754_pow+0x75c>)
 800d9c2:	f7f2 fe41 	bl	8000648 <__aeabi_dmul>
 800d9c6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800d9ca:	460c      	mov	r4, r1
 800d9cc:	1523      	asrs	r3, r4, #20
 800d9ce:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d9d2:	4413      	add	r3, r2
 800d9d4:	9305      	str	r3, [sp, #20]
 800d9d6:	4bd0      	ldr	r3, [pc, #832]	; (800dd18 <__ieee754_pow+0x760>)
 800d9d8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800d9dc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800d9e0:	429c      	cmp	r4, r3
 800d9e2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d9e6:	dd08      	ble.n	800d9fa <__ieee754_pow+0x442>
 800d9e8:	4bcc      	ldr	r3, [pc, #816]	; (800dd1c <__ieee754_pow+0x764>)
 800d9ea:	429c      	cmp	r4, r3
 800d9ec:	f340 8162 	ble.w	800dcb4 <__ieee754_pow+0x6fc>
 800d9f0:	9b05      	ldr	r3, [sp, #20]
 800d9f2:	3301      	adds	r3, #1
 800d9f4:	9305      	str	r3, [sp, #20]
 800d9f6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800d9fa:	2400      	movs	r4, #0
 800d9fc:	00e3      	lsls	r3, r4, #3
 800d9fe:	9307      	str	r3, [sp, #28]
 800da00:	4bc7      	ldr	r3, [pc, #796]	; (800dd20 <__ieee754_pow+0x768>)
 800da02:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800da06:	ed93 7b00 	vldr	d7, [r3]
 800da0a:	4629      	mov	r1, r5
 800da0c:	ec53 2b17 	vmov	r2, r3, d7
 800da10:	eeb0 9a47 	vmov.f32	s18, s14
 800da14:	eef0 9a67 	vmov.f32	s19, s15
 800da18:	4682      	mov	sl, r0
 800da1a:	f7f2 fc5d 	bl	80002d8 <__aeabi_dsub>
 800da1e:	4652      	mov	r2, sl
 800da20:	4606      	mov	r6, r0
 800da22:	460f      	mov	r7, r1
 800da24:	462b      	mov	r3, r5
 800da26:	ec51 0b19 	vmov	r0, r1, d9
 800da2a:	f7f2 fc57 	bl	80002dc <__adddf3>
 800da2e:	4602      	mov	r2, r0
 800da30:	460b      	mov	r3, r1
 800da32:	2000      	movs	r0, #0
 800da34:	49bb      	ldr	r1, [pc, #748]	; (800dd24 <__ieee754_pow+0x76c>)
 800da36:	f7f2 ff31 	bl	800089c <__aeabi_ddiv>
 800da3a:	ec41 0b1a 	vmov	d10, r0, r1
 800da3e:	4602      	mov	r2, r0
 800da40:	460b      	mov	r3, r1
 800da42:	4630      	mov	r0, r6
 800da44:	4639      	mov	r1, r7
 800da46:	f7f2 fdff 	bl	8000648 <__aeabi_dmul>
 800da4a:	2300      	movs	r3, #0
 800da4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da50:	9302      	str	r3, [sp, #8]
 800da52:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800da56:	46ab      	mov	fp, r5
 800da58:	106d      	asrs	r5, r5, #1
 800da5a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800da5e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800da62:	ec41 0b18 	vmov	d8, r0, r1
 800da66:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800da6a:	2200      	movs	r2, #0
 800da6c:	4640      	mov	r0, r8
 800da6e:	4649      	mov	r1, r9
 800da70:	4614      	mov	r4, r2
 800da72:	461d      	mov	r5, r3
 800da74:	f7f2 fde8 	bl	8000648 <__aeabi_dmul>
 800da78:	4602      	mov	r2, r0
 800da7a:	460b      	mov	r3, r1
 800da7c:	4630      	mov	r0, r6
 800da7e:	4639      	mov	r1, r7
 800da80:	f7f2 fc2a 	bl	80002d8 <__aeabi_dsub>
 800da84:	ec53 2b19 	vmov	r2, r3, d9
 800da88:	4606      	mov	r6, r0
 800da8a:	460f      	mov	r7, r1
 800da8c:	4620      	mov	r0, r4
 800da8e:	4629      	mov	r1, r5
 800da90:	f7f2 fc22 	bl	80002d8 <__aeabi_dsub>
 800da94:	4602      	mov	r2, r0
 800da96:	460b      	mov	r3, r1
 800da98:	4650      	mov	r0, sl
 800da9a:	4659      	mov	r1, fp
 800da9c:	f7f2 fc1c 	bl	80002d8 <__aeabi_dsub>
 800daa0:	4642      	mov	r2, r8
 800daa2:	464b      	mov	r3, r9
 800daa4:	f7f2 fdd0 	bl	8000648 <__aeabi_dmul>
 800daa8:	4602      	mov	r2, r0
 800daaa:	460b      	mov	r3, r1
 800daac:	4630      	mov	r0, r6
 800daae:	4639      	mov	r1, r7
 800dab0:	f7f2 fc12 	bl	80002d8 <__aeabi_dsub>
 800dab4:	ec53 2b1a 	vmov	r2, r3, d10
 800dab8:	f7f2 fdc6 	bl	8000648 <__aeabi_dmul>
 800dabc:	ec53 2b18 	vmov	r2, r3, d8
 800dac0:	ec41 0b19 	vmov	d9, r0, r1
 800dac4:	ec51 0b18 	vmov	r0, r1, d8
 800dac8:	f7f2 fdbe 	bl	8000648 <__aeabi_dmul>
 800dacc:	a37c      	add	r3, pc, #496	; (adr r3, 800dcc0 <__ieee754_pow+0x708>)
 800dace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dad2:	4604      	mov	r4, r0
 800dad4:	460d      	mov	r5, r1
 800dad6:	f7f2 fdb7 	bl	8000648 <__aeabi_dmul>
 800dada:	a37b      	add	r3, pc, #492	; (adr r3, 800dcc8 <__ieee754_pow+0x710>)
 800dadc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dae0:	f7f2 fbfc 	bl	80002dc <__adddf3>
 800dae4:	4622      	mov	r2, r4
 800dae6:	462b      	mov	r3, r5
 800dae8:	f7f2 fdae 	bl	8000648 <__aeabi_dmul>
 800daec:	a378      	add	r3, pc, #480	; (adr r3, 800dcd0 <__ieee754_pow+0x718>)
 800daee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daf2:	f7f2 fbf3 	bl	80002dc <__adddf3>
 800daf6:	4622      	mov	r2, r4
 800daf8:	462b      	mov	r3, r5
 800dafa:	f7f2 fda5 	bl	8000648 <__aeabi_dmul>
 800dafe:	a376      	add	r3, pc, #472	; (adr r3, 800dcd8 <__ieee754_pow+0x720>)
 800db00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db04:	f7f2 fbea 	bl	80002dc <__adddf3>
 800db08:	4622      	mov	r2, r4
 800db0a:	462b      	mov	r3, r5
 800db0c:	f7f2 fd9c 	bl	8000648 <__aeabi_dmul>
 800db10:	a373      	add	r3, pc, #460	; (adr r3, 800dce0 <__ieee754_pow+0x728>)
 800db12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db16:	f7f2 fbe1 	bl	80002dc <__adddf3>
 800db1a:	4622      	mov	r2, r4
 800db1c:	462b      	mov	r3, r5
 800db1e:	f7f2 fd93 	bl	8000648 <__aeabi_dmul>
 800db22:	a371      	add	r3, pc, #452	; (adr r3, 800dce8 <__ieee754_pow+0x730>)
 800db24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db28:	f7f2 fbd8 	bl	80002dc <__adddf3>
 800db2c:	4622      	mov	r2, r4
 800db2e:	4606      	mov	r6, r0
 800db30:	460f      	mov	r7, r1
 800db32:	462b      	mov	r3, r5
 800db34:	4620      	mov	r0, r4
 800db36:	4629      	mov	r1, r5
 800db38:	f7f2 fd86 	bl	8000648 <__aeabi_dmul>
 800db3c:	4602      	mov	r2, r0
 800db3e:	460b      	mov	r3, r1
 800db40:	4630      	mov	r0, r6
 800db42:	4639      	mov	r1, r7
 800db44:	f7f2 fd80 	bl	8000648 <__aeabi_dmul>
 800db48:	4642      	mov	r2, r8
 800db4a:	4604      	mov	r4, r0
 800db4c:	460d      	mov	r5, r1
 800db4e:	464b      	mov	r3, r9
 800db50:	ec51 0b18 	vmov	r0, r1, d8
 800db54:	f7f2 fbc2 	bl	80002dc <__adddf3>
 800db58:	ec53 2b19 	vmov	r2, r3, d9
 800db5c:	f7f2 fd74 	bl	8000648 <__aeabi_dmul>
 800db60:	4622      	mov	r2, r4
 800db62:	462b      	mov	r3, r5
 800db64:	f7f2 fbba 	bl	80002dc <__adddf3>
 800db68:	4642      	mov	r2, r8
 800db6a:	4682      	mov	sl, r0
 800db6c:	468b      	mov	fp, r1
 800db6e:	464b      	mov	r3, r9
 800db70:	4640      	mov	r0, r8
 800db72:	4649      	mov	r1, r9
 800db74:	f7f2 fd68 	bl	8000648 <__aeabi_dmul>
 800db78:	4b6b      	ldr	r3, [pc, #428]	; (800dd28 <__ieee754_pow+0x770>)
 800db7a:	2200      	movs	r2, #0
 800db7c:	4606      	mov	r6, r0
 800db7e:	460f      	mov	r7, r1
 800db80:	f7f2 fbac 	bl	80002dc <__adddf3>
 800db84:	4652      	mov	r2, sl
 800db86:	465b      	mov	r3, fp
 800db88:	f7f2 fba8 	bl	80002dc <__adddf3>
 800db8c:	2000      	movs	r0, #0
 800db8e:	4604      	mov	r4, r0
 800db90:	460d      	mov	r5, r1
 800db92:	4602      	mov	r2, r0
 800db94:	460b      	mov	r3, r1
 800db96:	4640      	mov	r0, r8
 800db98:	4649      	mov	r1, r9
 800db9a:	f7f2 fd55 	bl	8000648 <__aeabi_dmul>
 800db9e:	4b62      	ldr	r3, [pc, #392]	; (800dd28 <__ieee754_pow+0x770>)
 800dba0:	4680      	mov	r8, r0
 800dba2:	4689      	mov	r9, r1
 800dba4:	2200      	movs	r2, #0
 800dba6:	4620      	mov	r0, r4
 800dba8:	4629      	mov	r1, r5
 800dbaa:	f7f2 fb95 	bl	80002d8 <__aeabi_dsub>
 800dbae:	4632      	mov	r2, r6
 800dbb0:	463b      	mov	r3, r7
 800dbb2:	f7f2 fb91 	bl	80002d8 <__aeabi_dsub>
 800dbb6:	4602      	mov	r2, r0
 800dbb8:	460b      	mov	r3, r1
 800dbba:	4650      	mov	r0, sl
 800dbbc:	4659      	mov	r1, fp
 800dbbe:	f7f2 fb8b 	bl	80002d8 <__aeabi_dsub>
 800dbc2:	ec53 2b18 	vmov	r2, r3, d8
 800dbc6:	f7f2 fd3f 	bl	8000648 <__aeabi_dmul>
 800dbca:	4622      	mov	r2, r4
 800dbcc:	4606      	mov	r6, r0
 800dbce:	460f      	mov	r7, r1
 800dbd0:	462b      	mov	r3, r5
 800dbd2:	ec51 0b19 	vmov	r0, r1, d9
 800dbd6:	f7f2 fd37 	bl	8000648 <__aeabi_dmul>
 800dbda:	4602      	mov	r2, r0
 800dbdc:	460b      	mov	r3, r1
 800dbde:	4630      	mov	r0, r6
 800dbe0:	4639      	mov	r1, r7
 800dbe2:	f7f2 fb7b 	bl	80002dc <__adddf3>
 800dbe6:	4606      	mov	r6, r0
 800dbe8:	460f      	mov	r7, r1
 800dbea:	4602      	mov	r2, r0
 800dbec:	460b      	mov	r3, r1
 800dbee:	4640      	mov	r0, r8
 800dbf0:	4649      	mov	r1, r9
 800dbf2:	f7f2 fb73 	bl	80002dc <__adddf3>
 800dbf6:	a33e      	add	r3, pc, #248	; (adr r3, 800dcf0 <__ieee754_pow+0x738>)
 800dbf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbfc:	2000      	movs	r0, #0
 800dbfe:	4604      	mov	r4, r0
 800dc00:	460d      	mov	r5, r1
 800dc02:	f7f2 fd21 	bl	8000648 <__aeabi_dmul>
 800dc06:	4642      	mov	r2, r8
 800dc08:	ec41 0b18 	vmov	d8, r0, r1
 800dc0c:	464b      	mov	r3, r9
 800dc0e:	4620      	mov	r0, r4
 800dc10:	4629      	mov	r1, r5
 800dc12:	f7f2 fb61 	bl	80002d8 <__aeabi_dsub>
 800dc16:	4602      	mov	r2, r0
 800dc18:	460b      	mov	r3, r1
 800dc1a:	4630      	mov	r0, r6
 800dc1c:	4639      	mov	r1, r7
 800dc1e:	f7f2 fb5b 	bl	80002d8 <__aeabi_dsub>
 800dc22:	a335      	add	r3, pc, #212	; (adr r3, 800dcf8 <__ieee754_pow+0x740>)
 800dc24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc28:	f7f2 fd0e 	bl	8000648 <__aeabi_dmul>
 800dc2c:	a334      	add	r3, pc, #208	; (adr r3, 800dd00 <__ieee754_pow+0x748>)
 800dc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc32:	4606      	mov	r6, r0
 800dc34:	460f      	mov	r7, r1
 800dc36:	4620      	mov	r0, r4
 800dc38:	4629      	mov	r1, r5
 800dc3a:	f7f2 fd05 	bl	8000648 <__aeabi_dmul>
 800dc3e:	4602      	mov	r2, r0
 800dc40:	460b      	mov	r3, r1
 800dc42:	4630      	mov	r0, r6
 800dc44:	4639      	mov	r1, r7
 800dc46:	f7f2 fb49 	bl	80002dc <__adddf3>
 800dc4a:	9a07      	ldr	r2, [sp, #28]
 800dc4c:	4b37      	ldr	r3, [pc, #220]	; (800dd2c <__ieee754_pow+0x774>)
 800dc4e:	4413      	add	r3, r2
 800dc50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc54:	f7f2 fb42 	bl	80002dc <__adddf3>
 800dc58:	4682      	mov	sl, r0
 800dc5a:	9805      	ldr	r0, [sp, #20]
 800dc5c:	468b      	mov	fp, r1
 800dc5e:	f7f2 fc89 	bl	8000574 <__aeabi_i2d>
 800dc62:	9a07      	ldr	r2, [sp, #28]
 800dc64:	4b32      	ldr	r3, [pc, #200]	; (800dd30 <__ieee754_pow+0x778>)
 800dc66:	4413      	add	r3, r2
 800dc68:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dc6c:	4606      	mov	r6, r0
 800dc6e:	460f      	mov	r7, r1
 800dc70:	4652      	mov	r2, sl
 800dc72:	465b      	mov	r3, fp
 800dc74:	ec51 0b18 	vmov	r0, r1, d8
 800dc78:	f7f2 fb30 	bl	80002dc <__adddf3>
 800dc7c:	4642      	mov	r2, r8
 800dc7e:	464b      	mov	r3, r9
 800dc80:	f7f2 fb2c 	bl	80002dc <__adddf3>
 800dc84:	4632      	mov	r2, r6
 800dc86:	463b      	mov	r3, r7
 800dc88:	f7f2 fb28 	bl	80002dc <__adddf3>
 800dc8c:	2000      	movs	r0, #0
 800dc8e:	4632      	mov	r2, r6
 800dc90:	463b      	mov	r3, r7
 800dc92:	4604      	mov	r4, r0
 800dc94:	460d      	mov	r5, r1
 800dc96:	f7f2 fb1f 	bl	80002d8 <__aeabi_dsub>
 800dc9a:	4642      	mov	r2, r8
 800dc9c:	464b      	mov	r3, r9
 800dc9e:	f7f2 fb1b 	bl	80002d8 <__aeabi_dsub>
 800dca2:	ec53 2b18 	vmov	r2, r3, d8
 800dca6:	f7f2 fb17 	bl	80002d8 <__aeabi_dsub>
 800dcaa:	4602      	mov	r2, r0
 800dcac:	460b      	mov	r3, r1
 800dcae:	4650      	mov	r0, sl
 800dcb0:	4659      	mov	r1, fp
 800dcb2:	e610      	b.n	800d8d6 <__ieee754_pow+0x31e>
 800dcb4:	2401      	movs	r4, #1
 800dcb6:	e6a1      	b.n	800d9fc <__ieee754_pow+0x444>
 800dcb8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800dd08 <__ieee754_pow+0x750>
 800dcbc:	e617      	b.n	800d8ee <__ieee754_pow+0x336>
 800dcbe:	bf00      	nop
 800dcc0:	4a454eef 	.word	0x4a454eef
 800dcc4:	3fca7e28 	.word	0x3fca7e28
 800dcc8:	93c9db65 	.word	0x93c9db65
 800dccc:	3fcd864a 	.word	0x3fcd864a
 800dcd0:	a91d4101 	.word	0xa91d4101
 800dcd4:	3fd17460 	.word	0x3fd17460
 800dcd8:	518f264d 	.word	0x518f264d
 800dcdc:	3fd55555 	.word	0x3fd55555
 800dce0:	db6fabff 	.word	0xdb6fabff
 800dce4:	3fdb6db6 	.word	0x3fdb6db6
 800dce8:	33333303 	.word	0x33333303
 800dcec:	3fe33333 	.word	0x3fe33333
 800dcf0:	e0000000 	.word	0xe0000000
 800dcf4:	3feec709 	.word	0x3feec709
 800dcf8:	dc3a03fd 	.word	0xdc3a03fd
 800dcfc:	3feec709 	.word	0x3feec709
 800dd00:	145b01f5 	.word	0x145b01f5
 800dd04:	be3e2fe0 	.word	0xbe3e2fe0
 800dd08:	00000000 	.word	0x00000000
 800dd0c:	3ff00000 	.word	0x3ff00000
 800dd10:	7ff00000 	.word	0x7ff00000
 800dd14:	43400000 	.word	0x43400000
 800dd18:	0003988e 	.word	0x0003988e
 800dd1c:	000bb679 	.word	0x000bb679
 800dd20:	08013ac8 	.word	0x08013ac8
 800dd24:	3ff00000 	.word	0x3ff00000
 800dd28:	40080000 	.word	0x40080000
 800dd2c:	08013ae8 	.word	0x08013ae8
 800dd30:	08013ad8 	.word	0x08013ad8
 800dd34:	a3b5      	add	r3, pc, #724	; (adr r3, 800e00c <__ieee754_pow+0xa54>)
 800dd36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd3a:	4640      	mov	r0, r8
 800dd3c:	4649      	mov	r1, r9
 800dd3e:	f7f2 facd 	bl	80002dc <__adddf3>
 800dd42:	4622      	mov	r2, r4
 800dd44:	ec41 0b1a 	vmov	d10, r0, r1
 800dd48:	462b      	mov	r3, r5
 800dd4a:	4630      	mov	r0, r6
 800dd4c:	4639      	mov	r1, r7
 800dd4e:	f7f2 fac3 	bl	80002d8 <__aeabi_dsub>
 800dd52:	4602      	mov	r2, r0
 800dd54:	460b      	mov	r3, r1
 800dd56:	ec51 0b1a 	vmov	r0, r1, d10
 800dd5a:	f7f2 ff05 	bl	8000b68 <__aeabi_dcmpgt>
 800dd5e:	2800      	cmp	r0, #0
 800dd60:	f47f ae04 	bne.w	800d96c <__ieee754_pow+0x3b4>
 800dd64:	4aa4      	ldr	r2, [pc, #656]	; (800dff8 <__ieee754_pow+0xa40>)
 800dd66:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800dd6a:	4293      	cmp	r3, r2
 800dd6c:	f340 8108 	ble.w	800df80 <__ieee754_pow+0x9c8>
 800dd70:	151b      	asrs	r3, r3, #20
 800dd72:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800dd76:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800dd7a:	fa4a f303 	asr.w	r3, sl, r3
 800dd7e:	445b      	add	r3, fp
 800dd80:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800dd84:	4e9d      	ldr	r6, [pc, #628]	; (800dffc <__ieee754_pow+0xa44>)
 800dd86:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800dd8a:	4116      	asrs	r6, r2
 800dd8c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800dd90:	2000      	movs	r0, #0
 800dd92:	ea23 0106 	bic.w	r1, r3, r6
 800dd96:	f1c2 0214 	rsb	r2, r2, #20
 800dd9a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800dd9e:	fa4a fa02 	asr.w	sl, sl, r2
 800dda2:	f1bb 0f00 	cmp.w	fp, #0
 800dda6:	4602      	mov	r2, r0
 800dda8:	460b      	mov	r3, r1
 800ddaa:	4620      	mov	r0, r4
 800ddac:	4629      	mov	r1, r5
 800ddae:	bfb8      	it	lt
 800ddb0:	f1ca 0a00 	rsblt	sl, sl, #0
 800ddb4:	f7f2 fa90 	bl	80002d8 <__aeabi_dsub>
 800ddb8:	ec41 0b19 	vmov	d9, r0, r1
 800ddbc:	4642      	mov	r2, r8
 800ddbe:	464b      	mov	r3, r9
 800ddc0:	ec51 0b19 	vmov	r0, r1, d9
 800ddc4:	f7f2 fa8a 	bl	80002dc <__adddf3>
 800ddc8:	a37b      	add	r3, pc, #492	; (adr r3, 800dfb8 <__ieee754_pow+0xa00>)
 800ddca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddce:	2000      	movs	r0, #0
 800ddd0:	4604      	mov	r4, r0
 800ddd2:	460d      	mov	r5, r1
 800ddd4:	f7f2 fc38 	bl	8000648 <__aeabi_dmul>
 800ddd8:	ec53 2b19 	vmov	r2, r3, d9
 800dddc:	4606      	mov	r6, r0
 800ddde:	460f      	mov	r7, r1
 800dde0:	4620      	mov	r0, r4
 800dde2:	4629      	mov	r1, r5
 800dde4:	f7f2 fa78 	bl	80002d8 <__aeabi_dsub>
 800dde8:	4602      	mov	r2, r0
 800ddea:	460b      	mov	r3, r1
 800ddec:	4640      	mov	r0, r8
 800ddee:	4649      	mov	r1, r9
 800ddf0:	f7f2 fa72 	bl	80002d8 <__aeabi_dsub>
 800ddf4:	a372      	add	r3, pc, #456	; (adr r3, 800dfc0 <__ieee754_pow+0xa08>)
 800ddf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddfa:	f7f2 fc25 	bl	8000648 <__aeabi_dmul>
 800ddfe:	a372      	add	r3, pc, #456	; (adr r3, 800dfc8 <__ieee754_pow+0xa10>)
 800de00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de04:	4680      	mov	r8, r0
 800de06:	4689      	mov	r9, r1
 800de08:	4620      	mov	r0, r4
 800de0a:	4629      	mov	r1, r5
 800de0c:	f7f2 fc1c 	bl	8000648 <__aeabi_dmul>
 800de10:	4602      	mov	r2, r0
 800de12:	460b      	mov	r3, r1
 800de14:	4640      	mov	r0, r8
 800de16:	4649      	mov	r1, r9
 800de18:	f7f2 fa60 	bl	80002dc <__adddf3>
 800de1c:	4604      	mov	r4, r0
 800de1e:	460d      	mov	r5, r1
 800de20:	4602      	mov	r2, r0
 800de22:	460b      	mov	r3, r1
 800de24:	4630      	mov	r0, r6
 800de26:	4639      	mov	r1, r7
 800de28:	f7f2 fa58 	bl	80002dc <__adddf3>
 800de2c:	4632      	mov	r2, r6
 800de2e:	463b      	mov	r3, r7
 800de30:	4680      	mov	r8, r0
 800de32:	4689      	mov	r9, r1
 800de34:	f7f2 fa50 	bl	80002d8 <__aeabi_dsub>
 800de38:	4602      	mov	r2, r0
 800de3a:	460b      	mov	r3, r1
 800de3c:	4620      	mov	r0, r4
 800de3e:	4629      	mov	r1, r5
 800de40:	f7f2 fa4a 	bl	80002d8 <__aeabi_dsub>
 800de44:	4642      	mov	r2, r8
 800de46:	4606      	mov	r6, r0
 800de48:	460f      	mov	r7, r1
 800de4a:	464b      	mov	r3, r9
 800de4c:	4640      	mov	r0, r8
 800de4e:	4649      	mov	r1, r9
 800de50:	f7f2 fbfa 	bl	8000648 <__aeabi_dmul>
 800de54:	a35e      	add	r3, pc, #376	; (adr r3, 800dfd0 <__ieee754_pow+0xa18>)
 800de56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de5a:	4604      	mov	r4, r0
 800de5c:	460d      	mov	r5, r1
 800de5e:	f7f2 fbf3 	bl	8000648 <__aeabi_dmul>
 800de62:	a35d      	add	r3, pc, #372	; (adr r3, 800dfd8 <__ieee754_pow+0xa20>)
 800de64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de68:	f7f2 fa36 	bl	80002d8 <__aeabi_dsub>
 800de6c:	4622      	mov	r2, r4
 800de6e:	462b      	mov	r3, r5
 800de70:	f7f2 fbea 	bl	8000648 <__aeabi_dmul>
 800de74:	a35a      	add	r3, pc, #360	; (adr r3, 800dfe0 <__ieee754_pow+0xa28>)
 800de76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de7a:	f7f2 fa2f 	bl	80002dc <__adddf3>
 800de7e:	4622      	mov	r2, r4
 800de80:	462b      	mov	r3, r5
 800de82:	f7f2 fbe1 	bl	8000648 <__aeabi_dmul>
 800de86:	a358      	add	r3, pc, #352	; (adr r3, 800dfe8 <__ieee754_pow+0xa30>)
 800de88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de8c:	f7f2 fa24 	bl	80002d8 <__aeabi_dsub>
 800de90:	4622      	mov	r2, r4
 800de92:	462b      	mov	r3, r5
 800de94:	f7f2 fbd8 	bl	8000648 <__aeabi_dmul>
 800de98:	a355      	add	r3, pc, #340	; (adr r3, 800dff0 <__ieee754_pow+0xa38>)
 800de9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de9e:	f7f2 fa1d 	bl	80002dc <__adddf3>
 800dea2:	4622      	mov	r2, r4
 800dea4:	462b      	mov	r3, r5
 800dea6:	f7f2 fbcf 	bl	8000648 <__aeabi_dmul>
 800deaa:	4602      	mov	r2, r0
 800deac:	460b      	mov	r3, r1
 800deae:	4640      	mov	r0, r8
 800deb0:	4649      	mov	r1, r9
 800deb2:	f7f2 fa11 	bl	80002d8 <__aeabi_dsub>
 800deb6:	4604      	mov	r4, r0
 800deb8:	460d      	mov	r5, r1
 800deba:	4602      	mov	r2, r0
 800debc:	460b      	mov	r3, r1
 800debe:	4640      	mov	r0, r8
 800dec0:	4649      	mov	r1, r9
 800dec2:	f7f2 fbc1 	bl	8000648 <__aeabi_dmul>
 800dec6:	2200      	movs	r2, #0
 800dec8:	ec41 0b19 	vmov	d9, r0, r1
 800decc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ded0:	4620      	mov	r0, r4
 800ded2:	4629      	mov	r1, r5
 800ded4:	f7f2 fa00 	bl	80002d8 <__aeabi_dsub>
 800ded8:	4602      	mov	r2, r0
 800deda:	460b      	mov	r3, r1
 800dedc:	ec51 0b19 	vmov	r0, r1, d9
 800dee0:	f7f2 fcdc 	bl	800089c <__aeabi_ddiv>
 800dee4:	4632      	mov	r2, r6
 800dee6:	4604      	mov	r4, r0
 800dee8:	460d      	mov	r5, r1
 800deea:	463b      	mov	r3, r7
 800deec:	4640      	mov	r0, r8
 800deee:	4649      	mov	r1, r9
 800def0:	f7f2 fbaa 	bl	8000648 <__aeabi_dmul>
 800def4:	4632      	mov	r2, r6
 800def6:	463b      	mov	r3, r7
 800def8:	f7f2 f9f0 	bl	80002dc <__adddf3>
 800defc:	4602      	mov	r2, r0
 800defe:	460b      	mov	r3, r1
 800df00:	4620      	mov	r0, r4
 800df02:	4629      	mov	r1, r5
 800df04:	f7f2 f9e8 	bl	80002d8 <__aeabi_dsub>
 800df08:	4642      	mov	r2, r8
 800df0a:	464b      	mov	r3, r9
 800df0c:	f7f2 f9e4 	bl	80002d8 <__aeabi_dsub>
 800df10:	460b      	mov	r3, r1
 800df12:	4602      	mov	r2, r0
 800df14:	493a      	ldr	r1, [pc, #232]	; (800e000 <__ieee754_pow+0xa48>)
 800df16:	2000      	movs	r0, #0
 800df18:	f7f2 f9de 	bl	80002d8 <__aeabi_dsub>
 800df1c:	ec41 0b10 	vmov	d0, r0, r1
 800df20:	ee10 3a90 	vmov	r3, s1
 800df24:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800df28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800df2c:	da2b      	bge.n	800df86 <__ieee754_pow+0x9ce>
 800df2e:	4650      	mov	r0, sl
 800df30:	f000 f966 	bl	800e200 <scalbn>
 800df34:	ec51 0b10 	vmov	r0, r1, d0
 800df38:	ec53 2b18 	vmov	r2, r3, d8
 800df3c:	f7ff bbed 	b.w	800d71a <__ieee754_pow+0x162>
 800df40:	4b30      	ldr	r3, [pc, #192]	; (800e004 <__ieee754_pow+0xa4c>)
 800df42:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800df46:	429e      	cmp	r6, r3
 800df48:	f77f af0c 	ble.w	800dd64 <__ieee754_pow+0x7ac>
 800df4c:	4b2e      	ldr	r3, [pc, #184]	; (800e008 <__ieee754_pow+0xa50>)
 800df4e:	440b      	add	r3, r1
 800df50:	4303      	orrs	r3, r0
 800df52:	d009      	beq.n	800df68 <__ieee754_pow+0x9b0>
 800df54:	ec51 0b18 	vmov	r0, r1, d8
 800df58:	2200      	movs	r2, #0
 800df5a:	2300      	movs	r3, #0
 800df5c:	f7f2 fde6 	bl	8000b2c <__aeabi_dcmplt>
 800df60:	3800      	subs	r0, #0
 800df62:	bf18      	it	ne
 800df64:	2001      	movne	r0, #1
 800df66:	e447      	b.n	800d7f8 <__ieee754_pow+0x240>
 800df68:	4622      	mov	r2, r4
 800df6a:	462b      	mov	r3, r5
 800df6c:	f7f2 f9b4 	bl	80002d8 <__aeabi_dsub>
 800df70:	4642      	mov	r2, r8
 800df72:	464b      	mov	r3, r9
 800df74:	f7f2 fdee 	bl	8000b54 <__aeabi_dcmpge>
 800df78:	2800      	cmp	r0, #0
 800df7a:	f43f aef3 	beq.w	800dd64 <__ieee754_pow+0x7ac>
 800df7e:	e7e9      	b.n	800df54 <__ieee754_pow+0x99c>
 800df80:	f04f 0a00 	mov.w	sl, #0
 800df84:	e71a      	b.n	800ddbc <__ieee754_pow+0x804>
 800df86:	ec51 0b10 	vmov	r0, r1, d0
 800df8a:	4619      	mov	r1, r3
 800df8c:	e7d4      	b.n	800df38 <__ieee754_pow+0x980>
 800df8e:	491c      	ldr	r1, [pc, #112]	; (800e000 <__ieee754_pow+0xa48>)
 800df90:	2000      	movs	r0, #0
 800df92:	f7ff bb30 	b.w	800d5f6 <__ieee754_pow+0x3e>
 800df96:	2000      	movs	r0, #0
 800df98:	2100      	movs	r1, #0
 800df9a:	f7ff bb2c 	b.w	800d5f6 <__ieee754_pow+0x3e>
 800df9e:	4630      	mov	r0, r6
 800dfa0:	4639      	mov	r1, r7
 800dfa2:	f7ff bb28 	b.w	800d5f6 <__ieee754_pow+0x3e>
 800dfa6:	9204      	str	r2, [sp, #16]
 800dfa8:	f7ff bb7a 	b.w	800d6a0 <__ieee754_pow+0xe8>
 800dfac:	2300      	movs	r3, #0
 800dfae:	f7ff bb64 	b.w	800d67a <__ieee754_pow+0xc2>
 800dfb2:	bf00      	nop
 800dfb4:	f3af 8000 	nop.w
 800dfb8:	00000000 	.word	0x00000000
 800dfbc:	3fe62e43 	.word	0x3fe62e43
 800dfc0:	fefa39ef 	.word	0xfefa39ef
 800dfc4:	3fe62e42 	.word	0x3fe62e42
 800dfc8:	0ca86c39 	.word	0x0ca86c39
 800dfcc:	be205c61 	.word	0xbe205c61
 800dfd0:	72bea4d0 	.word	0x72bea4d0
 800dfd4:	3e663769 	.word	0x3e663769
 800dfd8:	c5d26bf1 	.word	0xc5d26bf1
 800dfdc:	3ebbbd41 	.word	0x3ebbbd41
 800dfe0:	af25de2c 	.word	0xaf25de2c
 800dfe4:	3f11566a 	.word	0x3f11566a
 800dfe8:	16bebd93 	.word	0x16bebd93
 800dfec:	3f66c16c 	.word	0x3f66c16c
 800dff0:	5555553e 	.word	0x5555553e
 800dff4:	3fc55555 	.word	0x3fc55555
 800dff8:	3fe00000 	.word	0x3fe00000
 800dffc:	000fffff 	.word	0x000fffff
 800e000:	3ff00000 	.word	0x3ff00000
 800e004:	4090cbff 	.word	0x4090cbff
 800e008:	3f6f3400 	.word	0x3f6f3400
 800e00c:	652b82fe 	.word	0x652b82fe
 800e010:	3c971547 	.word	0x3c971547

0800e014 <__ieee754_sqrt>:
 800e014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e018:	ec55 4b10 	vmov	r4, r5, d0
 800e01c:	4e55      	ldr	r6, [pc, #340]	; (800e174 <__ieee754_sqrt+0x160>)
 800e01e:	43ae      	bics	r6, r5
 800e020:	ee10 0a10 	vmov	r0, s0
 800e024:	ee10 3a10 	vmov	r3, s0
 800e028:	462a      	mov	r2, r5
 800e02a:	4629      	mov	r1, r5
 800e02c:	d110      	bne.n	800e050 <__ieee754_sqrt+0x3c>
 800e02e:	ee10 2a10 	vmov	r2, s0
 800e032:	462b      	mov	r3, r5
 800e034:	f7f2 fb08 	bl	8000648 <__aeabi_dmul>
 800e038:	4602      	mov	r2, r0
 800e03a:	460b      	mov	r3, r1
 800e03c:	4620      	mov	r0, r4
 800e03e:	4629      	mov	r1, r5
 800e040:	f7f2 f94c 	bl	80002dc <__adddf3>
 800e044:	4604      	mov	r4, r0
 800e046:	460d      	mov	r5, r1
 800e048:	ec45 4b10 	vmov	d0, r4, r5
 800e04c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e050:	2d00      	cmp	r5, #0
 800e052:	dc10      	bgt.n	800e076 <__ieee754_sqrt+0x62>
 800e054:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e058:	4330      	orrs	r0, r6
 800e05a:	d0f5      	beq.n	800e048 <__ieee754_sqrt+0x34>
 800e05c:	b15d      	cbz	r5, 800e076 <__ieee754_sqrt+0x62>
 800e05e:	ee10 2a10 	vmov	r2, s0
 800e062:	462b      	mov	r3, r5
 800e064:	ee10 0a10 	vmov	r0, s0
 800e068:	f7f2 f936 	bl	80002d8 <__aeabi_dsub>
 800e06c:	4602      	mov	r2, r0
 800e06e:	460b      	mov	r3, r1
 800e070:	f7f2 fc14 	bl	800089c <__aeabi_ddiv>
 800e074:	e7e6      	b.n	800e044 <__ieee754_sqrt+0x30>
 800e076:	1512      	asrs	r2, r2, #20
 800e078:	d074      	beq.n	800e164 <__ieee754_sqrt+0x150>
 800e07a:	07d4      	lsls	r4, r2, #31
 800e07c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800e080:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800e084:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e088:	bf5e      	ittt	pl
 800e08a:	0fda      	lsrpl	r2, r3, #31
 800e08c:	005b      	lslpl	r3, r3, #1
 800e08e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800e092:	2400      	movs	r4, #0
 800e094:	0fda      	lsrs	r2, r3, #31
 800e096:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800e09a:	107f      	asrs	r7, r7, #1
 800e09c:	005b      	lsls	r3, r3, #1
 800e09e:	2516      	movs	r5, #22
 800e0a0:	4620      	mov	r0, r4
 800e0a2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800e0a6:	1886      	adds	r6, r0, r2
 800e0a8:	428e      	cmp	r6, r1
 800e0aa:	bfde      	ittt	le
 800e0ac:	1b89      	suble	r1, r1, r6
 800e0ae:	18b0      	addle	r0, r6, r2
 800e0b0:	18a4      	addle	r4, r4, r2
 800e0b2:	0049      	lsls	r1, r1, #1
 800e0b4:	3d01      	subs	r5, #1
 800e0b6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800e0ba:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800e0be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e0c2:	d1f0      	bne.n	800e0a6 <__ieee754_sqrt+0x92>
 800e0c4:	462a      	mov	r2, r5
 800e0c6:	f04f 0e20 	mov.w	lr, #32
 800e0ca:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e0ce:	4281      	cmp	r1, r0
 800e0d0:	eb06 0c05 	add.w	ip, r6, r5
 800e0d4:	dc02      	bgt.n	800e0dc <__ieee754_sqrt+0xc8>
 800e0d6:	d113      	bne.n	800e100 <__ieee754_sqrt+0xec>
 800e0d8:	459c      	cmp	ip, r3
 800e0da:	d811      	bhi.n	800e100 <__ieee754_sqrt+0xec>
 800e0dc:	f1bc 0f00 	cmp.w	ip, #0
 800e0e0:	eb0c 0506 	add.w	r5, ip, r6
 800e0e4:	da43      	bge.n	800e16e <__ieee754_sqrt+0x15a>
 800e0e6:	2d00      	cmp	r5, #0
 800e0e8:	db41      	blt.n	800e16e <__ieee754_sqrt+0x15a>
 800e0ea:	f100 0801 	add.w	r8, r0, #1
 800e0ee:	1a09      	subs	r1, r1, r0
 800e0f0:	459c      	cmp	ip, r3
 800e0f2:	bf88      	it	hi
 800e0f4:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 800e0f8:	eba3 030c 	sub.w	r3, r3, ip
 800e0fc:	4432      	add	r2, r6
 800e0fe:	4640      	mov	r0, r8
 800e100:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800e104:	f1be 0e01 	subs.w	lr, lr, #1
 800e108:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800e10c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e110:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e114:	d1db      	bne.n	800e0ce <__ieee754_sqrt+0xba>
 800e116:	430b      	orrs	r3, r1
 800e118:	d006      	beq.n	800e128 <__ieee754_sqrt+0x114>
 800e11a:	1c50      	adds	r0, r2, #1
 800e11c:	bf13      	iteet	ne
 800e11e:	3201      	addne	r2, #1
 800e120:	3401      	addeq	r4, #1
 800e122:	4672      	moveq	r2, lr
 800e124:	f022 0201 	bicne.w	r2, r2, #1
 800e128:	1063      	asrs	r3, r4, #1
 800e12a:	0852      	lsrs	r2, r2, #1
 800e12c:	07e1      	lsls	r1, r4, #31
 800e12e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800e132:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800e136:	bf48      	it	mi
 800e138:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800e13c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800e140:	4614      	mov	r4, r2
 800e142:	e781      	b.n	800e048 <__ieee754_sqrt+0x34>
 800e144:	0ad9      	lsrs	r1, r3, #11
 800e146:	3815      	subs	r0, #21
 800e148:	055b      	lsls	r3, r3, #21
 800e14a:	2900      	cmp	r1, #0
 800e14c:	d0fa      	beq.n	800e144 <__ieee754_sqrt+0x130>
 800e14e:	02cd      	lsls	r5, r1, #11
 800e150:	d50a      	bpl.n	800e168 <__ieee754_sqrt+0x154>
 800e152:	f1c2 0420 	rsb	r4, r2, #32
 800e156:	fa23 f404 	lsr.w	r4, r3, r4
 800e15a:	1e55      	subs	r5, r2, #1
 800e15c:	4093      	lsls	r3, r2
 800e15e:	4321      	orrs	r1, r4
 800e160:	1b42      	subs	r2, r0, r5
 800e162:	e78a      	b.n	800e07a <__ieee754_sqrt+0x66>
 800e164:	4610      	mov	r0, r2
 800e166:	e7f0      	b.n	800e14a <__ieee754_sqrt+0x136>
 800e168:	0049      	lsls	r1, r1, #1
 800e16a:	3201      	adds	r2, #1
 800e16c:	e7ef      	b.n	800e14e <__ieee754_sqrt+0x13a>
 800e16e:	4680      	mov	r8, r0
 800e170:	e7bd      	b.n	800e0ee <__ieee754_sqrt+0xda>
 800e172:	bf00      	nop
 800e174:	7ff00000 	.word	0x7ff00000

0800e178 <with_errno>:
 800e178:	b570      	push	{r4, r5, r6, lr}
 800e17a:	4604      	mov	r4, r0
 800e17c:	460d      	mov	r5, r1
 800e17e:	4616      	mov	r6, r2
 800e180:	f000 f8c4 	bl	800e30c <__errno>
 800e184:	4629      	mov	r1, r5
 800e186:	6006      	str	r6, [r0, #0]
 800e188:	4620      	mov	r0, r4
 800e18a:	bd70      	pop	{r4, r5, r6, pc}

0800e18c <xflow>:
 800e18c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e18e:	4614      	mov	r4, r2
 800e190:	461d      	mov	r5, r3
 800e192:	b108      	cbz	r0, 800e198 <xflow+0xc>
 800e194:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e198:	e9cd 2300 	strd	r2, r3, [sp]
 800e19c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1a0:	4620      	mov	r0, r4
 800e1a2:	4629      	mov	r1, r5
 800e1a4:	f7f2 fa50 	bl	8000648 <__aeabi_dmul>
 800e1a8:	2222      	movs	r2, #34	; 0x22
 800e1aa:	b003      	add	sp, #12
 800e1ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e1b0:	f7ff bfe2 	b.w	800e178 <with_errno>

0800e1b4 <__math_uflow>:
 800e1b4:	b508      	push	{r3, lr}
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e1bc:	f7ff ffe6 	bl	800e18c <xflow>
 800e1c0:	ec41 0b10 	vmov	d0, r0, r1
 800e1c4:	bd08      	pop	{r3, pc}

0800e1c6 <__math_oflow>:
 800e1c6:	b508      	push	{r3, lr}
 800e1c8:	2200      	movs	r2, #0
 800e1ca:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800e1ce:	f7ff ffdd 	bl	800e18c <xflow>
 800e1d2:	ec41 0b10 	vmov	d0, r0, r1
 800e1d6:	bd08      	pop	{r3, pc}

0800e1d8 <fabs>:
 800e1d8:	ec51 0b10 	vmov	r0, r1, d0
 800e1dc:	ee10 2a10 	vmov	r2, s0
 800e1e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e1e4:	ec43 2b10 	vmov	d0, r2, r3
 800e1e8:	4770      	bx	lr

0800e1ea <finite>:
 800e1ea:	b082      	sub	sp, #8
 800e1ec:	ed8d 0b00 	vstr	d0, [sp]
 800e1f0:	9801      	ldr	r0, [sp, #4]
 800e1f2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e1f6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e1fa:	0fc0      	lsrs	r0, r0, #31
 800e1fc:	b002      	add	sp, #8
 800e1fe:	4770      	bx	lr

0800e200 <scalbn>:
 800e200:	b570      	push	{r4, r5, r6, lr}
 800e202:	ec55 4b10 	vmov	r4, r5, d0
 800e206:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e20a:	4606      	mov	r6, r0
 800e20c:	462b      	mov	r3, r5
 800e20e:	b99a      	cbnz	r2, 800e238 <scalbn+0x38>
 800e210:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e214:	4323      	orrs	r3, r4
 800e216:	d036      	beq.n	800e286 <scalbn+0x86>
 800e218:	4b39      	ldr	r3, [pc, #228]	; (800e300 <scalbn+0x100>)
 800e21a:	4629      	mov	r1, r5
 800e21c:	ee10 0a10 	vmov	r0, s0
 800e220:	2200      	movs	r2, #0
 800e222:	f7f2 fa11 	bl	8000648 <__aeabi_dmul>
 800e226:	4b37      	ldr	r3, [pc, #220]	; (800e304 <scalbn+0x104>)
 800e228:	429e      	cmp	r6, r3
 800e22a:	4604      	mov	r4, r0
 800e22c:	460d      	mov	r5, r1
 800e22e:	da10      	bge.n	800e252 <scalbn+0x52>
 800e230:	a32b      	add	r3, pc, #172	; (adr r3, 800e2e0 <scalbn+0xe0>)
 800e232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e236:	e03a      	b.n	800e2ae <scalbn+0xae>
 800e238:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e23c:	428a      	cmp	r2, r1
 800e23e:	d10c      	bne.n	800e25a <scalbn+0x5a>
 800e240:	ee10 2a10 	vmov	r2, s0
 800e244:	4620      	mov	r0, r4
 800e246:	4629      	mov	r1, r5
 800e248:	f7f2 f848 	bl	80002dc <__adddf3>
 800e24c:	4604      	mov	r4, r0
 800e24e:	460d      	mov	r5, r1
 800e250:	e019      	b.n	800e286 <scalbn+0x86>
 800e252:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e256:	460b      	mov	r3, r1
 800e258:	3a36      	subs	r2, #54	; 0x36
 800e25a:	4432      	add	r2, r6
 800e25c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e260:	428a      	cmp	r2, r1
 800e262:	dd08      	ble.n	800e276 <scalbn+0x76>
 800e264:	2d00      	cmp	r5, #0
 800e266:	a120      	add	r1, pc, #128	; (adr r1, 800e2e8 <scalbn+0xe8>)
 800e268:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e26c:	da1c      	bge.n	800e2a8 <scalbn+0xa8>
 800e26e:	a120      	add	r1, pc, #128	; (adr r1, 800e2f0 <scalbn+0xf0>)
 800e270:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e274:	e018      	b.n	800e2a8 <scalbn+0xa8>
 800e276:	2a00      	cmp	r2, #0
 800e278:	dd08      	ble.n	800e28c <scalbn+0x8c>
 800e27a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e27e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e282:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e286:	ec45 4b10 	vmov	d0, r4, r5
 800e28a:	bd70      	pop	{r4, r5, r6, pc}
 800e28c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e290:	da19      	bge.n	800e2c6 <scalbn+0xc6>
 800e292:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e296:	429e      	cmp	r6, r3
 800e298:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800e29c:	dd0a      	ble.n	800e2b4 <scalbn+0xb4>
 800e29e:	a112      	add	r1, pc, #72	; (adr r1, 800e2e8 <scalbn+0xe8>)
 800e2a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d1e2      	bne.n	800e26e <scalbn+0x6e>
 800e2a8:	a30f      	add	r3, pc, #60	; (adr r3, 800e2e8 <scalbn+0xe8>)
 800e2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2ae:	f7f2 f9cb 	bl	8000648 <__aeabi_dmul>
 800e2b2:	e7cb      	b.n	800e24c <scalbn+0x4c>
 800e2b4:	a10a      	add	r1, pc, #40	; (adr r1, 800e2e0 <scalbn+0xe0>)
 800e2b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d0b8      	beq.n	800e230 <scalbn+0x30>
 800e2be:	a10e      	add	r1, pc, #56	; (adr r1, 800e2f8 <scalbn+0xf8>)
 800e2c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2c4:	e7b4      	b.n	800e230 <scalbn+0x30>
 800e2c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e2ca:	3236      	adds	r2, #54	; 0x36
 800e2cc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e2d0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e2d4:	4620      	mov	r0, r4
 800e2d6:	4b0c      	ldr	r3, [pc, #48]	; (800e308 <scalbn+0x108>)
 800e2d8:	2200      	movs	r2, #0
 800e2da:	e7e8      	b.n	800e2ae <scalbn+0xae>
 800e2dc:	f3af 8000 	nop.w
 800e2e0:	c2f8f359 	.word	0xc2f8f359
 800e2e4:	01a56e1f 	.word	0x01a56e1f
 800e2e8:	8800759c 	.word	0x8800759c
 800e2ec:	7e37e43c 	.word	0x7e37e43c
 800e2f0:	8800759c 	.word	0x8800759c
 800e2f4:	fe37e43c 	.word	0xfe37e43c
 800e2f8:	c2f8f359 	.word	0xc2f8f359
 800e2fc:	81a56e1f 	.word	0x81a56e1f
 800e300:	43500000 	.word	0x43500000
 800e304:	ffff3cb0 	.word	0xffff3cb0
 800e308:	3c900000 	.word	0x3c900000

0800e30c <__errno>:
 800e30c:	4b01      	ldr	r3, [pc, #4]	; (800e314 <__errno+0x8>)
 800e30e:	6818      	ldr	r0, [r3, #0]
 800e310:	4770      	bx	lr
 800e312:	bf00      	nop
 800e314:	20000278 	.word	0x20000278

0800e318 <__libc_init_array>:
 800e318:	b570      	push	{r4, r5, r6, lr}
 800e31a:	4d0d      	ldr	r5, [pc, #52]	; (800e350 <__libc_init_array+0x38>)
 800e31c:	4c0d      	ldr	r4, [pc, #52]	; (800e354 <__libc_init_array+0x3c>)
 800e31e:	1b64      	subs	r4, r4, r5
 800e320:	10a4      	asrs	r4, r4, #2
 800e322:	2600      	movs	r6, #0
 800e324:	42a6      	cmp	r6, r4
 800e326:	d109      	bne.n	800e33c <__libc_init_array+0x24>
 800e328:	4d0b      	ldr	r5, [pc, #44]	; (800e358 <__libc_init_array+0x40>)
 800e32a:	4c0c      	ldr	r4, [pc, #48]	; (800e35c <__libc_init_array+0x44>)
 800e32c:	f004 fd38 	bl	8012da0 <_init>
 800e330:	1b64      	subs	r4, r4, r5
 800e332:	10a4      	asrs	r4, r4, #2
 800e334:	2600      	movs	r6, #0
 800e336:	42a6      	cmp	r6, r4
 800e338:	d105      	bne.n	800e346 <__libc_init_array+0x2e>
 800e33a:	bd70      	pop	{r4, r5, r6, pc}
 800e33c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e340:	4798      	blx	r3
 800e342:	3601      	adds	r6, #1
 800e344:	e7ee      	b.n	800e324 <__libc_init_array+0xc>
 800e346:	f855 3b04 	ldr.w	r3, [r5], #4
 800e34a:	4798      	blx	r3
 800e34c:	3601      	adds	r6, #1
 800e34e:	e7f2      	b.n	800e336 <__libc_init_array+0x1e>
 800e350:	08014000 	.word	0x08014000
 800e354:	08014000 	.word	0x08014000
 800e358:	08014000 	.word	0x08014000
 800e35c:	08014004 	.word	0x08014004

0800e360 <malloc>:
 800e360:	4b02      	ldr	r3, [pc, #8]	; (800e36c <malloc+0xc>)
 800e362:	4601      	mov	r1, r0
 800e364:	6818      	ldr	r0, [r3, #0]
 800e366:	f000 b87f 	b.w	800e468 <_malloc_r>
 800e36a:	bf00      	nop
 800e36c:	20000278 	.word	0x20000278

0800e370 <free>:
 800e370:	4b02      	ldr	r3, [pc, #8]	; (800e37c <free+0xc>)
 800e372:	4601      	mov	r1, r0
 800e374:	6818      	ldr	r0, [r3, #0]
 800e376:	f000 b80b 	b.w	800e390 <_free_r>
 800e37a:	bf00      	nop
 800e37c:	20000278 	.word	0x20000278

0800e380 <memset>:
 800e380:	4402      	add	r2, r0
 800e382:	4603      	mov	r3, r0
 800e384:	4293      	cmp	r3, r2
 800e386:	d100      	bne.n	800e38a <memset+0xa>
 800e388:	4770      	bx	lr
 800e38a:	f803 1b01 	strb.w	r1, [r3], #1
 800e38e:	e7f9      	b.n	800e384 <memset+0x4>

0800e390 <_free_r>:
 800e390:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e392:	2900      	cmp	r1, #0
 800e394:	d044      	beq.n	800e420 <_free_r+0x90>
 800e396:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e39a:	9001      	str	r0, [sp, #4]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	f1a1 0404 	sub.w	r4, r1, #4
 800e3a2:	bfb8      	it	lt
 800e3a4:	18e4      	addlt	r4, r4, r3
 800e3a6:	f003 f905 	bl	80115b4 <__malloc_lock>
 800e3aa:	4a1e      	ldr	r2, [pc, #120]	; (800e424 <_free_r+0x94>)
 800e3ac:	9801      	ldr	r0, [sp, #4]
 800e3ae:	6813      	ldr	r3, [r2, #0]
 800e3b0:	b933      	cbnz	r3, 800e3c0 <_free_r+0x30>
 800e3b2:	6063      	str	r3, [r4, #4]
 800e3b4:	6014      	str	r4, [r2, #0]
 800e3b6:	b003      	add	sp, #12
 800e3b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e3bc:	f003 b900 	b.w	80115c0 <__malloc_unlock>
 800e3c0:	42a3      	cmp	r3, r4
 800e3c2:	d908      	bls.n	800e3d6 <_free_r+0x46>
 800e3c4:	6825      	ldr	r5, [r4, #0]
 800e3c6:	1961      	adds	r1, r4, r5
 800e3c8:	428b      	cmp	r3, r1
 800e3ca:	bf01      	itttt	eq
 800e3cc:	6819      	ldreq	r1, [r3, #0]
 800e3ce:	685b      	ldreq	r3, [r3, #4]
 800e3d0:	1949      	addeq	r1, r1, r5
 800e3d2:	6021      	streq	r1, [r4, #0]
 800e3d4:	e7ed      	b.n	800e3b2 <_free_r+0x22>
 800e3d6:	461a      	mov	r2, r3
 800e3d8:	685b      	ldr	r3, [r3, #4]
 800e3da:	b10b      	cbz	r3, 800e3e0 <_free_r+0x50>
 800e3dc:	42a3      	cmp	r3, r4
 800e3de:	d9fa      	bls.n	800e3d6 <_free_r+0x46>
 800e3e0:	6811      	ldr	r1, [r2, #0]
 800e3e2:	1855      	adds	r5, r2, r1
 800e3e4:	42a5      	cmp	r5, r4
 800e3e6:	d10b      	bne.n	800e400 <_free_r+0x70>
 800e3e8:	6824      	ldr	r4, [r4, #0]
 800e3ea:	4421      	add	r1, r4
 800e3ec:	1854      	adds	r4, r2, r1
 800e3ee:	42a3      	cmp	r3, r4
 800e3f0:	6011      	str	r1, [r2, #0]
 800e3f2:	d1e0      	bne.n	800e3b6 <_free_r+0x26>
 800e3f4:	681c      	ldr	r4, [r3, #0]
 800e3f6:	685b      	ldr	r3, [r3, #4]
 800e3f8:	6053      	str	r3, [r2, #4]
 800e3fa:	4421      	add	r1, r4
 800e3fc:	6011      	str	r1, [r2, #0]
 800e3fe:	e7da      	b.n	800e3b6 <_free_r+0x26>
 800e400:	d902      	bls.n	800e408 <_free_r+0x78>
 800e402:	230c      	movs	r3, #12
 800e404:	6003      	str	r3, [r0, #0]
 800e406:	e7d6      	b.n	800e3b6 <_free_r+0x26>
 800e408:	6825      	ldr	r5, [r4, #0]
 800e40a:	1961      	adds	r1, r4, r5
 800e40c:	428b      	cmp	r3, r1
 800e40e:	bf04      	itt	eq
 800e410:	6819      	ldreq	r1, [r3, #0]
 800e412:	685b      	ldreq	r3, [r3, #4]
 800e414:	6063      	str	r3, [r4, #4]
 800e416:	bf04      	itt	eq
 800e418:	1949      	addeq	r1, r1, r5
 800e41a:	6021      	streq	r1, [r4, #0]
 800e41c:	6054      	str	r4, [r2, #4]
 800e41e:	e7ca      	b.n	800e3b6 <_free_r+0x26>
 800e420:	b003      	add	sp, #12
 800e422:	bd30      	pop	{r4, r5, pc}
 800e424:	20012ef0 	.word	0x20012ef0

0800e428 <sbrk_aligned>:
 800e428:	b570      	push	{r4, r5, r6, lr}
 800e42a:	4e0e      	ldr	r6, [pc, #56]	; (800e464 <sbrk_aligned+0x3c>)
 800e42c:	460c      	mov	r4, r1
 800e42e:	6831      	ldr	r1, [r6, #0]
 800e430:	4605      	mov	r5, r0
 800e432:	b911      	cbnz	r1, 800e43a <sbrk_aligned+0x12>
 800e434:	f000 ff72 	bl	800f31c <_sbrk_r>
 800e438:	6030      	str	r0, [r6, #0]
 800e43a:	4621      	mov	r1, r4
 800e43c:	4628      	mov	r0, r5
 800e43e:	f000 ff6d 	bl	800f31c <_sbrk_r>
 800e442:	1c43      	adds	r3, r0, #1
 800e444:	d00a      	beq.n	800e45c <sbrk_aligned+0x34>
 800e446:	1cc4      	adds	r4, r0, #3
 800e448:	f024 0403 	bic.w	r4, r4, #3
 800e44c:	42a0      	cmp	r0, r4
 800e44e:	d007      	beq.n	800e460 <sbrk_aligned+0x38>
 800e450:	1a21      	subs	r1, r4, r0
 800e452:	4628      	mov	r0, r5
 800e454:	f000 ff62 	bl	800f31c <_sbrk_r>
 800e458:	3001      	adds	r0, #1
 800e45a:	d101      	bne.n	800e460 <sbrk_aligned+0x38>
 800e45c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800e460:	4620      	mov	r0, r4
 800e462:	bd70      	pop	{r4, r5, r6, pc}
 800e464:	20012ef4 	.word	0x20012ef4

0800e468 <_malloc_r>:
 800e468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e46c:	1ccd      	adds	r5, r1, #3
 800e46e:	f025 0503 	bic.w	r5, r5, #3
 800e472:	3508      	adds	r5, #8
 800e474:	2d0c      	cmp	r5, #12
 800e476:	bf38      	it	cc
 800e478:	250c      	movcc	r5, #12
 800e47a:	2d00      	cmp	r5, #0
 800e47c:	4607      	mov	r7, r0
 800e47e:	db01      	blt.n	800e484 <_malloc_r+0x1c>
 800e480:	42a9      	cmp	r1, r5
 800e482:	d905      	bls.n	800e490 <_malloc_r+0x28>
 800e484:	230c      	movs	r3, #12
 800e486:	603b      	str	r3, [r7, #0]
 800e488:	2600      	movs	r6, #0
 800e48a:	4630      	mov	r0, r6
 800e48c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e490:	4e2e      	ldr	r6, [pc, #184]	; (800e54c <_malloc_r+0xe4>)
 800e492:	f003 f88f 	bl	80115b4 <__malloc_lock>
 800e496:	6833      	ldr	r3, [r6, #0]
 800e498:	461c      	mov	r4, r3
 800e49a:	bb34      	cbnz	r4, 800e4ea <_malloc_r+0x82>
 800e49c:	4629      	mov	r1, r5
 800e49e:	4638      	mov	r0, r7
 800e4a0:	f7ff ffc2 	bl	800e428 <sbrk_aligned>
 800e4a4:	1c43      	adds	r3, r0, #1
 800e4a6:	4604      	mov	r4, r0
 800e4a8:	d14d      	bne.n	800e546 <_malloc_r+0xde>
 800e4aa:	6834      	ldr	r4, [r6, #0]
 800e4ac:	4626      	mov	r6, r4
 800e4ae:	2e00      	cmp	r6, #0
 800e4b0:	d140      	bne.n	800e534 <_malloc_r+0xcc>
 800e4b2:	6823      	ldr	r3, [r4, #0]
 800e4b4:	4631      	mov	r1, r6
 800e4b6:	4638      	mov	r0, r7
 800e4b8:	eb04 0803 	add.w	r8, r4, r3
 800e4bc:	f000 ff2e 	bl	800f31c <_sbrk_r>
 800e4c0:	4580      	cmp	r8, r0
 800e4c2:	d13a      	bne.n	800e53a <_malloc_r+0xd2>
 800e4c4:	6821      	ldr	r1, [r4, #0]
 800e4c6:	3503      	adds	r5, #3
 800e4c8:	1a6d      	subs	r5, r5, r1
 800e4ca:	f025 0503 	bic.w	r5, r5, #3
 800e4ce:	3508      	adds	r5, #8
 800e4d0:	2d0c      	cmp	r5, #12
 800e4d2:	bf38      	it	cc
 800e4d4:	250c      	movcc	r5, #12
 800e4d6:	4629      	mov	r1, r5
 800e4d8:	4638      	mov	r0, r7
 800e4da:	f7ff ffa5 	bl	800e428 <sbrk_aligned>
 800e4de:	3001      	adds	r0, #1
 800e4e0:	d02b      	beq.n	800e53a <_malloc_r+0xd2>
 800e4e2:	6823      	ldr	r3, [r4, #0]
 800e4e4:	442b      	add	r3, r5
 800e4e6:	6023      	str	r3, [r4, #0]
 800e4e8:	e00e      	b.n	800e508 <_malloc_r+0xa0>
 800e4ea:	6822      	ldr	r2, [r4, #0]
 800e4ec:	1b52      	subs	r2, r2, r5
 800e4ee:	d41e      	bmi.n	800e52e <_malloc_r+0xc6>
 800e4f0:	2a0b      	cmp	r2, #11
 800e4f2:	d916      	bls.n	800e522 <_malloc_r+0xba>
 800e4f4:	1961      	adds	r1, r4, r5
 800e4f6:	42a3      	cmp	r3, r4
 800e4f8:	6025      	str	r5, [r4, #0]
 800e4fa:	bf18      	it	ne
 800e4fc:	6059      	strne	r1, [r3, #4]
 800e4fe:	6863      	ldr	r3, [r4, #4]
 800e500:	bf08      	it	eq
 800e502:	6031      	streq	r1, [r6, #0]
 800e504:	5162      	str	r2, [r4, r5]
 800e506:	604b      	str	r3, [r1, #4]
 800e508:	4638      	mov	r0, r7
 800e50a:	f104 060b 	add.w	r6, r4, #11
 800e50e:	f003 f857 	bl	80115c0 <__malloc_unlock>
 800e512:	f026 0607 	bic.w	r6, r6, #7
 800e516:	1d23      	adds	r3, r4, #4
 800e518:	1af2      	subs	r2, r6, r3
 800e51a:	d0b6      	beq.n	800e48a <_malloc_r+0x22>
 800e51c:	1b9b      	subs	r3, r3, r6
 800e51e:	50a3      	str	r3, [r4, r2]
 800e520:	e7b3      	b.n	800e48a <_malloc_r+0x22>
 800e522:	6862      	ldr	r2, [r4, #4]
 800e524:	42a3      	cmp	r3, r4
 800e526:	bf0c      	ite	eq
 800e528:	6032      	streq	r2, [r6, #0]
 800e52a:	605a      	strne	r2, [r3, #4]
 800e52c:	e7ec      	b.n	800e508 <_malloc_r+0xa0>
 800e52e:	4623      	mov	r3, r4
 800e530:	6864      	ldr	r4, [r4, #4]
 800e532:	e7b2      	b.n	800e49a <_malloc_r+0x32>
 800e534:	4634      	mov	r4, r6
 800e536:	6876      	ldr	r6, [r6, #4]
 800e538:	e7b9      	b.n	800e4ae <_malloc_r+0x46>
 800e53a:	230c      	movs	r3, #12
 800e53c:	603b      	str	r3, [r7, #0]
 800e53e:	4638      	mov	r0, r7
 800e540:	f003 f83e 	bl	80115c0 <__malloc_unlock>
 800e544:	e7a1      	b.n	800e48a <_malloc_r+0x22>
 800e546:	6025      	str	r5, [r4, #0]
 800e548:	e7de      	b.n	800e508 <_malloc_r+0xa0>
 800e54a:	bf00      	nop
 800e54c:	20012ef0 	.word	0x20012ef0

0800e550 <__cvt>:
 800e550:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e554:	ec55 4b10 	vmov	r4, r5, d0
 800e558:	2d00      	cmp	r5, #0
 800e55a:	460e      	mov	r6, r1
 800e55c:	4619      	mov	r1, r3
 800e55e:	462b      	mov	r3, r5
 800e560:	bfbb      	ittet	lt
 800e562:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e566:	461d      	movlt	r5, r3
 800e568:	2300      	movge	r3, #0
 800e56a:	232d      	movlt	r3, #45	; 0x2d
 800e56c:	700b      	strb	r3, [r1, #0]
 800e56e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e570:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e574:	4691      	mov	r9, r2
 800e576:	f023 0820 	bic.w	r8, r3, #32
 800e57a:	bfbc      	itt	lt
 800e57c:	4622      	movlt	r2, r4
 800e57e:	4614      	movlt	r4, r2
 800e580:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e584:	d005      	beq.n	800e592 <__cvt+0x42>
 800e586:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e58a:	d100      	bne.n	800e58e <__cvt+0x3e>
 800e58c:	3601      	adds	r6, #1
 800e58e:	2102      	movs	r1, #2
 800e590:	e000      	b.n	800e594 <__cvt+0x44>
 800e592:	2103      	movs	r1, #3
 800e594:	ab03      	add	r3, sp, #12
 800e596:	9301      	str	r3, [sp, #4]
 800e598:	ab02      	add	r3, sp, #8
 800e59a:	9300      	str	r3, [sp, #0]
 800e59c:	ec45 4b10 	vmov	d0, r4, r5
 800e5a0:	4653      	mov	r3, sl
 800e5a2:	4632      	mov	r2, r6
 800e5a4:	f001 fe60 	bl	8010268 <_dtoa_r>
 800e5a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e5ac:	4607      	mov	r7, r0
 800e5ae:	d102      	bne.n	800e5b6 <__cvt+0x66>
 800e5b0:	f019 0f01 	tst.w	r9, #1
 800e5b4:	d022      	beq.n	800e5fc <__cvt+0xac>
 800e5b6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e5ba:	eb07 0906 	add.w	r9, r7, r6
 800e5be:	d110      	bne.n	800e5e2 <__cvt+0x92>
 800e5c0:	783b      	ldrb	r3, [r7, #0]
 800e5c2:	2b30      	cmp	r3, #48	; 0x30
 800e5c4:	d10a      	bne.n	800e5dc <__cvt+0x8c>
 800e5c6:	2200      	movs	r2, #0
 800e5c8:	2300      	movs	r3, #0
 800e5ca:	4620      	mov	r0, r4
 800e5cc:	4629      	mov	r1, r5
 800e5ce:	f7f2 faa3 	bl	8000b18 <__aeabi_dcmpeq>
 800e5d2:	b918      	cbnz	r0, 800e5dc <__cvt+0x8c>
 800e5d4:	f1c6 0601 	rsb	r6, r6, #1
 800e5d8:	f8ca 6000 	str.w	r6, [sl]
 800e5dc:	f8da 3000 	ldr.w	r3, [sl]
 800e5e0:	4499      	add	r9, r3
 800e5e2:	2200      	movs	r2, #0
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	4620      	mov	r0, r4
 800e5e8:	4629      	mov	r1, r5
 800e5ea:	f7f2 fa95 	bl	8000b18 <__aeabi_dcmpeq>
 800e5ee:	b108      	cbz	r0, 800e5f4 <__cvt+0xa4>
 800e5f0:	f8cd 900c 	str.w	r9, [sp, #12]
 800e5f4:	2230      	movs	r2, #48	; 0x30
 800e5f6:	9b03      	ldr	r3, [sp, #12]
 800e5f8:	454b      	cmp	r3, r9
 800e5fa:	d307      	bcc.n	800e60c <__cvt+0xbc>
 800e5fc:	9b03      	ldr	r3, [sp, #12]
 800e5fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e600:	1bdb      	subs	r3, r3, r7
 800e602:	4638      	mov	r0, r7
 800e604:	6013      	str	r3, [r2, #0]
 800e606:	b004      	add	sp, #16
 800e608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e60c:	1c59      	adds	r1, r3, #1
 800e60e:	9103      	str	r1, [sp, #12]
 800e610:	701a      	strb	r2, [r3, #0]
 800e612:	e7f0      	b.n	800e5f6 <__cvt+0xa6>

0800e614 <__exponent>:
 800e614:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e616:	4603      	mov	r3, r0
 800e618:	2900      	cmp	r1, #0
 800e61a:	bfb8      	it	lt
 800e61c:	4249      	neglt	r1, r1
 800e61e:	f803 2b02 	strb.w	r2, [r3], #2
 800e622:	bfb4      	ite	lt
 800e624:	222d      	movlt	r2, #45	; 0x2d
 800e626:	222b      	movge	r2, #43	; 0x2b
 800e628:	2909      	cmp	r1, #9
 800e62a:	7042      	strb	r2, [r0, #1]
 800e62c:	dd2a      	ble.n	800e684 <__exponent+0x70>
 800e62e:	f10d 0407 	add.w	r4, sp, #7
 800e632:	46a4      	mov	ip, r4
 800e634:	270a      	movs	r7, #10
 800e636:	46a6      	mov	lr, r4
 800e638:	460a      	mov	r2, r1
 800e63a:	fb91 f6f7 	sdiv	r6, r1, r7
 800e63e:	fb07 1516 	mls	r5, r7, r6, r1
 800e642:	3530      	adds	r5, #48	; 0x30
 800e644:	2a63      	cmp	r2, #99	; 0x63
 800e646:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800e64a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e64e:	4631      	mov	r1, r6
 800e650:	dcf1      	bgt.n	800e636 <__exponent+0x22>
 800e652:	3130      	adds	r1, #48	; 0x30
 800e654:	f1ae 0502 	sub.w	r5, lr, #2
 800e658:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e65c:	1c44      	adds	r4, r0, #1
 800e65e:	4629      	mov	r1, r5
 800e660:	4561      	cmp	r1, ip
 800e662:	d30a      	bcc.n	800e67a <__exponent+0x66>
 800e664:	f10d 0209 	add.w	r2, sp, #9
 800e668:	eba2 020e 	sub.w	r2, r2, lr
 800e66c:	4565      	cmp	r5, ip
 800e66e:	bf88      	it	hi
 800e670:	2200      	movhi	r2, #0
 800e672:	4413      	add	r3, r2
 800e674:	1a18      	subs	r0, r3, r0
 800e676:	b003      	add	sp, #12
 800e678:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e67a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e67e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e682:	e7ed      	b.n	800e660 <__exponent+0x4c>
 800e684:	2330      	movs	r3, #48	; 0x30
 800e686:	3130      	adds	r1, #48	; 0x30
 800e688:	7083      	strb	r3, [r0, #2]
 800e68a:	70c1      	strb	r1, [r0, #3]
 800e68c:	1d03      	adds	r3, r0, #4
 800e68e:	e7f1      	b.n	800e674 <__exponent+0x60>

0800e690 <_printf_float>:
 800e690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e694:	ed2d 8b02 	vpush	{d8}
 800e698:	b08d      	sub	sp, #52	; 0x34
 800e69a:	460c      	mov	r4, r1
 800e69c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e6a0:	4616      	mov	r6, r2
 800e6a2:	461f      	mov	r7, r3
 800e6a4:	4605      	mov	r5, r0
 800e6a6:	f002 ff61 	bl	801156c <_localeconv_r>
 800e6aa:	f8d0 a000 	ldr.w	sl, [r0]
 800e6ae:	4650      	mov	r0, sl
 800e6b0:	f7f1 fdb6 	bl	8000220 <strlen>
 800e6b4:	2300      	movs	r3, #0
 800e6b6:	930a      	str	r3, [sp, #40]	; 0x28
 800e6b8:	6823      	ldr	r3, [r4, #0]
 800e6ba:	9305      	str	r3, [sp, #20]
 800e6bc:	f8d8 3000 	ldr.w	r3, [r8]
 800e6c0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e6c4:	3307      	adds	r3, #7
 800e6c6:	f023 0307 	bic.w	r3, r3, #7
 800e6ca:	f103 0208 	add.w	r2, r3, #8
 800e6ce:	f8c8 2000 	str.w	r2, [r8]
 800e6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6d6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e6da:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e6de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e6e2:	9307      	str	r3, [sp, #28]
 800e6e4:	f8cd 8018 	str.w	r8, [sp, #24]
 800e6e8:	ee08 0a10 	vmov	s16, r0
 800e6ec:	4b9f      	ldr	r3, [pc, #636]	; (800e96c <_printf_float+0x2dc>)
 800e6ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e6f6:	f7f2 fa41 	bl	8000b7c <__aeabi_dcmpun>
 800e6fa:	bb88      	cbnz	r0, 800e760 <_printf_float+0xd0>
 800e6fc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e700:	4b9a      	ldr	r3, [pc, #616]	; (800e96c <_printf_float+0x2dc>)
 800e702:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e706:	f7f2 fa1b 	bl	8000b40 <__aeabi_dcmple>
 800e70a:	bb48      	cbnz	r0, 800e760 <_printf_float+0xd0>
 800e70c:	2200      	movs	r2, #0
 800e70e:	2300      	movs	r3, #0
 800e710:	4640      	mov	r0, r8
 800e712:	4649      	mov	r1, r9
 800e714:	f7f2 fa0a 	bl	8000b2c <__aeabi_dcmplt>
 800e718:	b110      	cbz	r0, 800e720 <_printf_float+0x90>
 800e71a:	232d      	movs	r3, #45	; 0x2d
 800e71c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e720:	4b93      	ldr	r3, [pc, #588]	; (800e970 <_printf_float+0x2e0>)
 800e722:	4894      	ldr	r0, [pc, #592]	; (800e974 <_printf_float+0x2e4>)
 800e724:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e728:	bf94      	ite	ls
 800e72a:	4698      	movls	r8, r3
 800e72c:	4680      	movhi	r8, r0
 800e72e:	2303      	movs	r3, #3
 800e730:	6123      	str	r3, [r4, #16]
 800e732:	9b05      	ldr	r3, [sp, #20]
 800e734:	f023 0204 	bic.w	r2, r3, #4
 800e738:	6022      	str	r2, [r4, #0]
 800e73a:	f04f 0900 	mov.w	r9, #0
 800e73e:	9700      	str	r7, [sp, #0]
 800e740:	4633      	mov	r3, r6
 800e742:	aa0b      	add	r2, sp, #44	; 0x2c
 800e744:	4621      	mov	r1, r4
 800e746:	4628      	mov	r0, r5
 800e748:	f000 f9d8 	bl	800eafc <_printf_common>
 800e74c:	3001      	adds	r0, #1
 800e74e:	f040 8090 	bne.w	800e872 <_printf_float+0x1e2>
 800e752:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e756:	b00d      	add	sp, #52	; 0x34
 800e758:	ecbd 8b02 	vpop	{d8}
 800e75c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e760:	4642      	mov	r2, r8
 800e762:	464b      	mov	r3, r9
 800e764:	4640      	mov	r0, r8
 800e766:	4649      	mov	r1, r9
 800e768:	f7f2 fa08 	bl	8000b7c <__aeabi_dcmpun>
 800e76c:	b140      	cbz	r0, 800e780 <_printf_float+0xf0>
 800e76e:	464b      	mov	r3, r9
 800e770:	2b00      	cmp	r3, #0
 800e772:	bfbc      	itt	lt
 800e774:	232d      	movlt	r3, #45	; 0x2d
 800e776:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e77a:	487f      	ldr	r0, [pc, #508]	; (800e978 <_printf_float+0x2e8>)
 800e77c:	4b7f      	ldr	r3, [pc, #508]	; (800e97c <_printf_float+0x2ec>)
 800e77e:	e7d1      	b.n	800e724 <_printf_float+0x94>
 800e780:	6863      	ldr	r3, [r4, #4]
 800e782:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e786:	9206      	str	r2, [sp, #24]
 800e788:	1c5a      	adds	r2, r3, #1
 800e78a:	d13f      	bne.n	800e80c <_printf_float+0x17c>
 800e78c:	2306      	movs	r3, #6
 800e78e:	6063      	str	r3, [r4, #4]
 800e790:	9b05      	ldr	r3, [sp, #20]
 800e792:	6861      	ldr	r1, [r4, #4]
 800e794:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e798:	2300      	movs	r3, #0
 800e79a:	9303      	str	r3, [sp, #12]
 800e79c:	ab0a      	add	r3, sp, #40	; 0x28
 800e79e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e7a2:	ab09      	add	r3, sp, #36	; 0x24
 800e7a4:	ec49 8b10 	vmov	d0, r8, r9
 800e7a8:	9300      	str	r3, [sp, #0]
 800e7aa:	6022      	str	r2, [r4, #0]
 800e7ac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e7b0:	4628      	mov	r0, r5
 800e7b2:	f7ff fecd 	bl	800e550 <__cvt>
 800e7b6:	9b06      	ldr	r3, [sp, #24]
 800e7b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e7ba:	2b47      	cmp	r3, #71	; 0x47
 800e7bc:	4680      	mov	r8, r0
 800e7be:	d108      	bne.n	800e7d2 <_printf_float+0x142>
 800e7c0:	1cc8      	adds	r0, r1, #3
 800e7c2:	db02      	blt.n	800e7ca <_printf_float+0x13a>
 800e7c4:	6863      	ldr	r3, [r4, #4]
 800e7c6:	4299      	cmp	r1, r3
 800e7c8:	dd41      	ble.n	800e84e <_printf_float+0x1be>
 800e7ca:	f1ab 0b02 	sub.w	fp, fp, #2
 800e7ce:	fa5f fb8b 	uxtb.w	fp, fp
 800e7d2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e7d6:	d820      	bhi.n	800e81a <_printf_float+0x18a>
 800e7d8:	3901      	subs	r1, #1
 800e7da:	465a      	mov	r2, fp
 800e7dc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e7e0:	9109      	str	r1, [sp, #36]	; 0x24
 800e7e2:	f7ff ff17 	bl	800e614 <__exponent>
 800e7e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e7e8:	1813      	adds	r3, r2, r0
 800e7ea:	2a01      	cmp	r2, #1
 800e7ec:	4681      	mov	r9, r0
 800e7ee:	6123      	str	r3, [r4, #16]
 800e7f0:	dc02      	bgt.n	800e7f8 <_printf_float+0x168>
 800e7f2:	6822      	ldr	r2, [r4, #0]
 800e7f4:	07d2      	lsls	r2, r2, #31
 800e7f6:	d501      	bpl.n	800e7fc <_printf_float+0x16c>
 800e7f8:	3301      	adds	r3, #1
 800e7fa:	6123      	str	r3, [r4, #16]
 800e7fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e800:	2b00      	cmp	r3, #0
 800e802:	d09c      	beq.n	800e73e <_printf_float+0xae>
 800e804:	232d      	movs	r3, #45	; 0x2d
 800e806:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e80a:	e798      	b.n	800e73e <_printf_float+0xae>
 800e80c:	9a06      	ldr	r2, [sp, #24]
 800e80e:	2a47      	cmp	r2, #71	; 0x47
 800e810:	d1be      	bne.n	800e790 <_printf_float+0x100>
 800e812:	2b00      	cmp	r3, #0
 800e814:	d1bc      	bne.n	800e790 <_printf_float+0x100>
 800e816:	2301      	movs	r3, #1
 800e818:	e7b9      	b.n	800e78e <_printf_float+0xfe>
 800e81a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e81e:	d118      	bne.n	800e852 <_printf_float+0x1c2>
 800e820:	2900      	cmp	r1, #0
 800e822:	6863      	ldr	r3, [r4, #4]
 800e824:	dd0b      	ble.n	800e83e <_printf_float+0x1ae>
 800e826:	6121      	str	r1, [r4, #16]
 800e828:	b913      	cbnz	r3, 800e830 <_printf_float+0x1a0>
 800e82a:	6822      	ldr	r2, [r4, #0]
 800e82c:	07d0      	lsls	r0, r2, #31
 800e82e:	d502      	bpl.n	800e836 <_printf_float+0x1a6>
 800e830:	3301      	adds	r3, #1
 800e832:	440b      	add	r3, r1
 800e834:	6123      	str	r3, [r4, #16]
 800e836:	65a1      	str	r1, [r4, #88]	; 0x58
 800e838:	f04f 0900 	mov.w	r9, #0
 800e83c:	e7de      	b.n	800e7fc <_printf_float+0x16c>
 800e83e:	b913      	cbnz	r3, 800e846 <_printf_float+0x1b6>
 800e840:	6822      	ldr	r2, [r4, #0]
 800e842:	07d2      	lsls	r2, r2, #31
 800e844:	d501      	bpl.n	800e84a <_printf_float+0x1ba>
 800e846:	3302      	adds	r3, #2
 800e848:	e7f4      	b.n	800e834 <_printf_float+0x1a4>
 800e84a:	2301      	movs	r3, #1
 800e84c:	e7f2      	b.n	800e834 <_printf_float+0x1a4>
 800e84e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e852:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e854:	4299      	cmp	r1, r3
 800e856:	db05      	blt.n	800e864 <_printf_float+0x1d4>
 800e858:	6823      	ldr	r3, [r4, #0]
 800e85a:	6121      	str	r1, [r4, #16]
 800e85c:	07d8      	lsls	r0, r3, #31
 800e85e:	d5ea      	bpl.n	800e836 <_printf_float+0x1a6>
 800e860:	1c4b      	adds	r3, r1, #1
 800e862:	e7e7      	b.n	800e834 <_printf_float+0x1a4>
 800e864:	2900      	cmp	r1, #0
 800e866:	bfd4      	ite	le
 800e868:	f1c1 0202 	rsble	r2, r1, #2
 800e86c:	2201      	movgt	r2, #1
 800e86e:	4413      	add	r3, r2
 800e870:	e7e0      	b.n	800e834 <_printf_float+0x1a4>
 800e872:	6823      	ldr	r3, [r4, #0]
 800e874:	055a      	lsls	r2, r3, #21
 800e876:	d407      	bmi.n	800e888 <_printf_float+0x1f8>
 800e878:	6923      	ldr	r3, [r4, #16]
 800e87a:	4642      	mov	r2, r8
 800e87c:	4631      	mov	r1, r6
 800e87e:	4628      	mov	r0, r5
 800e880:	47b8      	blx	r7
 800e882:	3001      	adds	r0, #1
 800e884:	d12c      	bne.n	800e8e0 <_printf_float+0x250>
 800e886:	e764      	b.n	800e752 <_printf_float+0xc2>
 800e888:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e88c:	f240 80e0 	bls.w	800ea50 <_printf_float+0x3c0>
 800e890:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e894:	2200      	movs	r2, #0
 800e896:	2300      	movs	r3, #0
 800e898:	f7f2 f93e 	bl	8000b18 <__aeabi_dcmpeq>
 800e89c:	2800      	cmp	r0, #0
 800e89e:	d034      	beq.n	800e90a <_printf_float+0x27a>
 800e8a0:	4a37      	ldr	r2, [pc, #220]	; (800e980 <_printf_float+0x2f0>)
 800e8a2:	2301      	movs	r3, #1
 800e8a4:	4631      	mov	r1, r6
 800e8a6:	4628      	mov	r0, r5
 800e8a8:	47b8      	blx	r7
 800e8aa:	3001      	adds	r0, #1
 800e8ac:	f43f af51 	beq.w	800e752 <_printf_float+0xc2>
 800e8b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e8b4:	429a      	cmp	r2, r3
 800e8b6:	db02      	blt.n	800e8be <_printf_float+0x22e>
 800e8b8:	6823      	ldr	r3, [r4, #0]
 800e8ba:	07d8      	lsls	r0, r3, #31
 800e8bc:	d510      	bpl.n	800e8e0 <_printf_float+0x250>
 800e8be:	ee18 3a10 	vmov	r3, s16
 800e8c2:	4652      	mov	r2, sl
 800e8c4:	4631      	mov	r1, r6
 800e8c6:	4628      	mov	r0, r5
 800e8c8:	47b8      	blx	r7
 800e8ca:	3001      	adds	r0, #1
 800e8cc:	f43f af41 	beq.w	800e752 <_printf_float+0xc2>
 800e8d0:	f04f 0800 	mov.w	r8, #0
 800e8d4:	f104 091a 	add.w	r9, r4, #26
 800e8d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e8da:	3b01      	subs	r3, #1
 800e8dc:	4543      	cmp	r3, r8
 800e8de:	dc09      	bgt.n	800e8f4 <_printf_float+0x264>
 800e8e0:	6823      	ldr	r3, [r4, #0]
 800e8e2:	079b      	lsls	r3, r3, #30
 800e8e4:	f100 8105 	bmi.w	800eaf2 <_printf_float+0x462>
 800e8e8:	68e0      	ldr	r0, [r4, #12]
 800e8ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e8ec:	4298      	cmp	r0, r3
 800e8ee:	bfb8      	it	lt
 800e8f0:	4618      	movlt	r0, r3
 800e8f2:	e730      	b.n	800e756 <_printf_float+0xc6>
 800e8f4:	2301      	movs	r3, #1
 800e8f6:	464a      	mov	r2, r9
 800e8f8:	4631      	mov	r1, r6
 800e8fa:	4628      	mov	r0, r5
 800e8fc:	47b8      	blx	r7
 800e8fe:	3001      	adds	r0, #1
 800e900:	f43f af27 	beq.w	800e752 <_printf_float+0xc2>
 800e904:	f108 0801 	add.w	r8, r8, #1
 800e908:	e7e6      	b.n	800e8d8 <_printf_float+0x248>
 800e90a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	dc39      	bgt.n	800e984 <_printf_float+0x2f4>
 800e910:	4a1b      	ldr	r2, [pc, #108]	; (800e980 <_printf_float+0x2f0>)
 800e912:	2301      	movs	r3, #1
 800e914:	4631      	mov	r1, r6
 800e916:	4628      	mov	r0, r5
 800e918:	47b8      	blx	r7
 800e91a:	3001      	adds	r0, #1
 800e91c:	f43f af19 	beq.w	800e752 <_printf_float+0xc2>
 800e920:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e924:	4313      	orrs	r3, r2
 800e926:	d102      	bne.n	800e92e <_printf_float+0x29e>
 800e928:	6823      	ldr	r3, [r4, #0]
 800e92a:	07d9      	lsls	r1, r3, #31
 800e92c:	d5d8      	bpl.n	800e8e0 <_printf_float+0x250>
 800e92e:	ee18 3a10 	vmov	r3, s16
 800e932:	4652      	mov	r2, sl
 800e934:	4631      	mov	r1, r6
 800e936:	4628      	mov	r0, r5
 800e938:	47b8      	blx	r7
 800e93a:	3001      	adds	r0, #1
 800e93c:	f43f af09 	beq.w	800e752 <_printf_float+0xc2>
 800e940:	f04f 0900 	mov.w	r9, #0
 800e944:	f104 0a1a 	add.w	sl, r4, #26
 800e948:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e94a:	425b      	negs	r3, r3
 800e94c:	454b      	cmp	r3, r9
 800e94e:	dc01      	bgt.n	800e954 <_printf_float+0x2c4>
 800e950:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e952:	e792      	b.n	800e87a <_printf_float+0x1ea>
 800e954:	2301      	movs	r3, #1
 800e956:	4652      	mov	r2, sl
 800e958:	4631      	mov	r1, r6
 800e95a:	4628      	mov	r0, r5
 800e95c:	47b8      	blx	r7
 800e95e:	3001      	adds	r0, #1
 800e960:	f43f aef7 	beq.w	800e752 <_printf_float+0xc2>
 800e964:	f109 0901 	add.w	r9, r9, #1
 800e968:	e7ee      	b.n	800e948 <_printf_float+0x2b8>
 800e96a:	bf00      	nop
 800e96c:	7fefffff 	.word	0x7fefffff
 800e970:	08013afc 	.word	0x08013afc
 800e974:	08013b00 	.word	0x08013b00
 800e978:	08013b08 	.word	0x08013b08
 800e97c:	08013b04 	.word	0x08013b04
 800e980:	08013b0c 	.word	0x08013b0c
 800e984:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e986:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e988:	429a      	cmp	r2, r3
 800e98a:	bfa8      	it	ge
 800e98c:	461a      	movge	r2, r3
 800e98e:	2a00      	cmp	r2, #0
 800e990:	4691      	mov	r9, r2
 800e992:	dc37      	bgt.n	800ea04 <_printf_float+0x374>
 800e994:	f04f 0b00 	mov.w	fp, #0
 800e998:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e99c:	f104 021a 	add.w	r2, r4, #26
 800e9a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e9a2:	9305      	str	r3, [sp, #20]
 800e9a4:	eba3 0309 	sub.w	r3, r3, r9
 800e9a8:	455b      	cmp	r3, fp
 800e9aa:	dc33      	bgt.n	800ea14 <_printf_float+0x384>
 800e9ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e9b0:	429a      	cmp	r2, r3
 800e9b2:	db3b      	blt.n	800ea2c <_printf_float+0x39c>
 800e9b4:	6823      	ldr	r3, [r4, #0]
 800e9b6:	07da      	lsls	r2, r3, #31
 800e9b8:	d438      	bmi.n	800ea2c <_printf_float+0x39c>
 800e9ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9bc:	9a05      	ldr	r2, [sp, #20]
 800e9be:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e9c0:	1a9a      	subs	r2, r3, r2
 800e9c2:	eba3 0901 	sub.w	r9, r3, r1
 800e9c6:	4591      	cmp	r9, r2
 800e9c8:	bfa8      	it	ge
 800e9ca:	4691      	movge	r9, r2
 800e9cc:	f1b9 0f00 	cmp.w	r9, #0
 800e9d0:	dc35      	bgt.n	800ea3e <_printf_float+0x3ae>
 800e9d2:	f04f 0800 	mov.w	r8, #0
 800e9d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e9da:	f104 0a1a 	add.w	sl, r4, #26
 800e9de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e9e2:	1a9b      	subs	r3, r3, r2
 800e9e4:	eba3 0309 	sub.w	r3, r3, r9
 800e9e8:	4543      	cmp	r3, r8
 800e9ea:	f77f af79 	ble.w	800e8e0 <_printf_float+0x250>
 800e9ee:	2301      	movs	r3, #1
 800e9f0:	4652      	mov	r2, sl
 800e9f2:	4631      	mov	r1, r6
 800e9f4:	4628      	mov	r0, r5
 800e9f6:	47b8      	blx	r7
 800e9f8:	3001      	adds	r0, #1
 800e9fa:	f43f aeaa 	beq.w	800e752 <_printf_float+0xc2>
 800e9fe:	f108 0801 	add.w	r8, r8, #1
 800ea02:	e7ec      	b.n	800e9de <_printf_float+0x34e>
 800ea04:	4613      	mov	r3, r2
 800ea06:	4631      	mov	r1, r6
 800ea08:	4642      	mov	r2, r8
 800ea0a:	4628      	mov	r0, r5
 800ea0c:	47b8      	blx	r7
 800ea0e:	3001      	adds	r0, #1
 800ea10:	d1c0      	bne.n	800e994 <_printf_float+0x304>
 800ea12:	e69e      	b.n	800e752 <_printf_float+0xc2>
 800ea14:	2301      	movs	r3, #1
 800ea16:	4631      	mov	r1, r6
 800ea18:	4628      	mov	r0, r5
 800ea1a:	9205      	str	r2, [sp, #20]
 800ea1c:	47b8      	blx	r7
 800ea1e:	3001      	adds	r0, #1
 800ea20:	f43f ae97 	beq.w	800e752 <_printf_float+0xc2>
 800ea24:	9a05      	ldr	r2, [sp, #20]
 800ea26:	f10b 0b01 	add.w	fp, fp, #1
 800ea2a:	e7b9      	b.n	800e9a0 <_printf_float+0x310>
 800ea2c:	ee18 3a10 	vmov	r3, s16
 800ea30:	4652      	mov	r2, sl
 800ea32:	4631      	mov	r1, r6
 800ea34:	4628      	mov	r0, r5
 800ea36:	47b8      	blx	r7
 800ea38:	3001      	adds	r0, #1
 800ea3a:	d1be      	bne.n	800e9ba <_printf_float+0x32a>
 800ea3c:	e689      	b.n	800e752 <_printf_float+0xc2>
 800ea3e:	9a05      	ldr	r2, [sp, #20]
 800ea40:	464b      	mov	r3, r9
 800ea42:	4442      	add	r2, r8
 800ea44:	4631      	mov	r1, r6
 800ea46:	4628      	mov	r0, r5
 800ea48:	47b8      	blx	r7
 800ea4a:	3001      	adds	r0, #1
 800ea4c:	d1c1      	bne.n	800e9d2 <_printf_float+0x342>
 800ea4e:	e680      	b.n	800e752 <_printf_float+0xc2>
 800ea50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ea52:	2a01      	cmp	r2, #1
 800ea54:	dc01      	bgt.n	800ea5a <_printf_float+0x3ca>
 800ea56:	07db      	lsls	r3, r3, #31
 800ea58:	d538      	bpl.n	800eacc <_printf_float+0x43c>
 800ea5a:	2301      	movs	r3, #1
 800ea5c:	4642      	mov	r2, r8
 800ea5e:	4631      	mov	r1, r6
 800ea60:	4628      	mov	r0, r5
 800ea62:	47b8      	blx	r7
 800ea64:	3001      	adds	r0, #1
 800ea66:	f43f ae74 	beq.w	800e752 <_printf_float+0xc2>
 800ea6a:	ee18 3a10 	vmov	r3, s16
 800ea6e:	4652      	mov	r2, sl
 800ea70:	4631      	mov	r1, r6
 800ea72:	4628      	mov	r0, r5
 800ea74:	47b8      	blx	r7
 800ea76:	3001      	adds	r0, #1
 800ea78:	f43f ae6b 	beq.w	800e752 <_printf_float+0xc2>
 800ea7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ea80:	2200      	movs	r2, #0
 800ea82:	2300      	movs	r3, #0
 800ea84:	f7f2 f848 	bl	8000b18 <__aeabi_dcmpeq>
 800ea88:	b9d8      	cbnz	r0, 800eac2 <_printf_float+0x432>
 800ea8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea8c:	f108 0201 	add.w	r2, r8, #1
 800ea90:	3b01      	subs	r3, #1
 800ea92:	4631      	mov	r1, r6
 800ea94:	4628      	mov	r0, r5
 800ea96:	47b8      	blx	r7
 800ea98:	3001      	adds	r0, #1
 800ea9a:	d10e      	bne.n	800eaba <_printf_float+0x42a>
 800ea9c:	e659      	b.n	800e752 <_printf_float+0xc2>
 800ea9e:	2301      	movs	r3, #1
 800eaa0:	4652      	mov	r2, sl
 800eaa2:	4631      	mov	r1, r6
 800eaa4:	4628      	mov	r0, r5
 800eaa6:	47b8      	blx	r7
 800eaa8:	3001      	adds	r0, #1
 800eaaa:	f43f ae52 	beq.w	800e752 <_printf_float+0xc2>
 800eaae:	f108 0801 	add.w	r8, r8, #1
 800eab2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eab4:	3b01      	subs	r3, #1
 800eab6:	4543      	cmp	r3, r8
 800eab8:	dcf1      	bgt.n	800ea9e <_printf_float+0x40e>
 800eaba:	464b      	mov	r3, r9
 800eabc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800eac0:	e6dc      	b.n	800e87c <_printf_float+0x1ec>
 800eac2:	f04f 0800 	mov.w	r8, #0
 800eac6:	f104 0a1a 	add.w	sl, r4, #26
 800eaca:	e7f2      	b.n	800eab2 <_printf_float+0x422>
 800eacc:	2301      	movs	r3, #1
 800eace:	4642      	mov	r2, r8
 800ead0:	e7df      	b.n	800ea92 <_printf_float+0x402>
 800ead2:	2301      	movs	r3, #1
 800ead4:	464a      	mov	r2, r9
 800ead6:	4631      	mov	r1, r6
 800ead8:	4628      	mov	r0, r5
 800eada:	47b8      	blx	r7
 800eadc:	3001      	adds	r0, #1
 800eade:	f43f ae38 	beq.w	800e752 <_printf_float+0xc2>
 800eae2:	f108 0801 	add.w	r8, r8, #1
 800eae6:	68e3      	ldr	r3, [r4, #12]
 800eae8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eaea:	1a5b      	subs	r3, r3, r1
 800eaec:	4543      	cmp	r3, r8
 800eaee:	dcf0      	bgt.n	800ead2 <_printf_float+0x442>
 800eaf0:	e6fa      	b.n	800e8e8 <_printf_float+0x258>
 800eaf2:	f04f 0800 	mov.w	r8, #0
 800eaf6:	f104 0919 	add.w	r9, r4, #25
 800eafa:	e7f4      	b.n	800eae6 <_printf_float+0x456>

0800eafc <_printf_common>:
 800eafc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb00:	4616      	mov	r6, r2
 800eb02:	4699      	mov	r9, r3
 800eb04:	688a      	ldr	r2, [r1, #8]
 800eb06:	690b      	ldr	r3, [r1, #16]
 800eb08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800eb0c:	4293      	cmp	r3, r2
 800eb0e:	bfb8      	it	lt
 800eb10:	4613      	movlt	r3, r2
 800eb12:	6033      	str	r3, [r6, #0]
 800eb14:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800eb18:	4607      	mov	r7, r0
 800eb1a:	460c      	mov	r4, r1
 800eb1c:	b10a      	cbz	r2, 800eb22 <_printf_common+0x26>
 800eb1e:	3301      	adds	r3, #1
 800eb20:	6033      	str	r3, [r6, #0]
 800eb22:	6823      	ldr	r3, [r4, #0]
 800eb24:	0699      	lsls	r1, r3, #26
 800eb26:	bf42      	ittt	mi
 800eb28:	6833      	ldrmi	r3, [r6, #0]
 800eb2a:	3302      	addmi	r3, #2
 800eb2c:	6033      	strmi	r3, [r6, #0]
 800eb2e:	6825      	ldr	r5, [r4, #0]
 800eb30:	f015 0506 	ands.w	r5, r5, #6
 800eb34:	d106      	bne.n	800eb44 <_printf_common+0x48>
 800eb36:	f104 0a19 	add.w	sl, r4, #25
 800eb3a:	68e3      	ldr	r3, [r4, #12]
 800eb3c:	6832      	ldr	r2, [r6, #0]
 800eb3e:	1a9b      	subs	r3, r3, r2
 800eb40:	42ab      	cmp	r3, r5
 800eb42:	dc26      	bgt.n	800eb92 <_printf_common+0x96>
 800eb44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800eb48:	1e13      	subs	r3, r2, #0
 800eb4a:	6822      	ldr	r2, [r4, #0]
 800eb4c:	bf18      	it	ne
 800eb4e:	2301      	movne	r3, #1
 800eb50:	0692      	lsls	r2, r2, #26
 800eb52:	d42b      	bmi.n	800ebac <_printf_common+0xb0>
 800eb54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800eb58:	4649      	mov	r1, r9
 800eb5a:	4638      	mov	r0, r7
 800eb5c:	47c0      	blx	r8
 800eb5e:	3001      	adds	r0, #1
 800eb60:	d01e      	beq.n	800eba0 <_printf_common+0xa4>
 800eb62:	6823      	ldr	r3, [r4, #0]
 800eb64:	68e5      	ldr	r5, [r4, #12]
 800eb66:	6832      	ldr	r2, [r6, #0]
 800eb68:	f003 0306 	and.w	r3, r3, #6
 800eb6c:	2b04      	cmp	r3, #4
 800eb6e:	bf08      	it	eq
 800eb70:	1aad      	subeq	r5, r5, r2
 800eb72:	68a3      	ldr	r3, [r4, #8]
 800eb74:	6922      	ldr	r2, [r4, #16]
 800eb76:	bf0c      	ite	eq
 800eb78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eb7c:	2500      	movne	r5, #0
 800eb7e:	4293      	cmp	r3, r2
 800eb80:	bfc4      	itt	gt
 800eb82:	1a9b      	subgt	r3, r3, r2
 800eb84:	18ed      	addgt	r5, r5, r3
 800eb86:	2600      	movs	r6, #0
 800eb88:	341a      	adds	r4, #26
 800eb8a:	42b5      	cmp	r5, r6
 800eb8c:	d11a      	bne.n	800ebc4 <_printf_common+0xc8>
 800eb8e:	2000      	movs	r0, #0
 800eb90:	e008      	b.n	800eba4 <_printf_common+0xa8>
 800eb92:	2301      	movs	r3, #1
 800eb94:	4652      	mov	r2, sl
 800eb96:	4649      	mov	r1, r9
 800eb98:	4638      	mov	r0, r7
 800eb9a:	47c0      	blx	r8
 800eb9c:	3001      	adds	r0, #1
 800eb9e:	d103      	bne.n	800eba8 <_printf_common+0xac>
 800eba0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800eba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eba8:	3501      	adds	r5, #1
 800ebaa:	e7c6      	b.n	800eb3a <_printf_common+0x3e>
 800ebac:	18e1      	adds	r1, r4, r3
 800ebae:	1c5a      	adds	r2, r3, #1
 800ebb0:	2030      	movs	r0, #48	; 0x30
 800ebb2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ebb6:	4422      	add	r2, r4
 800ebb8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ebbc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ebc0:	3302      	adds	r3, #2
 800ebc2:	e7c7      	b.n	800eb54 <_printf_common+0x58>
 800ebc4:	2301      	movs	r3, #1
 800ebc6:	4622      	mov	r2, r4
 800ebc8:	4649      	mov	r1, r9
 800ebca:	4638      	mov	r0, r7
 800ebcc:	47c0      	blx	r8
 800ebce:	3001      	adds	r0, #1
 800ebd0:	d0e6      	beq.n	800eba0 <_printf_common+0xa4>
 800ebd2:	3601      	adds	r6, #1
 800ebd4:	e7d9      	b.n	800eb8a <_printf_common+0x8e>
	...

0800ebd8 <_printf_i>:
 800ebd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ebdc:	7e0f      	ldrb	r7, [r1, #24]
 800ebde:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ebe0:	2f78      	cmp	r7, #120	; 0x78
 800ebe2:	4691      	mov	r9, r2
 800ebe4:	4680      	mov	r8, r0
 800ebe6:	460c      	mov	r4, r1
 800ebe8:	469a      	mov	sl, r3
 800ebea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ebee:	d807      	bhi.n	800ec00 <_printf_i+0x28>
 800ebf0:	2f62      	cmp	r7, #98	; 0x62
 800ebf2:	d80a      	bhi.n	800ec0a <_printf_i+0x32>
 800ebf4:	2f00      	cmp	r7, #0
 800ebf6:	f000 80d8 	beq.w	800edaa <_printf_i+0x1d2>
 800ebfa:	2f58      	cmp	r7, #88	; 0x58
 800ebfc:	f000 80a3 	beq.w	800ed46 <_printf_i+0x16e>
 800ec00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ec04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ec08:	e03a      	b.n	800ec80 <_printf_i+0xa8>
 800ec0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ec0e:	2b15      	cmp	r3, #21
 800ec10:	d8f6      	bhi.n	800ec00 <_printf_i+0x28>
 800ec12:	a101      	add	r1, pc, #4	; (adr r1, 800ec18 <_printf_i+0x40>)
 800ec14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ec18:	0800ec71 	.word	0x0800ec71
 800ec1c:	0800ec85 	.word	0x0800ec85
 800ec20:	0800ec01 	.word	0x0800ec01
 800ec24:	0800ec01 	.word	0x0800ec01
 800ec28:	0800ec01 	.word	0x0800ec01
 800ec2c:	0800ec01 	.word	0x0800ec01
 800ec30:	0800ec85 	.word	0x0800ec85
 800ec34:	0800ec01 	.word	0x0800ec01
 800ec38:	0800ec01 	.word	0x0800ec01
 800ec3c:	0800ec01 	.word	0x0800ec01
 800ec40:	0800ec01 	.word	0x0800ec01
 800ec44:	0800ed91 	.word	0x0800ed91
 800ec48:	0800ecb5 	.word	0x0800ecb5
 800ec4c:	0800ed73 	.word	0x0800ed73
 800ec50:	0800ec01 	.word	0x0800ec01
 800ec54:	0800ec01 	.word	0x0800ec01
 800ec58:	0800edb3 	.word	0x0800edb3
 800ec5c:	0800ec01 	.word	0x0800ec01
 800ec60:	0800ecb5 	.word	0x0800ecb5
 800ec64:	0800ec01 	.word	0x0800ec01
 800ec68:	0800ec01 	.word	0x0800ec01
 800ec6c:	0800ed7b 	.word	0x0800ed7b
 800ec70:	682b      	ldr	r3, [r5, #0]
 800ec72:	1d1a      	adds	r2, r3, #4
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	602a      	str	r2, [r5, #0]
 800ec78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ec7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ec80:	2301      	movs	r3, #1
 800ec82:	e0a3      	b.n	800edcc <_printf_i+0x1f4>
 800ec84:	6820      	ldr	r0, [r4, #0]
 800ec86:	6829      	ldr	r1, [r5, #0]
 800ec88:	0606      	lsls	r6, r0, #24
 800ec8a:	f101 0304 	add.w	r3, r1, #4
 800ec8e:	d50a      	bpl.n	800eca6 <_printf_i+0xce>
 800ec90:	680e      	ldr	r6, [r1, #0]
 800ec92:	602b      	str	r3, [r5, #0]
 800ec94:	2e00      	cmp	r6, #0
 800ec96:	da03      	bge.n	800eca0 <_printf_i+0xc8>
 800ec98:	232d      	movs	r3, #45	; 0x2d
 800ec9a:	4276      	negs	r6, r6
 800ec9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eca0:	485e      	ldr	r0, [pc, #376]	; (800ee1c <_printf_i+0x244>)
 800eca2:	230a      	movs	r3, #10
 800eca4:	e019      	b.n	800ecda <_printf_i+0x102>
 800eca6:	680e      	ldr	r6, [r1, #0]
 800eca8:	602b      	str	r3, [r5, #0]
 800ecaa:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ecae:	bf18      	it	ne
 800ecb0:	b236      	sxthne	r6, r6
 800ecb2:	e7ef      	b.n	800ec94 <_printf_i+0xbc>
 800ecb4:	682b      	ldr	r3, [r5, #0]
 800ecb6:	6820      	ldr	r0, [r4, #0]
 800ecb8:	1d19      	adds	r1, r3, #4
 800ecba:	6029      	str	r1, [r5, #0]
 800ecbc:	0601      	lsls	r1, r0, #24
 800ecbe:	d501      	bpl.n	800ecc4 <_printf_i+0xec>
 800ecc0:	681e      	ldr	r6, [r3, #0]
 800ecc2:	e002      	b.n	800ecca <_printf_i+0xf2>
 800ecc4:	0646      	lsls	r6, r0, #25
 800ecc6:	d5fb      	bpl.n	800ecc0 <_printf_i+0xe8>
 800ecc8:	881e      	ldrh	r6, [r3, #0]
 800ecca:	4854      	ldr	r0, [pc, #336]	; (800ee1c <_printf_i+0x244>)
 800eccc:	2f6f      	cmp	r7, #111	; 0x6f
 800ecce:	bf0c      	ite	eq
 800ecd0:	2308      	moveq	r3, #8
 800ecd2:	230a      	movne	r3, #10
 800ecd4:	2100      	movs	r1, #0
 800ecd6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ecda:	6865      	ldr	r5, [r4, #4]
 800ecdc:	60a5      	str	r5, [r4, #8]
 800ecde:	2d00      	cmp	r5, #0
 800ece0:	bfa2      	ittt	ge
 800ece2:	6821      	ldrge	r1, [r4, #0]
 800ece4:	f021 0104 	bicge.w	r1, r1, #4
 800ece8:	6021      	strge	r1, [r4, #0]
 800ecea:	b90e      	cbnz	r6, 800ecf0 <_printf_i+0x118>
 800ecec:	2d00      	cmp	r5, #0
 800ecee:	d04d      	beq.n	800ed8c <_printf_i+0x1b4>
 800ecf0:	4615      	mov	r5, r2
 800ecf2:	fbb6 f1f3 	udiv	r1, r6, r3
 800ecf6:	fb03 6711 	mls	r7, r3, r1, r6
 800ecfa:	5dc7      	ldrb	r7, [r0, r7]
 800ecfc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ed00:	4637      	mov	r7, r6
 800ed02:	42bb      	cmp	r3, r7
 800ed04:	460e      	mov	r6, r1
 800ed06:	d9f4      	bls.n	800ecf2 <_printf_i+0x11a>
 800ed08:	2b08      	cmp	r3, #8
 800ed0a:	d10b      	bne.n	800ed24 <_printf_i+0x14c>
 800ed0c:	6823      	ldr	r3, [r4, #0]
 800ed0e:	07de      	lsls	r6, r3, #31
 800ed10:	d508      	bpl.n	800ed24 <_printf_i+0x14c>
 800ed12:	6923      	ldr	r3, [r4, #16]
 800ed14:	6861      	ldr	r1, [r4, #4]
 800ed16:	4299      	cmp	r1, r3
 800ed18:	bfde      	ittt	le
 800ed1a:	2330      	movle	r3, #48	; 0x30
 800ed1c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ed20:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800ed24:	1b52      	subs	r2, r2, r5
 800ed26:	6122      	str	r2, [r4, #16]
 800ed28:	f8cd a000 	str.w	sl, [sp]
 800ed2c:	464b      	mov	r3, r9
 800ed2e:	aa03      	add	r2, sp, #12
 800ed30:	4621      	mov	r1, r4
 800ed32:	4640      	mov	r0, r8
 800ed34:	f7ff fee2 	bl	800eafc <_printf_common>
 800ed38:	3001      	adds	r0, #1
 800ed3a:	d14c      	bne.n	800edd6 <_printf_i+0x1fe>
 800ed3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ed40:	b004      	add	sp, #16
 800ed42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed46:	4835      	ldr	r0, [pc, #212]	; (800ee1c <_printf_i+0x244>)
 800ed48:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ed4c:	6829      	ldr	r1, [r5, #0]
 800ed4e:	6823      	ldr	r3, [r4, #0]
 800ed50:	f851 6b04 	ldr.w	r6, [r1], #4
 800ed54:	6029      	str	r1, [r5, #0]
 800ed56:	061d      	lsls	r5, r3, #24
 800ed58:	d514      	bpl.n	800ed84 <_printf_i+0x1ac>
 800ed5a:	07df      	lsls	r7, r3, #31
 800ed5c:	bf44      	itt	mi
 800ed5e:	f043 0320 	orrmi.w	r3, r3, #32
 800ed62:	6023      	strmi	r3, [r4, #0]
 800ed64:	b91e      	cbnz	r6, 800ed6e <_printf_i+0x196>
 800ed66:	6823      	ldr	r3, [r4, #0]
 800ed68:	f023 0320 	bic.w	r3, r3, #32
 800ed6c:	6023      	str	r3, [r4, #0]
 800ed6e:	2310      	movs	r3, #16
 800ed70:	e7b0      	b.n	800ecd4 <_printf_i+0xfc>
 800ed72:	6823      	ldr	r3, [r4, #0]
 800ed74:	f043 0320 	orr.w	r3, r3, #32
 800ed78:	6023      	str	r3, [r4, #0]
 800ed7a:	2378      	movs	r3, #120	; 0x78
 800ed7c:	4828      	ldr	r0, [pc, #160]	; (800ee20 <_printf_i+0x248>)
 800ed7e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ed82:	e7e3      	b.n	800ed4c <_printf_i+0x174>
 800ed84:	0659      	lsls	r1, r3, #25
 800ed86:	bf48      	it	mi
 800ed88:	b2b6      	uxthmi	r6, r6
 800ed8a:	e7e6      	b.n	800ed5a <_printf_i+0x182>
 800ed8c:	4615      	mov	r5, r2
 800ed8e:	e7bb      	b.n	800ed08 <_printf_i+0x130>
 800ed90:	682b      	ldr	r3, [r5, #0]
 800ed92:	6826      	ldr	r6, [r4, #0]
 800ed94:	6961      	ldr	r1, [r4, #20]
 800ed96:	1d18      	adds	r0, r3, #4
 800ed98:	6028      	str	r0, [r5, #0]
 800ed9a:	0635      	lsls	r5, r6, #24
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	d501      	bpl.n	800eda4 <_printf_i+0x1cc>
 800eda0:	6019      	str	r1, [r3, #0]
 800eda2:	e002      	b.n	800edaa <_printf_i+0x1d2>
 800eda4:	0670      	lsls	r0, r6, #25
 800eda6:	d5fb      	bpl.n	800eda0 <_printf_i+0x1c8>
 800eda8:	8019      	strh	r1, [r3, #0]
 800edaa:	2300      	movs	r3, #0
 800edac:	6123      	str	r3, [r4, #16]
 800edae:	4615      	mov	r5, r2
 800edb0:	e7ba      	b.n	800ed28 <_printf_i+0x150>
 800edb2:	682b      	ldr	r3, [r5, #0]
 800edb4:	1d1a      	adds	r2, r3, #4
 800edb6:	602a      	str	r2, [r5, #0]
 800edb8:	681d      	ldr	r5, [r3, #0]
 800edba:	6862      	ldr	r2, [r4, #4]
 800edbc:	2100      	movs	r1, #0
 800edbe:	4628      	mov	r0, r5
 800edc0:	f7f1 fa36 	bl	8000230 <memchr>
 800edc4:	b108      	cbz	r0, 800edca <_printf_i+0x1f2>
 800edc6:	1b40      	subs	r0, r0, r5
 800edc8:	6060      	str	r0, [r4, #4]
 800edca:	6863      	ldr	r3, [r4, #4]
 800edcc:	6123      	str	r3, [r4, #16]
 800edce:	2300      	movs	r3, #0
 800edd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800edd4:	e7a8      	b.n	800ed28 <_printf_i+0x150>
 800edd6:	6923      	ldr	r3, [r4, #16]
 800edd8:	462a      	mov	r2, r5
 800edda:	4649      	mov	r1, r9
 800eddc:	4640      	mov	r0, r8
 800edde:	47d0      	blx	sl
 800ede0:	3001      	adds	r0, #1
 800ede2:	d0ab      	beq.n	800ed3c <_printf_i+0x164>
 800ede4:	6823      	ldr	r3, [r4, #0]
 800ede6:	079b      	lsls	r3, r3, #30
 800ede8:	d413      	bmi.n	800ee12 <_printf_i+0x23a>
 800edea:	68e0      	ldr	r0, [r4, #12]
 800edec:	9b03      	ldr	r3, [sp, #12]
 800edee:	4298      	cmp	r0, r3
 800edf0:	bfb8      	it	lt
 800edf2:	4618      	movlt	r0, r3
 800edf4:	e7a4      	b.n	800ed40 <_printf_i+0x168>
 800edf6:	2301      	movs	r3, #1
 800edf8:	4632      	mov	r2, r6
 800edfa:	4649      	mov	r1, r9
 800edfc:	4640      	mov	r0, r8
 800edfe:	47d0      	blx	sl
 800ee00:	3001      	adds	r0, #1
 800ee02:	d09b      	beq.n	800ed3c <_printf_i+0x164>
 800ee04:	3501      	adds	r5, #1
 800ee06:	68e3      	ldr	r3, [r4, #12]
 800ee08:	9903      	ldr	r1, [sp, #12]
 800ee0a:	1a5b      	subs	r3, r3, r1
 800ee0c:	42ab      	cmp	r3, r5
 800ee0e:	dcf2      	bgt.n	800edf6 <_printf_i+0x21e>
 800ee10:	e7eb      	b.n	800edea <_printf_i+0x212>
 800ee12:	2500      	movs	r5, #0
 800ee14:	f104 0619 	add.w	r6, r4, #25
 800ee18:	e7f5      	b.n	800ee06 <_printf_i+0x22e>
 800ee1a:	bf00      	nop
 800ee1c:	08013b0e 	.word	0x08013b0e
 800ee20:	08013b1f 	.word	0x08013b1f

0800ee24 <_scanf_float>:
 800ee24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee28:	b087      	sub	sp, #28
 800ee2a:	4617      	mov	r7, r2
 800ee2c:	9303      	str	r3, [sp, #12]
 800ee2e:	688b      	ldr	r3, [r1, #8]
 800ee30:	1e5a      	subs	r2, r3, #1
 800ee32:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ee36:	bf83      	ittte	hi
 800ee38:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ee3c:	195b      	addhi	r3, r3, r5
 800ee3e:	9302      	strhi	r3, [sp, #8]
 800ee40:	2300      	movls	r3, #0
 800ee42:	bf86      	itte	hi
 800ee44:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ee48:	608b      	strhi	r3, [r1, #8]
 800ee4a:	9302      	strls	r3, [sp, #8]
 800ee4c:	680b      	ldr	r3, [r1, #0]
 800ee4e:	468b      	mov	fp, r1
 800ee50:	2500      	movs	r5, #0
 800ee52:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800ee56:	f84b 3b1c 	str.w	r3, [fp], #28
 800ee5a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ee5e:	4680      	mov	r8, r0
 800ee60:	460c      	mov	r4, r1
 800ee62:	465e      	mov	r6, fp
 800ee64:	46aa      	mov	sl, r5
 800ee66:	46a9      	mov	r9, r5
 800ee68:	9501      	str	r5, [sp, #4]
 800ee6a:	68a2      	ldr	r2, [r4, #8]
 800ee6c:	b152      	cbz	r2, 800ee84 <_scanf_float+0x60>
 800ee6e:	683b      	ldr	r3, [r7, #0]
 800ee70:	781b      	ldrb	r3, [r3, #0]
 800ee72:	2b4e      	cmp	r3, #78	; 0x4e
 800ee74:	d864      	bhi.n	800ef40 <_scanf_float+0x11c>
 800ee76:	2b40      	cmp	r3, #64	; 0x40
 800ee78:	d83c      	bhi.n	800eef4 <_scanf_float+0xd0>
 800ee7a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800ee7e:	b2c8      	uxtb	r0, r1
 800ee80:	280e      	cmp	r0, #14
 800ee82:	d93a      	bls.n	800eefa <_scanf_float+0xd6>
 800ee84:	f1b9 0f00 	cmp.w	r9, #0
 800ee88:	d003      	beq.n	800ee92 <_scanf_float+0x6e>
 800ee8a:	6823      	ldr	r3, [r4, #0]
 800ee8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ee90:	6023      	str	r3, [r4, #0]
 800ee92:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800ee96:	f1ba 0f01 	cmp.w	sl, #1
 800ee9a:	f200 8113 	bhi.w	800f0c4 <_scanf_float+0x2a0>
 800ee9e:	455e      	cmp	r6, fp
 800eea0:	f200 8105 	bhi.w	800f0ae <_scanf_float+0x28a>
 800eea4:	2501      	movs	r5, #1
 800eea6:	4628      	mov	r0, r5
 800eea8:	b007      	add	sp, #28
 800eeaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeae:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800eeb2:	2a0d      	cmp	r2, #13
 800eeb4:	d8e6      	bhi.n	800ee84 <_scanf_float+0x60>
 800eeb6:	a101      	add	r1, pc, #4	; (adr r1, 800eebc <_scanf_float+0x98>)
 800eeb8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800eebc:	0800effb 	.word	0x0800effb
 800eec0:	0800ee85 	.word	0x0800ee85
 800eec4:	0800ee85 	.word	0x0800ee85
 800eec8:	0800ee85 	.word	0x0800ee85
 800eecc:	0800f05b 	.word	0x0800f05b
 800eed0:	0800f033 	.word	0x0800f033
 800eed4:	0800ee85 	.word	0x0800ee85
 800eed8:	0800ee85 	.word	0x0800ee85
 800eedc:	0800f009 	.word	0x0800f009
 800eee0:	0800ee85 	.word	0x0800ee85
 800eee4:	0800ee85 	.word	0x0800ee85
 800eee8:	0800ee85 	.word	0x0800ee85
 800eeec:	0800ee85 	.word	0x0800ee85
 800eef0:	0800efc1 	.word	0x0800efc1
 800eef4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800eef8:	e7db      	b.n	800eeb2 <_scanf_float+0x8e>
 800eefa:	290e      	cmp	r1, #14
 800eefc:	d8c2      	bhi.n	800ee84 <_scanf_float+0x60>
 800eefe:	a001      	add	r0, pc, #4	; (adr r0, 800ef04 <_scanf_float+0xe0>)
 800ef00:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ef04:	0800efb3 	.word	0x0800efb3
 800ef08:	0800ee85 	.word	0x0800ee85
 800ef0c:	0800efb3 	.word	0x0800efb3
 800ef10:	0800f047 	.word	0x0800f047
 800ef14:	0800ee85 	.word	0x0800ee85
 800ef18:	0800ef61 	.word	0x0800ef61
 800ef1c:	0800ef9d 	.word	0x0800ef9d
 800ef20:	0800ef9d 	.word	0x0800ef9d
 800ef24:	0800ef9d 	.word	0x0800ef9d
 800ef28:	0800ef9d 	.word	0x0800ef9d
 800ef2c:	0800ef9d 	.word	0x0800ef9d
 800ef30:	0800ef9d 	.word	0x0800ef9d
 800ef34:	0800ef9d 	.word	0x0800ef9d
 800ef38:	0800ef9d 	.word	0x0800ef9d
 800ef3c:	0800ef9d 	.word	0x0800ef9d
 800ef40:	2b6e      	cmp	r3, #110	; 0x6e
 800ef42:	d809      	bhi.n	800ef58 <_scanf_float+0x134>
 800ef44:	2b60      	cmp	r3, #96	; 0x60
 800ef46:	d8b2      	bhi.n	800eeae <_scanf_float+0x8a>
 800ef48:	2b54      	cmp	r3, #84	; 0x54
 800ef4a:	d077      	beq.n	800f03c <_scanf_float+0x218>
 800ef4c:	2b59      	cmp	r3, #89	; 0x59
 800ef4e:	d199      	bne.n	800ee84 <_scanf_float+0x60>
 800ef50:	2d07      	cmp	r5, #7
 800ef52:	d197      	bne.n	800ee84 <_scanf_float+0x60>
 800ef54:	2508      	movs	r5, #8
 800ef56:	e029      	b.n	800efac <_scanf_float+0x188>
 800ef58:	2b74      	cmp	r3, #116	; 0x74
 800ef5a:	d06f      	beq.n	800f03c <_scanf_float+0x218>
 800ef5c:	2b79      	cmp	r3, #121	; 0x79
 800ef5e:	e7f6      	b.n	800ef4e <_scanf_float+0x12a>
 800ef60:	6821      	ldr	r1, [r4, #0]
 800ef62:	05c8      	lsls	r0, r1, #23
 800ef64:	d51a      	bpl.n	800ef9c <_scanf_float+0x178>
 800ef66:	9b02      	ldr	r3, [sp, #8]
 800ef68:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800ef6c:	6021      	str	r1, [r4, #0]
 800ef6e:	f109 0901 	add.w	r9, r9, #1
 800ef72:	b11b      	cbz	r3, 800ef7c <_scanf_float+0x158>
 800ef74:	3b01      	subs	r3, #1
 800ef76:	3201      	adds	r2, #1
 800ef78:	9302      	str	r3, [sp, #8]
 800ef7a:	60a2      	str	r2, [r4, #8]
 800ef7c:	68a3      	ldr	r3, [r4, #8]
 800ef7e:	3b01      	subs	r3, #1
 800ef80:	60a3      	str	r3, [r4, #8]
 800ef82:	6923      	ldr	r3, [r4, #16]
 800ef84:	3301      	adds	r3, #1
 800ef86:	6123      	str	r3, [r4, #16]
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	3b01      	subs	r3, #1
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	607b      	str	r3, [r7, #4]
 800ef90:	f340 8084 	ble.w	800f09c <_scanf_float+0x278>
 800ef94:	683b      	ldr	r3, [r7, #0]
 800ef96:	3301      	adds	r3, #1
 800ef98:	603b      	str	r3, [r7, #0]
 800ef9a:	e766      	b.n	800ee6a <_scanf_float+0x46>
 800ef9c:	eb1a 0f05 	cmn.w	sl, r5
 800efa0:	f47f af70 	bne.w	800ee84 <_scanf_float+0x60>
 800efa4:	6822      	ldr	r2, [r4, #0]
 800efa6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800efaa:	6022      	str	r2, [r4, #0]
 800efac:	f806 3b01 	strb.w	r3, [r6], #1
 800efb0:	e7e4      	b.n	800ef7c <_scanf_float+0x158>
 800efb2:	6822      	ldr	r2, [r4, #0]
 800efb4:	0610      	lsls	r0, r2, #24
 800efb6:	f57f af65 	bpl.w	800ee84 <_scanf_float+0x60>
 800efba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800efbe:	e7f4      	b.n	800efaa <_scanf_float+0x186>
 800efc0:	f1ba 0f00 	cmp.w	sl, #0
 800efc4:	d10e      	bne.n	800efe4 <_scanf_float+0x1c0>
 800efc6:	f1b9 0f00 	cmp.w	r9, #0
 800efca:	d10e      	bne.n	800efea <_scanf_float+0x1c6>
 800efcc:	6822      	ldr	r2, [r4, #0]
 800efce:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800efd2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800efd6:	d108      	bne.n	800efea <_scanf_float+0x1c6>
 800efd8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800efdc:	6022      	str	r2, [r4, #0]
 800efde:	f04f 0a01 	mov.w	sl, #1
 800efe2:	e7e3      	b.n	800efac <_scanf_float+0x188>
 800efe4:	f1ba 0f02 	cmp.w	sl, #2
 800efe8:	d055      	beq.n	800f096 <_scanf_float+0x272>
 800efea:	2d01      	cmp	r5, #1
 800efec:	d002      	beq.n	800eff4 <_scanf_float+0x1d0>
 800efee:	2d04      	cmp	r5, #4
 800eff0:	f47f af48 	bne.w	800ee84 <_scanf_float+0x60>
 800eff4:	3501      	adds	r5, #1
 800eff6:	b2ed      	uxtb	r5, r5
 800eff8:	e7d8      	b.n	800efac <_scanf_float+0x188>
 800effa:	f1ba 0f01 	cmp.w	sl, #1
 800effe:	f47f af41 	bne.w	800ee84 <_scanf_float+0x60>
 800f002:	f04f 0a02 	mov.w	sl, #2
 800f006:	e7d1      	b.n	800efac <_scanf_float+0x188>
 800f008:	b97d      	cbnz	r5, 800f02a <_scanf_float+0x206>
 800f00a:	f1b9 0f00 	cmp.w	r9, #0
 800f00e:	f47f af3c 	bne.w	800ee8a <_scanf_float+0x66>
 800f012:	6822      	ldr	r2, [r4, #0]
 800f014:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f018:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f01c:	f47f af39 	bne.w	800ee92 <_scanf_float+0x6e>
 800f020:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f024:	6022      	str	r2, [r4, #0]
 800f026:	2501      	movs	r5, #1
 800f028:	e7c0      	b.n	800efac <_scanf_float+0x188>
 800f02a:	2d03      	cmp	r5, #3
 800f02c:	d0e2      	beq.n	800eff4 <_scanf_float+0x1d0>
 800f02e:	2d05      	cmp	r5, #5
 800f030:	e7de      	b.n	800eff0 <_scanf_float+0x1cc>
 800f032:	2d02      	cmp	r5, #2
 800f034:	f47f af26 	bne.w	800ee84 <_scanf_float+0x60>
 800f038:	2503      	movs	r5, #3
 800f03a:	e7b7      	b.n	800efac <_scanf_float+0x188>
 800f03c:	2d06      	cmp	r5, #6
 800f03e:	f47f af21 	bne.w	800ee84 <_scanf_float+0x60>
 800f042:	2507      	movs	r5, #7
 800f044:	e7b2      	b.n	800efac <_scanf_float+0x188>
 800f046:	6822      	ldr	r2, [r4, #0]
 800f048:	0591      	lsls	r1, r2, #22
 800f04a:	f57f af1b 	bpl.w	800ee84 <_scanf_float+0x60>
 800f04e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800f052:	6022      	str	r2, [r4, #0]
 800f054:	f8cd 9004 	str.w	r9, [sp, #4]
 800f058:	e7a8      	b.n	800efac <_scanf_float+0x188>
 800f05a:	6822      	ldr	r2, [r4, #0]
 800f05c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800f060:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800f064:	d006      	beq.n	800f074 <_scanf_float+0x250>
 800f066:	0550      	lsls	r0, r2, #21
 800f068:	f57f af0c 	bpl.w	800ee84 <_scanf_float+0x60>
 800f06c:	f1b9 0f00 	cmp.w	r9, #0
 800f070:	f43f af0f 	beq.w	800ee92 <_scanf_float+0x6e>
 800f074:	0591      	lsls	r1, r2, #22
 800f076:	bf58      	it	pl
 800f078:	9901      	ldrpl	r1, [sp, #4]
 800f07a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f07e:	bf58      	it	pl
 800f080:	eba9 0101 	subpl.w	r1, r9, r1
 800f084:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800f088:	bf58      	it	pl
 800f08a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f08e:	6022      	str	r2, [r4, #0]
 800f090:	f04f 0900 	mov.w	r9, #0
 800f094:	e78a      	b.n	800efac <_scanf_float+0x188>
 800f096:	f04f 0a03 	mov.w	sl, #3
 800f09a:	e787      	b.n	800efac <_scanf_float+0x188>
 800f09c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f0a0:	4639      	mov	r1, r7
 800f0a2:	4640      	mov	r0, r8
 800f0a4:	4798      	blx	r3
 800f0a6:	2800      	cmp	r0, #0
 800f0a8:	f43f aedf 	beq.w	800ee6a <_scanf_float+0x46>
 800f0ac:	e6ea      	b.n	800ee84 <_scanf_float+0x60>
 800f0ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f0b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f0b6:	463a      	mov	r2, r7
 800f0b8:	4640      	mov	r0, r8
 800f0ba:	4798      	blx	r3
 800f0bc:	6923      	ldr	r3, [r4, #16]
 800f0be:	3b01      	subs	r3, #1
 800f0c0:	6123      	str	r3, [r4, #16]
 800f0c2:	e6ec      	b.n	800ee9e <_scanf_float+0x7a>
 800f0c4:	1e6b      	subs	r3, r5, #1
 800f0c6:	2b06      	cmp	r3, #6
 800f0c8:	d825      	bhi.n	800f116 <_scanf_float+0x2f2>
 800f0ca:	2d02      	cmp	r5, #2
 800f0cc:	d836      	bhi.n	800f13c <_scanf_float+0x318>
 800f0ce:	455e      	cmp	r6, fp
 800f0d0:	f67f aee8 	bls.w	800eea4 <_scanf_float+0x80>
 800f0d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f0d8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f0dc:	463a      	mov	r2, r7
 800f0de:	4640      	mov	r0, r8
 800f0e0:	4798      	blx	r3
 800f0e2:	6923      	ldr	r3, [r4, #16]
 800f0e4:	3b01      	subs	r3, #1
 800f0e6:	6123      	str	r3, [r4, #16]
 800f0e8:	e7f1      	b.n	800f0ce <_scanf_float+0x2aa>
 800f0ea:	9802      	ldr	r0, [sp, #8]
 800f0ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f0f0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800f0f4:	9002      	str	r0, [sp, #8]
 800f0f6:	463a      	mov	r2, r7
 800f0f8:	4640      	mov	r0, r8
 800f0fa:	4798      	blx	r3
 800f0fc:	6923      	ldr	r3, [r4, #16]
 800f0fe:	3b01      	subs	r3, #1
 800f100:	6123      	str	r3, [r4, #16]
 800f102:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800f106:	fa5f fa8a 	uxtb.w	sl, sl
 800f10a:	f1ba 0f02 	cmp.w	sl, #2
 800f10e:	d1ec      	bne.n	800f0ea <_scanf_float+0x2c6>
 800f110:	3d03      	subs	r5, #3
 800f112:	b2ed      	uxtb	r5, r5
 800f114:	1b76      	subs	r6, r6, r5
 800f116:	6823      	ldr	r3, [r4, #0]
 800f118:	05da      	lsls	r2, r3, #23
 800f11a:	d52f      	bpl.n	800f17c <_scanf_float+0x358>
 800f11c:	055b      	lsls	r3, r3, #21
 800f11e:	d510      	bpl.n	800f142 <_scanf_float+0x31e>
 800f120:	455e      	cmp	r6, fp
 800f122:	f67f aebf 	bls.w	800eea4 <_scanf_float+0x80>
 800f126:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f12a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f12e:	463a      	mov	r2, r7
 800f130:	4640      	mov	r0, r8
 800f132:	4798      	blx	r3
 800f134:	6923      	ldr	r3, [r4, #16]
 800f136:	3b01      	subs	r3, #1
 800f138:	6123      	str	r3, [r4, #16]
 800f13a:	e7f1      	b.n	800f120 <_scanf_float+0x2fc>
 800f13c:	46aa      	mov	sl, r5
 800f13e:	9602      	str	r6, [sp, #8]
 800f140:	e7df      	b.n	800f102 <_scanf_float+0x2de>
 800f142:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f146:	6923      	ldr	r3, [r4, #16]
 800f148:	2965      	cmp	r1, #101	; 0x65
 800f14a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800f14e:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 800f152:	6123      	str	r3, [r4, #16]
 800f154:	d00c      	beq.n	800f170 <_scanf_float+0x34c>
 800f156:	2945      	cmp	r1, #69	; 0x45
 800f158:	d00a      	beq.n	800f170 <_scanf_float+0x34c>
 800f15a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f15e:	463a      	mov	r2, r7
 800f160:	4640      	mov	r0, r8
 800f162:	4798      	blx	r3
 800f164:	6923      	ldr	r3, [r4, #16]
 800f166:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f16a:	3b01      	subs	r3, #1
 800f16c:	1eb5      	subs	r5, r6, #2
 800f16e:	6123      	str	r3, [r4, #16]
 800f170:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f174:	463a      	mov	r2, r7
 800f176:	4640      	mov	r0, r8
 800f178:	4798      	blx	r3
 800f17a:	462e      	mov	r6, r5
 800f17c:	6825      	ldr	r5, [r4, #0]
 800f17e:	f015 0510 	ands.w	r5, r5, #16
 800f182:	d159      	bne.n	800f238 <_scanf_float+0x414>
 800f184:	7035      	strb	r5, [r6, #0]
 800f186:	6823      	ldr	r3, [r4, #0]
 800f188:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800f18c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f190:	d11b      	bne.n	800f1ca <_scanf_float+0x3a6>
 800f192:	9b01      	ldr	r3, [sp, #4]
 800f194:	454b      	cmp	r3, r9
 800f196:	eba3 0209 	sub.w	r2, r3, r9
 800f19a:	d123      	bne.n	800f1e4 <_scanf_float+0x3c0>
 800f19c:	2200      	movs	r2, #0
 800f19e:	4659      	mov	r1, fp
 800f1a0:	4640      	mov	r0, r8
 800f1a2:	f000 ff13 	bl	800ffcc <_strtod_r>
 800f1a6:	6822      	ldr	r2, [r4, #0]
 800f1a8:	9b03      	ldr	r3, [sp, #12]
 800f1aa:	f012 0f02 	tst.w	r2, #2
 800f1ae:	ec57 6b10 	vmov	r6, r7, d0
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	d021      	beq.n	800f1fa <_scanf_float+0x3d6>
 800f1b6:	9903      	ldr	r1, [sp, #12]
 800f1b8:	1d1a      	adds	r2, r3, #4
 800f1ba:	600a      	str	r2, [r1, #0]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	e9c3 6700 	strd	r6, r7, [r3]
 800f1c2:	68e3      	ldr	r3, [r4, #12]
 800f1c4:	3301      	adds	r3, #1
 800f1c6:	60e3      	str	r3, [r4, #12]
 800f1c8:	e66d      	b.n	800eea6 <_scanf_float+0x82>
 800f1ca:	9b04      	ldr	r3, [sp, #16]
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d0e5      	beq.n	800f19c <_scanf_float+0x378>
 800f1d0:	9905      	ldr	r1, [sp, #20]
 800f1d2:	230a      	movs	r3, #10
 800f1d4:	462a      	mov	r2, r5
 800f1d6:	3101      	adds	r1, #1
 800f1d8:	4640      	mov	r0, r8
 800f1da:	f000 ff7f 	bl	80100dc <_strtol_r>
 800f1de:	9b04      	ldr	r3, [sp, #16]
 800f1e0:	9e05      	ldr	r6, [sp, #20]
 800f1e2:	1ac2      	subs	r2, r0, r3
 800f1e4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800f1e8:	429e      	cmp	r6, r3
 800f1ea:	bf28      	it	cs
 800f1ec:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800f1f0:	4912      	ldr	r1, [pc, #72]	; (800f23c <_scanf_float+0x418>)
 800f1f2:	4630      	mov	r0, r6
 800f1f4:	f000 f8a8 	bl	800f348 <siprintf>
 800f1f8:	e7d0      	b.n	800f19c <_scanf_float+0x378>
 800f1fa:	9903      	ldr	r1, [sp, #12]
 800f1fc:	f012 0f04 	tst.w	r2, #4
 800f200:	f103 0204 	add.w	r2, r3, #4
 800f204:	600a      	str	r2, [r1, #0]
 800f206:	d1d9      	bne.n	800f1bc <_scanf_float+0x398>
 800f208:	f8d3 8000 	ldr.w	r8, [r3]
 800f20c:	ee10 2a10 	vmov	r2, s0
 800f210:	ee10 0a10 	vmov	r0, s0
 800f214:	463b      	mov	r3, r7
 800f216:	4639      	mov	r1, r7
 800f218:	f7f1 fcb0 	bl	8000b7c <__aeabi_dcmpun>
 800f21c:	b128      	cbz	r0, 800f22a <_scanf_float+0x406>
 800f21e:	4808      	ldr	r0, [pc, #32]	; (800f240 <_scanf_float+0x41c>)
 800f220:	f000 f88c 	bl	800f33c <nanf>
 800f224:	ed88 0a00 	vstr	s0, [r8]
 800f228:	e7cb      	b.n	800f1c2 <_scanf_float+0x39e>
 800f22a:	4630      	mov	r0, r6
 800f22c:	4639      	mov	r1, r7
 800f22e:	f7f1 fd03 	bl	8000c38 <__aeabi_d2f>
 800f232:	f8c8 0000 	str.w	r0, [r8]
 800f236:	e7c4      	b.n	800f1c2 <_scanf_float+0x39e>
 800f238:	2500      	movs	r5, #0
 800f23a:	e634      	b.n	800eea6 <_scanf_float+0x82>
 800f23c:	08013b30 	.word	0x08013b30
 800f240:	08013c33 	.word	0x08013c33

0800f244 <srand>:
 800f244:	b538      	push	{r3, r4, r5, lr}
 800f246:	4b10      	ldr	r3, [pc, #64]	; (800f288 <srand+0x44>)
 800f248:	681d      	ldr	r5, [r3, #0]
 800f24a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800f24c:	4604      	mov	r4, r0
 800f24e:	b9b3      	cbnz	r3, 800f27e <srand+0x3a>
 800f250:	2018      	movs	r0, #24
 800f252:	f7ff f885 	bl	800e360 <malloc>
 800f256:	4602      	mov	r2, r0
 800f258:	63a8      	str	r0, [r5, #56]	; 0x38
 800f25a:	b920      	cbnz	r0, 800f266 <srand+0x22>
 800f25c:	4b0b      	ldr	r3, [pc, #44]	; (800f28c <srand+0x48>)
 800f25e:	480c      	ldr	r0, [pc, #48]	; (800f290 <srand+0x4c>)
 800f260:	2142      	movs	r1, #66	; 0x42
 800f262:	f000 ff57 	bl	8010114 <__assert_func>
 800f266:	490b      	ldr	r1, [pc, #44]	; (800f294 <srand+0x50>)
 800f268:	4b0b      	ldr	r3, [pc, #44]	; (800f298 <srand+0x54>)
 800f26a:	e9c0 1300 	strd	r1, r3, [r0]
 800f26e:	4b0b      	ldr	r3, [pc, #44]	; (800f29c <srand+0x58>)
 800f270:	6083      	str	r3, [r0, #8]
 800f272:	230b      	movs	r3, #11
 800f274:	8183      	strh	r3, [r0, #12]
 800f276:	2100      	movs	r1, #0
 800f278:	2001      	movs	r0, #1
 800f27a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800f27e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800f280:	2200      	movs	r2, #0
 800f282:	611c      	str	r4, [r3, #16]
 800f284:	615a      	str	r2, [r3, #20]
 800f286:	bd38      	pop	{r3, r4, r5, pc}
 800f288:	20000278 	.word	0x20000278
 800f28c:	08013b35 	.word	0x08013b35
 800f290:	08013b4c 	.word	0x08013b4c
 800f294:	abcd330e 	.word	0xabcd330e
 800f298:	e66d1234 	.word	0xe66d1234
 800f29c:	0005deec 	.word	0x0005deec

0800f2a0 <rand>:
 800f2a0:	4b16      	ldr	r3, [pc, #88]	; (800f2fc <rand+0x5c>)
 800f2a2:	b510      	push	{r4, lr}
 800f2a4:	681c      	ldr	r4, [r3, #0]
 800f2a6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800f2a8:	b9b3      	cbnz	r3, 800f2d8 <rand+0x38>
 800f2aa:	2018      	movs	r0, #24
 800f2ac:	f7ff f858 	bl	800e360 <malloc>
 800f2b0:	63a0      	str	r0, [r4, #56]	; 0x38
 800f2b2:	b928      	cbnz	r0, 800f2c0 <rand+0x20>
 800f2b4:	4602      	mov	r2, r0
 800f2b6:	4b12      	ldr	r3, [pc, #72]	; (800f300 <rand+0x60>)
 800f2b8:	4812      	ldr	r0, [pc, #72]	; (800f304 <rand+0x64>)
 800f2ba:	214e      	movs	r1, #78	; 0x4e
 800f2bc:	f000 ff2a 	bl	8010114 <__assert_func>
 800f2c0:	4a11      	ldr	r2, [pc, #68]	; (800f308 <rand+0x68>)
 800f2c2:	4b12      	ldr	r3, [pc, #72]	; (800f30c <rand+0x6c>)
 800f2c4:	e9c0 2300 	strd	r2, r3, [r0]
 800f2c8:	4b11      	ldr	r3, [pc, #68]	; (800f310 <rand+0x70>)
 800f2ca:	6083      	str	r3, [r0, #8]
 800f2cc:	230b      	movs	r3, #11
 800f2ce:	8183      	strh	r3, [r0, #12]
 800f2d0:	2201      	movs	r2, #1
 800f2d2:	2300      	movs	r3, #0
 800f2d4:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800f2d8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800f2da:	4a0e      	ldr	r2, [pc, #56]	; (800f314 <rand+0x74>)
 800f2dc:	6920      	ldr	r0, [r4, #16]
 800f2de:	6963      	ldr	r3, [r4, #20]
 800f2e0:	490d      	ldr	r1, [pc, #52]	; (800f318 <rand+0x78>)
 800f2e2:	4342      	muls	r2, r0
 800f2e4:	fb01 2203 	mla	r2, r1, r3, r2
 800f2e8:	fba0 0101 	umull	r0, r1, r0, r1
 800f2ec:	1c43      	adds	r3, r0, #1
 800f2ee:	eb42 0001 	adc.w	r0, r2, r1
 800f2f2:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800f2f6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800f2fa:	bd10      	pop	{r4, pc}
 800f2fc:	20000278 	.word	0x20000278
 800f300:	08013b35 	.word	0x08013b35
 800f304:	08013b4c 	.word	0x08013b4c
 800f308:	abcd330e 	.word	0xabcd330e
 800f30c:	e66d1234 	.word	0xe66d1234
 800f310:	0005deec 	.word	0x0005deec
 800f314:	5851f42d 	.word	0x5851f42d
 800f318:	4c957f2d 	.word	0x4c957f2d

0800f31c <_sbrk_r>:
 800f31c:	b538      	push	{r3, r4, r5, lr}
 800f31e:	4d06      	ldr	r5, [pc, #24]	; (800f338 <_sbrk_r+0x1c>)
 800f320:	2300      	movs	r3, #0
 800f322:	4604      	mov	r4, r0
 800f324:	4608      	mov	r0, r1
 800f326:	602b      	str	r3, [r5, #0]
 800f328:	f7f4 ff74 	bl	8004214 <_sbrk>
 800f32c:	1c43      	adds	r3, r0, #1
 800f32e:	d102      	bne.n	800f336 <_sbrk_r+0x1a>
 800f330:	682b      	ldr	r3, [r5, #0]
 800f332:	b103      	cbz	r3, 800f336 <_sbrk_r+0x1a>
 800f334:	6023      	str	r3, [r4, #0]
 800f336:	bd38      	pop	{r3, r4, r5, pc}
 800f338:	20012ef8 	.word	0x20012ef8

0800f33c <nanf>:
 800f33c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f344 <nanf+0x8>
 800f340:	4770      	bx	lr
 800f342:	bf00      	nop
 800f344:	7fc00000 	.word	0x7fc00000

0800f348 <siprintf>:
 800f348:	b40e      	push	{r1, r2, r3}
 800f34a:	b500      	push	{lr}
 800f34c:	b09c      	sub	sp, #112	; 0x70
 800f34e:	ab1d      	add	r3, sp, #116	; 0x74
 800f350:	9002      	str	r0, [sp, #8]
 800f352:	9006      	str	r0, [sp, #24]
 800f354:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f358:	4809      	ldr	r0, [pc, #36]	; (800f380 <siprintf+0x38>)
 800f35a:	9107      	str	r1, [sp, #28]
 800f35c:	9104      	str	r1, [sp, #16]
 800f35e:	4909      	ldr	r1, [pc, #36]	; (800f384 <siprintf+0x3c>)
 800f360:	f853 2b04 	ldr.w	r2, [r3], #4
 800f364:	9105      	str	r1, [sp, #20]
 800f366:	6800      	ldr	r0, [r0, #0]
 800f368:	9301      	str	r3, [sp, #4]
 800f36a:	a902      	add	r1, sp, #8
 800f36c:	f002 fe60 	bl	8012030 <_svfiprintf_r>
 800f370:	9b02      	ldr	r3, [sp, #8]
 800f372:	2200      	movs	r2, #0
 800f374:	701a      	strb	r2, [r3, #0]
 800f376:	b01c      	add	sp, #112	; 0x70
 800f378:	f85d eb04 	ldr.w	lr, [sp], #4
 800f37c:	b003      	add	sp, #12
 800f37e:	4770      	bx	lr
 800f380:	20000278 	.word	0x20000278
 800f384:	ffff0208 	.word	0xffff0208

0800f388 <sulp>:
 800f388:	b570      	push	{r4, r5, r6, lr}
 800f38a:	4604      	mov	r4, r0
 800f38c:	460d      	mov	r5, r1
 800f38e:	ec45 4b10 	vmov	d0, r4, r5
 800f392:	4616      	mov	r6, r2
 800f394:	f002 fc8c 	bl	8011cb0 <__ulp>
 800f398:	ec51 0b10 	vmov	r0, r1, d0
 800f39c:	b17e      	cbz	r6, 800f3be <sulp+0x36>
 800f39e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f3a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	dd09      	ble.n	800f3be <sulp+0x36>
 800f3aa:	051b      	lsls	r3, r3, #20
 800f3ac:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800f3b0:	2400      	movs	r4, #0
 800f3b2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800f3b6:	4622      	mov	r2, r4
 800f3b8:	462b      	mov	r3, r5
 800f3ba:	f7f1 f945 	bl	8000648 <__aeabi_dmul>
 800f3be:	bd70      	pop	{r4, r5, r6, pc}

0800f3c0 <_strtod_l>:
 800f3c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3c4:	ed2d 8b02 	vpush	{d8}
 800f3c8:	b09d      	sub	sp, #116	; 0x74
 800f3ca:	461f      	mov	r7, r3
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	9318      	str	r3, [sp, #96]	; 0x60
 800f3d0:	4ba2      	ldr	r3, [pc, #648]	; (800f65c <_strtod_l+0x29c>)
 800f3d2:	9213      	str	r2, [sp, #76]	; 0x4c
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	9305      	str	r3, [sp, #20]
 800f3d8:	4604      	mov	r4, r0
 800f3da:	4618      	mov	r0, r3
 800f3dc:	4688      	mov	r8, r1
 800f3de:	f7f0 ff1f 	bl	8000220 <strlen>
 800f3e2:	f04f 0a00 	mov.w	sl, #0
 800f3e6:	4605      	mov	r5, r0
 800f3e8:	f04f 0b00 	mov.w	fp, #0
 800f3ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800f3f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f3f2:	781a      	ldrb	r2, [r3, #0]
 800f3f4:	2a2b      	cmp	r2, #43	; 0x2b
 800f3f6:	d04e      	beq.n	800f496 <_strtod_l+0xd6>
 800f3f8:	d83b      	bhi.n	800f472 <_strtod_l+0xb2>
 800f3fa:	2a0d      	cmp	r2, #13
 800f3fc:	d834      	bhi.n	800f468 <_strtod_l+0xa8>
 800f3fe:	2a08      	cmp	r2, #8
 800f400:	d834      	bhi.n	800f46c <_strtod_l+0xac>
 800f402:	2a00      	cmp	r2, #0
 800f404:	d03e      	beq.n	800f484 <_strtod_l+0xc4>
 800f406:	2300      	movs	r3, #0
 800f408:	930a      	str	r3, [sp, #40]	; 0x28
 800f40a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800f40c:	7833      	ldrb	r3, [r6, #0]
 800f40e:	2b30      	cmp	r3, #48	; 0x30
 800f410:	f040 80b0 	bne.w	800f574 <_strtod_l+0x1b4>
 800f414:	7873      	ldrb	r3, [r6, #1]
 800f416:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f41a:	2b58      	cmp	r3, #88	; 0x58
 800f41c:	d168      	bne.n	800f4f0 <_strtod_l+0x130>
 800f41e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f420:	9301      	str	r3, [sp, #4]
 800f422:	ab18      	add	r3, sp, #96	; 0x60
 800f424:	9702      	str	r7, [sp, #8]
 800f426:	9300      	str	r3, [sp, #0]
 800f428:	4a8d      	ldr	r2, [pc, #564]	; (800f660 <_strtod_l+0x2a0>)
 800f42a:	ab19      	add	r3, sp, #100	; 0x64
 800f42c:	a917      	add	r1, sp, #92	; 0x5c
 800f42e:	4620      	mov	r0, r4
 800f430:	f001 fd82 	bl	8010f38 <__gethex>
 800f434:	f010 0707 	ands.w	r7, r0, #7
 800f438:	4605      	mov	r5, r0
 800f43a:	d005      	beq.n	800f448 <_strtod_l+0x88>
 800f43c:	2f06      	cmp	r7, #6
 800f43e:	d12c      	bne.n	800f49a <_strtod_l+0xda>
 800f440:	3601      	adds	r6, #1
 800f442:	2300      	movs	r3, #0
 800f444:	9617      	str	r6, [sp, #92]	; 0x5c
 800f446:	930a      	str	r3, [sp, #40]	; 0x28
 800f448:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	f040 8590 	bne.w	800ff70 <_strtod_l+0xbb0>
 800f450:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f452:	b1eb      	cbz	r3, 800f490 <_strtod_l+0xd0>
 800f454:	4652      	mov	r2, sl
 800f456:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f45a:	ec43 2b10 	vmov	d0, r2, r3
 800f45e:	b01d      	add	sp, #116	; 0x74
 800f460:	ecbd 8b02 	vpop	{d8}
 800f464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f468:	2a20      	cmp	r2, #32
 800f46a:	d1cc      	bne.n	800f406 <_strtod_l+0x46>
 800f46c:	3301      	adds	r3, #1
 800f46e:	9317      	str	r3, [sp, #92]	; 0x5c
 800f470:	e7be      	b.n	800f3f0 <_strtod_l+0x30>
 800f472:	2a2d      	cmp	r2, #45	; 0x2d
 800f474:	d1c7      	bne.n	800f406 <_strtod_l+0x46>
 800f476:	2201      	movs	r2, #1
 800f478:	920a      	str	r2, [sp, #40]	; 0x28
 800f47a:	1c5a      	adds	r2, r3, #1
 800f47c:	9217      	str	r2, [sp, #92]	; 0x5c
 800f47e:	785b      	ldrb	r3, [r3, #1]
 800f480:	2b00      	cmp	r3, #0
 800f482:	d1c2      	bne.n	800f40a <_strtod_l+0x4a>
 800f484:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f486:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	f040 856e 	bne.w	800ff6c <_strtod_l+0xbac>
 800f490:	4652      	mov	r2, sl
 800f492:	465b      	mov	r3, fp
 800f494:	e7e1      	b.n	800f45a <_strtod_l+0x9a>
 800f496:	2200      	movs	r2, #0
 800f498:	e7ee      	b.n	800f478 <_strtod_l+0xb8>
 800f49a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f49c:	b13a      	cbz	r2, 800f4ae <_strtod_l+0xee>
 800f49e:	2135      	movs	r1, #53	; 0x35
 800f4a0:	a81a      	add	r0, sp, #104	; 0x68
 800f4a2:	f002 fd10 	bl	8011ec6 <__copybits>
 800f4a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f4a8:	4620      	mov	r0, r4
 800f4aa:	f002 f8cf 	bl	801164c <_Bfree>
 800f4ae:	3f01      	subs	r7, #1
 800f4b0:	2f04      	cmp	r7, #4
 800f4b2:	d806      	bhi.n	800f4c2 <_strtod_l+0x102>
 800f4b4:	e8df f007 	tbb	[pc, r7]
 800f4b8:	1714030a 	.word	0x1714030a
 800f4bc:	0a          	.byte	0x0a
 800f4bd:	00          	.byte	0x00
 800f4be:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800f4c2:	0728      	lsls	r0, r5, #28
 800f4c4:	d5c0      	bpl.n	800f448 <_strtod_l+0x88>
 800f4c6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800f4ca:	e7bd      	b.n	800f448 <_strtod_l+0x88>
 800f4cc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800f4d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f4d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800f4d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f4da:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f4de:	e7f0      	b.n	800f4c2 <_strtod_l+0x102>
 800f4e0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800f664 <_strtod_l+0x2a4>
 800f4e4:	e7ed      	b.n	800f4c2 <_strtod_l+0x102>
 800f4e6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800f4ea:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800f4ee:	e7e8      	b.n	800f4c2 <_strtod_l+0x102>
 800f4f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f4f2:	1c5a      	adds	r2, r3, #1
 800f4f4:	9217      	str	r2, [sp, #92]	; 0x5c
 800f4f6:	785b      	ldrb	r3, [r3, #1]
 800f4f8:	2b30      	cmp	r3, #48	; 0x30
 800f4fa:	d0f9      	beq.n	800f4f0 <_strtod_l+0x130>
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d0a3      	beq.n	800f448 <_strtod_l+0x88>
 800f500:	2301      	movs	r3, #1
 800f502:	f04f 0900 	mov.w	r9, #0
 800f506:	9304      	str	r3, [sp, #16]
 800f508:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f50a:	9308      	str	r3, [sp, #32]
 800f50c:	f8cd 901c 	str.w	r9, [sp, #28]
 800f510:	464f      	mov	r7, r9
 800f512:	220a      	movs	r2, #10
 800f514:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800f516:	7806      	ldrb	r6, [r0, #0]
 800f518:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800f51c:	b2d9      	uxtb	r1, r3
 800f51e:	2909      	cmp	r1, #9
 800f520:	d92a      	bls.n	800f578 <_strtod_l+0x1b8>
 800f522:	9905      	ldr	r1, [sp, #20]
 800f524:	462a      	mov	r2, r5
 800f526:	f002 ffe7 	bl	80124f8 <strncmp>
 800f52a:	b398      	cbz	r0, 800f594 <_strtod_l+0x1d4>
 800f52c:	2000      	movs	r0, #0
 800f52e:	4632      	mov	r2, r6
 800f530:	463d      	mov	r5, r7
 800f532:	9005      	str	r0, [sp, #20]
 800f534:	4603      	mov	r3, r0
 800f536:	2a65      	cmp	r2, #101	; 0x65
 800f538:	d001      	beq.n	800f53e <_strtod_l+0x17e>
 800f53a:	2a45      	cmp	r2, #69	; 0x45
 800f53c:	d118      	bne.n	800f570 <_strtod_l+0x1b0>
 800f53e:	b91d      	cbnz	r5, 800f548 <_strtod_l+0x188>
 800f540:	9a04      	ldr	r2, [sp, #16]
 800f542:	4302      	orrs	r2, r0
 800f544:	d09e      	beq.n	800f484 <_strtod_l+0xc4>
 800f546:	2500      	movs	r5, #0
 800f548:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800f54c:	f108 0201 	add.w	r2, r8, #1
 800f550:	9217      	str	r2, [sp, #92]	; 0x5c
 800f552:	f898 2001 	ldrb.w	r2, [r8, #1]
 800f556:	2a2b      	cmp	r2, #43	; 0x2b
 800f558:	d075      	beq.n	800f646 <_strtod_l+0x286>
 800f55a:	2a2d      	cmp	r2, #45	; 0x2d
 800f55c:	d07b      	beq.n	800f656 <_strtod_l+0x296>
 800f55e:	f04f 0c00 	mov.w	ip, #0
 800f562:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800f566:	2909      	cmp	r1, #9
 800f568:	f240 8082 	bls.w	800f670 <_strtod_l+0x2b0>
 800f56c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800f570:	2600      	movs	r6, #0
 800f572:	e09d      	b.n	800f6b0 <_strtod_l+0x2f0>
 800f574:	2300      	movs	r3, #0
 800f576:	e7c4      	b.n	800f502 <_strtod_l+0x142>
 800f578:	2f08      	cmp	r7, #8
 800f57a:	bfd8      	it	le
 800f57c:	9907      	ldrle	r1, [sp, #28]
 800f57e:	f100 0001 	add.w	r0, r0, #1
 800f582:	bfda      	itte	le
 800f584:	fb02 3301 	mlale	r3, r2, r1, r3
 800f588:	9307      	strle	r3, [sp, #28]
 800f58a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800f58e:	3701      	adds	r7, #1
 800f590:	9017      	str	r0, [sp, #92]	; 0x5c
 800f592:	e7bf      	b.n	800f514 <_strtod_l+0x154>
 800f594:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f596:	195a      	adds	r2, r3, r5
 800f598:	9217      	str	r2, [sp, #92]	; 0x5c
 800f59a:	5d5a      	ldrb	r2, [r3, r5]
 800f59c:	2f00      	cmp	r7, #0
 800f59e:	d037      	beq.n	800f610 <_strtod_l+0x250>
 800f5a0:	9005      	str	r0, [sp, #20]
 800f5a2:	463d      	mov	r5, r7
 800f5a4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800f5a8:	2b09      	cmp	r3, #9
 800f5aa:	d912      	bls.n	800f5d2 <_strtod_l+0x212>
 800f5ac:	2301      	movs	r3, #1
 800f5ae:	e7c2      	b.n	800f536 <_strtod_l+0x176>
 800f5b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f5b2:	1c5a      	adds	r2, r3, #1
 800f5b4:	9217      	str	r2, [sp, #92]	; 0x5c
 800f5b6:	785a      	ldrb	r2, [r3, #1]
 800f5b8:	3001      	adds	r0, #1
 800f5ba:	2a30      	cmp	r2, #48	; 0x30
 800f5bc:	d0f8      	beq.n	800f5b0 <_strtod_l+0x1f0>
 800f5be:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800f5c2:	2b08      	cmp	r3, #8
 800f5c4:	f200 84d9 	bhi.w	800ff7a <_strtod_l+0xbba>
 800f5c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f5ca:	9005      	str	r0, [sp, #20]
 800f5cc:	2000      	movs	r0, #0
 800f5ce:	9308      	str	r3, [sp, #32]
 800f5d0:	4605      	mov	r5, r0
 800f5d2:	3a30      	subs	r2, #48	; 0x30
 800f5d4:	f100 0301 	add.w	r3, r0, #1
 800f5d8:	d014      	beq.n	800f604 <_strtod_l+0x244>
 800f5da:	9905      	ldr	r1, [sp, #20]
 800f5dc:	4419      	add	r1, r3
 800f5de:	9105      	str	r1, [sp, #20]
 800f5e0:	462b      	mov	r3, r5
 800f5e2:	eb00 0e05 	add.w	lr, r0, r5
 800f5e6:	210a      	movs	r1, #10
 800f5e8:	4573      	cmp	r3, lr
 800f5ea:	d113      	bne.n	800f614 <_strtod_l+0x254>
 800f5ec:	182b      	adds	r3, r5, r0
 800f5ee:	2b08      	cmp	r3, #8
 800f5f0:	f105 0501 	add.w	r5, r5, #1
 800f5f4:	4405      	add	r5, r0
 800f5f6:	dc1c      	bgt.n	800f632 <_strtod_l+0x272>
 800f5f8:	9907      	ldr	r1, [sp, #28]
 800f5fa:	230a      	movs	r3, #10
 800f5fc:	fb03 2301 	mla	r3, r3, r1, r2
 800f600:	9307      	str	r3, [sp, #28]
 800f602:	2300      	movs	r3, #0
 800f604:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f606:	1c51      	adds	r1, r2, #1
 800f608:	9117      	str	r1, [sp, #92]	; 0x5c
 800f60a:	7852      	ldrb	r2, [r2, #1]
 800f60c:	4618      	mov	r0, r3
 800f60e:	e7c9      	b.n	800f5a4 <_strtod_l+0x1e4>
 800f610:	4638      	mov	r0, r7
 800f612:	e7d2      	b.n	800f5ba <_strtod_l+0x1fa>
 800f614:	2b08      	cmp	r3, #8
 800f616:	dc04      	bgt.n	800f622 <_strtod_l+0x262>
 800f618:	9e07      	ldr	r6, [sp, #28]
 800f61a:	434e      	muls	r6, r1
 800f61c:	9607      	str	r6, [sp, #28]
 800f61e:	3301      	adds	r3, #1
 800f620:	e7e2      	b.n	800f5e8 <_strtod_l+0x228>
 800f622:	f103 0c01 	add.w	ip, r3, #1
 800f626:	f1bc 0f10 	cmp.w	ip, #16
 800f62a:	bfd8      	it	le
 800f62c:	fb01 f909 	mulle.w	r9, r1, r9
 800f630:	e7f5      	b.n	800f61e <_strtod_l+0x25e>
 800f632:	2d10      	cmp	r5, #16
 800f634:	bfdc      	itt	le
 800f636:	230a      	movle	r3, #10
 800f638:	fb03 2909 	mlale	r9, r3, r9, r2
 800f63c:	e7e1      	b.n	800f602 <_strtod_l+0x242>
 800f63e:	2300      	movs	r3, #0
 800f640:	9305      	str	r3, [sp, #20]
 800f642:	2301      	movs	r3, #1
 800f644:	e77c      	b.n	800f540 <_strtod_l+0x180>
 800f646:	f04f 0c00 	mov.w	ip, #0
 800f64a:	f108 0202 	add.w	r2, r8, #2
 800f64e:	9217      	str	r2, [sp, #92]	; 0x5c
 800f650:	f898 2002 	ldrb.w	r2, [r8, #2]
 800f654:	e785      	b.n	800f562 <_strtod_l+0x1a2>
 800f656:	f04f 0c01 	mov.w	ip, #1
 800f65a:	e7f6      	b.n	800f64a <_strtod_l+0x28a>
 800f65c:	08013e14 	.word	0x08013e14
 800f660:	08013ba8 	.word	0x08013ba8
 800f664:	7ff00000 	.word	0x7ff00000
 800f668:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f66a:	1c51      	adds	r1, r2, #1
 800f66c:	9117      	str	r1, [sp, #92]	; 0x5c
 800f66e:	7852      	ldrb	r2, [r2, #1]
 800f670:	2a30      	cmp	r2, #48	; 0x30
 800f672:	d0f9      	beq.n	800f668 <_strtod_l+0x2a8>
 800f674:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800f678:	2908      	cmp	r1, #8
 800f67a:	f63f af79 	bhi.w	800f570 <_strtod_l+0x1b0>
 800f67e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800f682:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f684:	9206      	str	r2, [sp, #24]
 800f686:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f688:	1c51      	adds	r1, r2, #1
 800f68a:	9117      	str	r1, [sp, #92]	; 0x5c
 800f68c:	7852      	ldrb	r2, [r2, #1]
 800f68e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800f692:	2e09      	cmp	r6, #9
 800f694:	d937      	bls.n	800f706 <_strtod_l+0x346>
 800f696:	9e06      	ldr	r6, [sp, #24]
 800f698:	1b89      	subs	r1, r1, r6
 800f69a:	2908      	cmp	r1, #8
 800f69c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800f6a0:	dc02      	bgt.n	800f6a8 <_strtod_l+0x2e8>
 800f6a2:	4576      	cmp	r6, lr
 800f6a4:	bfa8      	it	ge
 800f6a6:	4676      	movge	r6, lr
 800f6a8:	f1bc 0f00 	cmp.w	ip, #0
 800f6ac:	d000      	beq.n	800f6b0 <_strtod_l+0x2f0>
 800f6ae:	4276      	negs	r6, r6
 800f6b0:	2d00      	cmp	r5, #0
 800f6b2:	d14d      	bne.n	800f750 <_strtod_l+0x390>
 800f6b4:	9904      	ldr	r1, [sp, #16]
 800f6b6:	4301      	orrs	r1, r0
 800f6b8:	f47f aec6 	bne.w	800f448 <_strtod_l+0x88>
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	f47f aee1 	bne.w	800f484 <_strtod_l+0xc4>
 800f6c2:	2a69      	cmp	r2, #105	; 0x69
 800f6c4:	d027      	beq.n	800f716 <_strtod_l+0x356>
 800f6c6:	dc24      	bgt.n	800f712 <_strtod_l+0x352>
 800f6c8:	2a49      	cmp	r2, #73	; 0x49
 800f6ca:	d024      	beq.n	800f716 <_strtod_l+0x356>
 800f6cc:	2a4e      	cmp	r2, #78	; 0x4e
 800f6ce:	f47f aed9 	bne.w	800f484 <_strtod_l+0xc4>
 800f6d2:	499f      	ldr	r1, [pc, #636]	; (800f950 <_strtod_l+0x590>)
 800f6d4:	a817      	add	r0, sp, #92	; 0x5c
 800f6d6:	f001 fe87 	bl	80113e8 <__match>
 800f6da:	2800      	cmp	r0, #0
 800f6dc:	f43f aed2 	beq.w	800f484 <_strtod_l+0xc4>
 800f6e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f6e2:	781b      	ldrb	r3, [r3, #0]
 800f6e4:	2b28      	cmp	r3, #40	; 0x28
 800f6e6:	d12d      	bne.n	800f744 <_strtod_l+0x384>
 800f6e8:	499a      	ldr	r1, [pc, #616]	; (800f954 <_strtod_l+0x594>)
 800f6ea:	aa1a      	add	r2, sp, #104	; 0x68
 800f6ec:	a817      	add	r0, sp, #92	; 0x5c
 800f6ee:	f001 fe8f 	bl	8011410 <__hexnan>
 800f6f2:	2805      	cmp	r0, #5
 800f6f4:	d126      	bne.n	800f744 <_strtod_l+0x384>
 800f6f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f6f8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800f6fc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800f700:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800f704:	e6a0      	b.n	800f448 <_strtod_l+0x88>
 800f706:	210a      	movs	r1, #10
 800f708:	fb01 2e0e 	mla	lr, r1, lr, r2
 800f70c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800f710:	e7b9      	b.n	800f686 <_strtod_l+0x2c6>
 800f712:	2a6e      	cmp	r2, #110	; 0x6e
 800f714:	e7db      	b.n	800f6ce <_strtod_l+0x30e>
 800f716:	4990      	ldr	r1, [pc, #576]	; (800f958 <_strtod_l+0x598>)
 800f718:	a817      	add	r0, sp, #92	; 0x5c
 800f71a:	f001 fe65 	bl	80113e8 <__match>
 800f71e:	2800      	cmp	r0, #0
 800f720:	f43f aeb0 	beq.w	800f484 <_strtod_l+0xc4>
 800f724:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f726:	498d      	ldr	r1, [pc, #564]	; (800f95c <_strtod_l+0x59c>)
 800f728:	3b01      	subs	r3, #1
 800f72a:	a817      	add	r0, sp, #92	; 0x5c
 800f72c:	9317      	str	r3, [sp, #92]	; 0x5c
 800f72e:	f001 fe5b 	bl	80113e8 <__match>
 800f732:	b910      	cbnz	r0, 800f73a <_strtod_l+0x37a>
 800f734:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f736:	3301      	adds	r3, #1
 800f738:	9317      	str	r3, [sp, #92]	; 0x5c
 800f73a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800f96c <_strtod_l+0x5ac>
 800f73e:	f04f 0a00 	mov.w	sl, #0
 800f742:	e681      	b.n	800f448 <_strtod_l+0x88>
 800f744:	4886      	ldr	r0, [pc, #536]	; (800f960 <_strtod_l+0x5a0>)
 800f746:	f002 fecf 	bl	80124e8 <nan>
 800f74a:	ec5b ab10 	vmov	sl, fp, d0
 800f74e:	e67b      	b.n	800f448 <_strtod_l+0x88>
 800f750:	9b05      	ldr	r3, [sp, #20]
 800f752:	9807      	ldr	r0, [sp, #28]
 800f754:	1af3      	subs	r3, r6, r3
 800f756:	2f00      	cmp	r7, #0
 800f758:	bf08      	it	eq
 800f75a:	462f      	moveq	r7, r5
 800f75c:	2d10      	cmp	r5, #16
 800f75e:	9306      	str	r3, [sp, #24]
 800f760:	46a8      	mov	r8, r5
 800f762:	bfa8      	it	ge
 800f764:	f04f 0810 	movge.w	r8, #16
 800f768:	f7f0 fef4 	bl	8000554 <__aeabi_ui2d>
 800f76c:	2d09      	cmp	r5, #9
 800f76e:	4682      	mov	sl, r0
 800f770:	468b      	mov	fp, r1
 800f772:	dd13      	ble.n	800f79c <_strtod_l+0x3dc>
 800f774:	4b7b      	ldr	r3, [pc, #492]	; (800f964 <_strtod_l+0x5a4>)
 800f776:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f77a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800f77e:	f7f0 ff63 	bl	8000648 <__aeabi_dmul>
 800f782:	4682      	mov	sl, r0
 800f784:	4648      	mov	r0, r9
 800f786:	468b      	mov	fp, r1
 800f788:	f7f0 fee4 	bl	8000554 <__aeabi_ui2d>
 800f78c:	4602      	mov	r2, r0
 800f78e:	460b      	mov	r3, r1
 800f790:	4650      	mov	r0, sl
 800f792:	4659      	mov	r1, fp
 800f794:	f7f0 fda2 	bl	80002dc <__adddf3>
 800f798:	4682      	mov	sl, r0
 800f79a:	468b      	mov	fp, r1
 800f79c:	2d0f      	cmp	r5, #15
 800f79e:	dc38      	bgt.n	800f812 <_strtod_l+0x452>
 800f7a0:	9b06      	ldr	r3, [sp, #24]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	f43f ae50 	beq.w	800f448 <_strtod_l+0x88>
 800f7a8:	dd24      	ble.n	800f7f4 <_strtod_l+0x434>
 800f7aa:	2b16      	cmp	r3, #22
 800f7ac:	dc0b      	bgt.n	800f7c6 <_strtod_l+0x406>
 800f7ae:	496d      	ldr	r1, [pc, #436]	; (800f964 <_strtod_l+0x5a4>)
 800f7b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f7b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f7b8:	4652      	mov	r2, sl
 800f7ba:	465b      	mov	r3, fp
 800f7bc:	f7f0 ff44 	bl	8000648 <__aeabi_dmul>
 800f7c0:	4682      	mov	sl, r0
 800f7c2:	468b      	mov	fp, r1
 800f7c4:	e640      	b.n	800f448 <_strtod_l+0x88>
 800f7c6:	9a06      	ldr	r2, [sp, #24]
 800f7c8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800f7cc:	4293      	cmp	r3, r2
 800f7ce:	db20      	blt.n	800f812 <_strtod_l+0x452>
 800f7d0:	4c64      	ldr	r4, [pc, #400]	; (800f964 <_strtod_l+0x5a4>)
 800f7d2:	f1c5 050f 	rsb	r5, r5, #15
 800f7d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f7da:	4652      	mov	r2, sl
 800f7dc:	465b      	mov	r3, fp
 800f7de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f7e2:	f7f0 ff31 	bl	8000648 <__aeabi_dmul>
 800f7e6:	9b06      	ldr	r3, [sp, #24]
 800f7e8:	1b5d      	subs	r5, r3, r5
 800f7ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f7ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f7f2:	e7e3      	b.n	800f7bc <_strtod_l+0x3fc>
 800f7f4:	9b06      	ldr	r3, [sp, #24]
 800f7f6:	3316      	adds	r3, #22
 800f7f8:	db0b      	blt.n	800f812 <_strtod_l+0x452>
 800f7fa:	9b05      	ldr	r3, [sp, #20]
 800f7fc:	1b9e      	subs	r6, r3, r6
 800f7fe:	4b59      	ldr	r3, [pc, #356]	; (800f964 <_strtod_l+0x5a4>)
 800f800:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800f804:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f808:	4650      	mov	r0, sl
 800f80a:	4659      	mov	r1, fp
 800f80c:	f7f1 f846 	bl	800089c <__aeabi_ddiv>
 800f810:	e7d6      	b.n	800f7c0 <_strtod_l+0x400>
 800f812:	9b06      	ldr	r3, [sp, #24]
 800f814:	eba5 0808 	sub.w	r8, r5, r8
 800f818:	4498      	add	r8, r3
 800f81a:	f1b8 0f00 	cmp.w	r8, #0
 800f81e:	dd74      	ble.n	800f90a <_strtod_l+0x54a>
 800f820:	f018 030f 	ands.w	r3, r8, #15
 800f824:	d00a      	beq.n	800f83c <_strtod_l+0x47c>
 800f826:	494f      	ldr	r1, [pc, #316]	; (800f964 <_strtod_l+0x5a4>)
 800f828:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f82c:	4652      	mov	r2, sl
 800f82e:	465b      	mov	r3, fp
 800f830:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f834:	f7f0 ff08 	bl	8000648 <__aeabi_dmul>
 800f838:	4682      	mov	sl, r0
 800f83a:	468b      	mov	fp, r1
 800f83c:	f038 080f 	bics.w	r8, r8, #15
 800f840:	d04f      	beq.n	800f8e2 <_strtod_l+0x522>
 800f842:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800f846:	dd22      	ble.n	800f88e <_strtod_l+0x4ce>
 800f848:	2500      	movs	r5, #0
 800f84a:	462e      	mov	r6, r5
 800f84c:	9507      	str	r5, [sp, #28]
 800f84e:	9505      	str	r5, [sp, #20]
 800f850:	2322      	movs	r3, #34	; 0x22
 800f852:	f8df b118 	ldr.w	fp, [pc, #280]	; 800f96c <_strtod_l+0x5ac>
 800f856:	6023      	str	r3, [r4, #0]
 800f858:	f04f 0a00 	mov.w	sl, #0
 800f85c:	9b07      	ldr	r3, [sp, #28]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	f43f adf2 	beq.w	800f448 <_strtod_l+0x88>
 800f864:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f866:	4620      	mov	r0, r4
 800f868:	f001 fef0 	bl	801164c <_Bfree>
 800f86c:	9905      	ldr	r1, [sp, #20]
 800f86e:	4620      	mov	r0, r4
 800f870:	f001 feec 	bl	801164c <_Bfree>
 800f874:	4631      	mov	r1, r6
 800f876:	4620      	mov	r0, r4
 800f878:	f001 fee8 	bl	801164c <_Bfree>
 800f87c:	9907      	ldr	r1, [sp, #28]
 800f87e:	4620      	mov	r0, r4
 800f880:	f001 fee4 	bl	801164c <_Bfree>
 800f884:	4629      	mov	r1, r5
 800f886:	4620      	mov	r0, r4
 800f888:	f001 fee0 	bl	801164c <_Bfree>
 800f88c:	e5dc      	b.n	800f448 <_strtod_l+0x88>
 800f88e:	4b36      	ldr	r3, [pc, #216]	; (800f968 <_strtod_l+0x5a8>)
 800f890:	9304      	str	r3, [sp, #16]
 800f892:	2300      	movs	r3, #0
 800f894:	ea4f 1828 	mov.w	r8, r8, asr #4
 800f898:	4650      	mov	r0, sl
 800f89a:	4659      	mov	r1, fp
 800f89c:	4699      	mov	r9, r3
 800f89e:	f1b8 0f01 	cmp.w	r8, #1
 800f8a2:	dc21      	bgt.n	800f8e8 <_strtod_l+0x528>
 800f8a4:	b10b      	cbz	r3, 800f8aa <_strtod_l+0x4ea>
 800f8a6:	4682      	mov	sl, r0
 800f8a8:	468b      	mov	fp, r1
 800f8aa:	4b2f      	ldr	r3, [pc, #188]	; (800f968 <_strtod_l+0x5a8>)
 800f8ac:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800f8b0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800f8b4:	4652      	mov	r2, sl
 800f8b6:	465b      	mov	r3, fp
 800f8b8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800f8bc:	f7f0 fec4 	bl	8000648 <__aeabi_dmul>
 800f8c0:	4b2a      	ldr	r3, [pc, #168]	; (800f96c <_strtod_l+0x5ac>)
 800f8c2:	460a      	mov	r2, r1
 800f8c4:	400b      	ands	r3, r1
 800f8c6:	492a      	ldr	r1, [pc, #168]	; (800f970 <_strtod_l+0x5b0>)
 800f8c8:	428b      	cmp	r3, r1
 800f8ca:	4682      	mov	sl, r0
 800f8cc:	d8bc      	bhi.n	800f848 <_strtod_l+0x488>
 800f8ce:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800f8d2:	428b      	cmp	r3, r1
 800f8d4:	bf86      	itte	hi
 800f8d6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800f974 <_strtod_l+0x5b4>
 800f8da:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800f8de:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800f8e2:	2300      	movs	r3, #0
 800f8e4:	9304      	str	r3, [sp, #16]
 800f8e6:	e084      	b.n	800f9f2 <_strtod_l+0x632>
 800f8e8:	f018 0f01 	tst.w	r8, #1
 800f8ec:	d005      	beq.n	800f8fa <_strtod_l+0x53a>
 800f8ee:	9b04      	ldr	r3, [sp, #16]
 800f8f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8f4:	f7f0 fea8 	bl	8000648 <__aeabi_dmul>
 800f8f8:	2301      	movs	r3, #1
 800f8fa:	9a04      	ldr	r2, [sp, #16]
 800f8fc:	3208      	adds	r2, #8
 800f8fe:	f109 0901 	add.w	r9, r9, #1
 800f902:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f906:	9204      	str	r2, [sp, #16]
 800f908:	e7c9      	b.n	800f89e <_strtod_l+0x4de>
 800f90a:	d0ea      	beq.n	800f8e2 <_strtod_l+0x522>
 800f90c:	f1c8 0800 	rsb	r8, r8, #0
 800f910:	f018 020f 	ands.w	r2, r8, #15
 800f914:	d00a      	beq.n	800f92c <_strtod_l+0x56c>
 800f916:	4b13      	ldr	r3, [pc, #76]	; (800f964 <_strtod_l+0x5a4>)
 800f918:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f91c:	4650      	mov	r0, sl
 800f91e:	4659      	mov	r1, fp
 800f920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f924:	f7f0 ffba 	bl	800089c <__aeabi_ddiv>
 800f928:	4682      	mov	sl, r0
 800f92a:	468b      	mov	fp, r1
 800f92c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800f930:	d0d7      	beq.n	800f8e2 <_strtod_l+0x522>
 800f932:	f1b8 0f1f 	cmp.w	r8, #31
 800f936:	dd1f      	ble.n	800f978 <_strtod_l+0x5b8>
 800f938:	2500      	movs	r5, #0
 800f93a:	462e      	mov	r6, r5
 800f93c:	9507      	str	r5, [sp, #28]
 800f93e:	9505      	str	r5, [sp, #20]
 800f940:	2322      	movs	r3, #34	; 0x22
 800f942:	f04f 0a00 	mov.w	sl, #0
 800f946:	f04f 0b00 	mov.w	fp, #0
 800f94a:	6023      	str	r3, [r4, #0]
 800f94c:	e786      	b.n	800f85c <_strtod_l+0x49c>
 800f94e:	bf00      	nop
 800f950:	08013b09 	.word	0x08013b09
 800f954:	08013bbc 	.word	0x08013bbc
 800f958:	08013b01 	.word	0x08013b01
 800f95c:	08013d38 	.word	0x08013d38
 800f960:	08013c33 	.word	0x08013c33
 800f964:	08013eb0 	.word	0x08013eb0
 800f968:	08013e88 	.word	0x08013e88
 800f96c:	7ff00000 	.word	0x7ff00000
 800f970:	7ca00000 	.word	0x7ca00000
 800f974:	7fefffff 	.word	0x7fefffff
 800f978:	f018 0310 	ands.w	r3, r8, #16
 800f97c:	bf18      	it	ne
 800f97e:	236a      	movne	r3, #106	; 0x6a
 800f980:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800fd30 <_strtod_l+0x970>
 800f984:	9304      	str	r3, [sp, #16]
 800f986:	4650      	mov	r0, sl
 800f988:	4659      	mov	r1, fp
 800f98a:	2300      	movs	r3, #0
 800f98c:	f018 0f01 	tst.w	r8, #1
 800f990:	d004      	beq.n	800f99c <_strtod_l+0x5dc>
 800f992:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f996:	f7f0 fe57 	bl	8000648 <__aeabi_dmul>
 800f99a:	2301      	movs	r3, #1
 800f99c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800f9a0:	f109 0908 	add.w	r9, r9, #8
 800f9a4:	d1f2      	bne.n	800f98c <_strtod_l+0x5cc>
 800f9a6:	b10b      	cbz	r3, 800f9ac <_strtod_l+0x5ec>
 800f9a8:	4682      	mov	sl, r0
 800f9aa:	468b      	mov	fp, r1
 800f9ac:	9b04      	ldr	r3, [sp, #16]
 800f9ae:	b1c3      	cbz	r3, 800f9e2 <_strtod_l+0x622>
 800f9b0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f9b4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	4659      	mov	r1, fp
 800f9bc:	dd11      	ble.n	800f9e2 <_strtod_l+0x622>
 800f9be:	2b1f      	cmp	r3, #31
 800f9c0:	f340 8124 	ble.w	800fc0c <_strtod_l+0x84c>
 800f9c4:	2b34      	cmp	r3, #52	; 0x34
 800f9c6:	bfde      	ittt	le
 800f9c8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800f9cc:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 800f9d0:	fa03 f202 	lslle.w	r2, r3, r2
 800f9d4:	f04f 0a00 	mov.w	sl, #0
 800f9d8:	bfcc      	ite	gt
 800f9da:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800f9de:	ea02 0b01 	andle.w	fp, r2, r1
 800f9e2:	2200      	movs	r2, #0
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	4650      	mov	r0, sl
 800f9e8:	4659      	mov	r1, fp
 800f9ea:	f7f1 f895 	bl	8000b18 <__aeabi_dcmpeq>
 800f9ee:	2800      	cmp	r0, #0
 800f9f0:	d1a2      	bne.n	800f938 <_strtod_l+0x578>
 800f9f2:	9b07      	ldr	r3, [sp, #28]
 800f9f4:	9300      	str	r3, [sp, #0]
 800f9f6:	9908      	ldr	r1, [sp, #32]
 800f9f8:	462b      	mov	r3, r5
 800f9fa:	463a      	mov	r2, r7
 800f9fc:	4620      	mov	r0, r4
 800f9fe:	f001 fe8d 	bl	801171c <__s2b>
 800fa02:	9007      	str	r0, [sp, #28]
 800fa04:	2800      	cmp	r0, #0
 800fa06:	f43f af1f 	beq.w	800f848 <_strtod_l+0x488>
 800fa0a:	9b05      	ldr	r3, [sp, #20]
 800fa0c:	1b9e      	subs	r6, r3, r6
 800fa0e:	9b06      	ldr	r3, [sp, #24]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	bfb4      	ite	lt
 800fa14:	4633      	movlt	r3, r6
 800fa16:	2300      	movge	r3, #0
 800fa18:	930c      	str	r3, [sp, #48]	; 0x30
 800fa1a:	9b06      	ldr	r3, [sp, #24]
 800fa1c:	2500      	movs	r5, #0
 800fa1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800fa22:	9312      	str	r3, [sp, #72]	; 0x48
 800fa24:	462e      	mov	r6, r5
 800fa26:	9b07      	ldr	r3, [sp, #28]
 800fa28:	4620      	mov	r0, r4
 800fa2a:	6859      	ldr	r1, [r3, #4]
 800fa2c:	f001 fdce 	bl	80115cc <_Balloc>
 800fa30:	9005      	str	r0, [sp, #20]
 800fa32:	2800      	cmp	r0, #0
 800fa34:	f43f af0c 	beq.w	800f850 <_strtod_l+0x490>
 800fa38:	9b07      	ldr	r3, [sp, #28]
 800fa3a:	691a      	ldr	r2, [r3, #16]
 800fa3c:	3202      	adds	r2, #2
 800fa3e:	f103 010c 	add.w	r1, r3, #12
 800fa42:	0092      	lsls	r2, r2, #2
 800fa44:	300c      	adds	r0, #12
 800fa46:	f001 fda7 	bl	8011598 <memcpy>
 800fa4a:	ec4b ab10 	vmov	d0, sl, fp
 800fa4e:	aa1a      	add	r2, sp, #104	; 0x68
 800fa50:	a919      	add	r1, sp, #100	; 0x64
 800fa52:	4620      	mov	r0, r4
 800fa54:	f002 f9a8 	bl	8011da8 <__d2b>
 800fa58:	ec4b ab18 	vmov	d8, sl, fp
 800fa5c:	9018      	str	r0, [sp, #96]	; 0x60
 800fa5e:	2800      	cmp	r0, #0
 800fa60:	f43f aef6 	beq.w	800f850 <_strtod_l+0x490>
 800fa64:	2101      	movs	r1, #1
 800fa66:	4620      	mov	r0, r4
 800fa68:	f001 fef2 	bl	8011850 <__i2b>
 800fa6c:	4606      	mov	r6, r0
 800fa6e:	2800      	cmp	r0, #0
 800fa70:	f43f aeee 	beq.w	800f850 <_strtod_l+0x490>
 800fa74:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fa76:	9904      	ldr	r1, [sp, #16]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	bfab      	itete	ge
 800fa7c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800fa7e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800fa80:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800fa82:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800fa86:	bfac      	ite	ge
 800fa88:	eb03 0902 	addge.w	r9, r3, r2
 800fa8c:	1ad7      	sublt	r7, r2, r3
 800fa8e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800fa90:	eba3 0801 	sub.w	r8, r3, r1
 800fa94:	4490      	add	r8, r2
 800fa96:	4ba1      	ldr	r3, [pc, #644]	; (800fd1c <_strtod_l+0x95c>)
 800fa98:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800fa9c:	4598      	cmp	r8, r3
 800fa9e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800faa2:	f280 80c7 	bge.w	800fc34 <_strtod_l+0x874>
 800faa6:	eba3 0308 	sub.w	r3, r3, r8
 800faaa:	2b1f      	cmp	r3, #31
 800faac:	eba2 0203 	sub.w	r2, r2, r3
 800fab0:	f04f 0101 	mov.w	r1, #1
 800fab4:	f300 80b1 	bgt.w	800fc1a <_strtod_l+0x85a>
 800fab8:	fa01 f303 	lsl.w	r3, r1, r3
 800fabc:	930d      	str	r3, [sp, #52]	; 0x34
 800fabe:	2300      	movs	r3, #0
 800fac0:	9308      	str	r3, [sp, #32]
 800fac2:	eb09 0802 	add.w	r8, r9, r2
 800fac6:	9b04      	ldr	r3, [sp, #16]
 800fac8:	45c1      	cmp	r9, r8
 800faca:	4417      	add	r7, r2
 800facc:	441f      	add	r7, r3
 800face:	464b      	mov	r3, r9
 800fad0:	bfa8      	it	ge
 800fad2:	4643      	movge	r3, r8
 800fad4:	42bb      	cmp	r3, r7
 800fad6:	bfa8      	it	ge
 800fad8:	463b      	movge	r3, r7
 800fada:	2b00      	cmp	r3, #0
 800fadc:	bfc2      	ittt	gt
 800fade:	eba8 0803 	subgt.w	r8, r8, r3
 800fae2:	1aff      	subgt	r7, r7, r3
 800fae4:	eba9 0903 	subgt.w	r9, r9, r3
 800fae8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800faea:	2b00      	cmp	r3, #0
 800faec:	dd17      	ble.n	800fb1e <_strtod_l+0x75e>
 800faee:	4631      	mov	r1, r6
 800faf0:	461a      	mov	r2, r3
 800faf2:	4620      	mov	r0, r4
 800faf4:	f001 ff6c 	bl	80119d0 <__pow5mult>
 800faf8:	4606      	mov	r6, r0
 800fafa:	2800      	cmp	r0, #0
 800fafc:	f43f aea8 	beq.w	800f850 <_strtod_l+0x490>
 800fb00:	4601      	mov	r1, r0
 800fb02:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800fb04:	4620      	mov	r0, r4
 800fb06:	f001 feb9 	bl	801187c <__multiply>
 800fb0a:	900b      	str	r0, [sp, #44]	; 0x2c
 800fb0c:	2800      	cmp	r0, #0
 800fb0e:	f43f ae9f 	beq.w	800f850 <_strtod_l+0x490>
 800fb12:	9918      	ldr	r1, [sp, #96]	; 0x60
 800fb14:	4620      	mov	r0, r4
 800fb16:	f001 fd99 	bl	801164c <_Bfree>
 800fb1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb1c:	9318      	str	r3, [sp, #96]	; 0x60
 800fb1e:	f1b8 0f00 	cmp.w	r8, #0
 800fb22:	f300 808c 	bgt.w	800fc3e <_strtod_l+0x87e>
 800fb26:	9b06      	ldr	r3, [sp, #24]
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	dd08      	ble.n	800fb3e <_strtod_l+0x77e>
 800fb2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fb2e:	9905      	ldr	r1, [sp, #20]
 800fb30:	4620      	mov	r0, r4
 800fb32:	f001 ff4d 	bl	80119d0 <__pow5mult>
 800fb36:	9005      	str	r0, [sp, #20]
 800fb38:	2800      	cmp	r0, #0
 800fb3a:	f43f ae89 	beq.w	800f850 <_strtod_l+0x490>
 800fb3e:	2f00      	cmp	r7, #0
 800fb40:	dd08      	ble.n	800fb54 <_strtod_l+0x794>
 800fb42:	9905      	ldr	r1, [sp, #20]
 800fb44:	463a      	mov	r2, r7
 800fb46:	4620      	mov	r0, r4
 800fb48:	f001 ff9c 	bl	8011a84 <__lshift>
 800fb4c:	9005      	str	r0, [sp, #20]
 800fb4e:	2800      	cmp	r0, #0
 800fb50:	f43f ae7e 	beq.w	800f850 <_strtod_l+0x490>
 800fb54:	f1b9 0f00 	cmp.w	r9, #0
 800fb58:	dd08      	ble.n	800fb6c <_strtod_l+0x7ac>
 800fb5a:	4631      	mov	r1, r6
 800fb5c:	464a      	mov	r2, r9
 800fb5e:	4620      	mov	r0, r4
 800fb60:	f001 ff90 	bl	8011a84 <__lshift>
 800fb64:	4606      	mov	r6, r0
 800fb66:	2800      	cmp	r0, #0
 800fb68:	f43f ae72 	beq.w	800f850 <_strtod_l+0x490>
 800fb6c:	9a05      	ldr	r2, [sp, #20]
 800fb6e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800fb70:	4620      	mov	r0, r4
 800fb72:	f002 f813 	bl	8011b9c <__mdiff>
 800fb76:	4605      	mov	r5, r0
 800fb78:	2800      	cmp	r0, #0
 800fb7a:	f43f ae69 	beq.w	800f850 <_strtod_l+0x490>
 800fb7e:	68c3      	ldr	r3, [r0, #12]
 800fb80:	930b      	str	r3, [sp, #44]	; 0x2c
 800fb82:	2300      	movs	r3, #0
 800fb84:	60c3      	str	r3, [r0, #12]
 800fb86:	4631      	mov	r1, r6
 800fb88:	f001 ffec 	bl	8011b64 <__mcmp>
 800fb8c:	2800      	cmp	r0, #0
 800fb8e:	da60      	bge.n	800fc52 <_strtod_l+0x892>
 800fb90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb92:	ea53 030a 	orrs.w	r3, r3, sl
 800fb96:	f040 8082 	bne.w	800fc9e <_strtod_l+0x8de>
 800fb9a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d17d      	bne.n	800fc9e <_strtod_l+0x8de>
 800fba2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fba6:	0d1b      	lsrs	r3, r3, #20
 800fba8:	051b      	lsls	r3, r3, #20
 800fbaa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800fbae:	d976      	bls.n	800fc9e <_strtod_l+0x8de>
 800fbb0:	696b      	ldr	r3, [r5, #20]
 800fbb2:	b913      	cbnz	r3, 800fbba <_strtod_l+0x7fa>
 800fbb4:	692b      	ldr	r3, [r5, #16]
 800fbb6:	2b01      	cmp	r3, #1
 800fbb8:	dd71      	ble.n	800fc9e <_strtod_l+0x8de>
 800fbba:	4629      	mov	r1, r5
 800fbbc:	2201      	movs	r2, #1
 800fbbe:	4620      	mov	r0, r4
 800fbc0:	f001 ff60 	bl	8011a84 <__lshift>
 800fbc4:	4631      	mov	r1, r6
 800fbc6:	4605      	mov	r5, r0
 800fbc8:	f001 ffcc 	bl	8011b64 <__mcmp>
 800fbcc:	2800      	cmp	r0, #0
 800fbce:	dd66      	ble.n	800fc9e <_strtod_l+0x8de>
 800fbd0:	9904      	ldr	r1, [sp, #16]
 800fbd2:	4a53      	ldr	r2, [pc, #332]	; (800fd20 <_strtod_l+0x960>)
 800fbd4:	465b      	mov	r3, fp
 800fbd6:	2900      	cmp	r1, #0
 800fbd8:	f000 8081 	beq.w	800fcde <_strtod_l+0x91e>
 800fbdc:	ea02 010b 	and.w	r1, r2, fp
 800fbe0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800fbe4:	dc7b      	bgt.n	800fcde <_strtod_l+0x91e>
 800fbe6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800fbea:	f77f aea9 	ble.w	800f940 <_strtod_l+0x580>
 800fbee:	4b4d      	ldr	r3, [pc, #308]	; (800fd24 <_strtod_l+0x964>)
 800fbf0:	4650      	mov	r0, sl
 800fbf2:	4659      	mov	r1, fp
 800fbf4:	2200      	movs	r2, #0
 800fbf6:	f7f0 fd27 	bl	8000648 <__aeabi_dmul>
 800fbfa:	460b      	mov	r3, r1
 800fbfc:	4303      	orrs	r3, r0
 800fbfe:	bf08      	it	eq
 800fc00:	2322      	moveq	r3, #34	; 0x22
 800fc02:	4682      	mov	sl, r0
 800fc04:	468b      	mov	fp, r1
 800fc06:	bf08      	it	eq
 800fc08:	6023      	streq	r3, [r4, #0]
 800fc0a:	e62b      	b.n	800f864 <_strtod_l+0x4a4>
 800fc0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fc10:	fa02 f303 	lsl.w	r3, r2, r3
 800fc14:	ea03 0a0a 	and.w	sl, r3, sl
 800fc18:	e6e3      	b.n	800f9e2 <_strtod_l+0x622>
 800fc1a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800fc1e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800fc22:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800fc26:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800fc2a:	fa01 f308 	lsl.w	r3, r1, r8
 800fc2e:	9308      	str	r3, [sp, #32]
 800fc30:	910d      	str	r1, [sp, #52]	; 0x34
 800fc32:	e746      	b.n	800fac2 <_strtod_l+0x702>
 800fc34:	2300      	movs	r3, #0
 800fc36:	9308      	str	r3, [sp, #32]
 800fc38:	2301      	movs	r3, #1
 800fc3a:	930d      	str	r3, [sp, #52]	; 0x34
 800fc3c:	e741      	b.n	800fac2 <_strtod_l+0x702>
 800fc3e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800fc40:	4642      	mov	r2, r8
 800fc42:	4620      	mov	r0, r4
 800fc44:	f001 ff1e 	bl	8011a84 <__lshift>
 800fc48:	9018      	str	r0, [sp, #96]	; 0x60
 800fc4a:	2800      	cmp	r0, #0
 800fc4c:	f47f af6b 	bne.w	800fb26 <_strtod_l+0x766>
 800fc50:	e5fe      	b.n	800f850 <_strtod_l+0x490>
 800fc52:	465f      	mov	r7, fp
 800fc54:	d16e      	bne.n	800fd34 <_strtod_l+0x974>
 800fc56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800fc58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fc5c:	b342      	cbz	r2, 800fcb0 <_strtod_l+0x8f0>
 800fc5e:	4a32      	ldr	r2, [pc, #200]	; (800fd28 <_strtod_l+0x968>)
 800fc60:	4293      	cmp	r3, r2
 800fc62:	d128      	bne.n	800fcb6 <_strtod_l+0x8f6>
 800fc64:	9b04      	ldr	r3, [sp, #16]
 800fc66:	4651      	mov	r1, sl
 800fc68:	b1eb      	cbz	r3, 800fca6 <_strtod_l+0x8e6>
 800fc6a:	4b2d      	ldr	r3, [pc, #180]	; (800fd20 <_strtod_l+0x960>)
 800fc6c:	403b      	ands	r3, r7
 800fc6e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800fc72:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fc76:	d819      	bhi.n	800fcac <_strtod_l+0x8ec>
 800fc78:	0d1b      	lsrs	r3, r3, #20
 800fc7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fc7e:	fa02 f303 	lsl.w	r3, r2, r3
 800fc82:	4299      	cmp	r1, r3
 800fc84:	d117      	bne.n	800fcb6 <_strtod_l+0x8f6>
 800fc86:	4b29      	ldr	r3, [pc, #164]	; (800fd2c <_strtod_l+0x96c>)
 800fc88:	429f      	cmp	r7, r3
 800fc8a:	d102      	bne.n	800fc92 <_strtod_l+0x8d2>
 800fc8c:	3101      	adds	r1, #1
 800fc8e:	f43f addf 	beq.w	800f850 <_strtod_l+0x490>
 800fc92:	4b23      	ldr	r3, [pc, #140]	; (800fd20 <_strtod_l+0x960>)
 800fc94:	403b      	ands	r3, r7
 800fc96:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800fc9a:	f04f 0a00 	mov.w	sl, #0
 800fc9e:	9b04      	ldr	r3, [sp, #16]
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d1a4      	bne.n	800fbee <_strtod_l+0x82e>
 800fca4:	e5de      	b.n	800f864 <_strtod_l+0x4a4>
 800fca6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fcaa:	e7ea      	b.n	800fc82 <_strtod_l+0x8c2>
 800fcac:	4613      	mov	r3, r2
 800fcae:	e7e8      	b.n	800fc82 <_strtod_l+0x8c2>
 800fcb0:	ea53 030a 	orrs.w	r3, r3, sl
 800fcb4:	d08c      	beq.n	800fbd0 <_strtod_l+0x810>
 800fcb6:	9b08      	ldr	r3, [sp, #32]
 800fcb8:	b1db      	cbz	r3, 800fcf2 <_strtod_l+0x932>
 800fcba:	423b      	tst	r3, r7
 800fcbc:	d0ef      	beq.n	800fc9e <_strtod_l+0x8de>
 800fcbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fcc0:	9a04      	ldr	r2, [sp, #16]
 800fcc2:	4650      	mov	r0, sl
 800fcc4:	4659      	mov	r1, fp
 800fcc6:	b1c3      	cbz	r3, 800fcfa <_strtod_l+0x93a>
 800fcc8:	f7ff fb5e 	bl	800f388 <sulp>
 800fccc:	4602      	mov	r2, r0
 800fcce:	460b      	mov	r3, r1
 800fcd0:	ec51 0b18 	vmov	r0, r1, d8
 800fcd4:	f7f0 fb02 	bl	80002dc <__adddf3>
 800fcd8:	4682      	mov	sl, r0
 800fcda:	468b      	mov	fp, r1
 800fcdc:	e7df      	b.n	800fc9e <_strtod_l+0x8de>
 800fcde:	4013      	ands	r3, r2
 800fce0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800fce4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800fce8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800fcec:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800fcf0:	e7d5      	b.n	800fc9e <_strtod_l+0x8de>
 800fcf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fcf4:	ea13 0f0a 	tst.w	r3, sl
 800fcf8:	e7e0      	b.n	800fcbc <_strtod_l+0x8fc>
 800fcfa:	f7ff fb45 	bl	800f388 <sulp>
 800fcfe:	4602      	mov	r2, r0
 800fd00:	460b      	mov	r3, r1
 800fd02:	ec51 0b18 	vmov	r0, r1, d8
 800fd06:	f7f0 fae7 	bl	80002d8 <__aeabi_dsub>
 800fd0a:	2200      	movs	r2, #0
 800fd0c:	2300      	movs	r3, #0
 800fd0e:	4682      	mov	sl, r0
 800fd10:	468b      	mov	fp, r1
 800fd12:	f7f0 ff01 	bl	8000b18 <__aeabi_dcmpeq>
 800fd16:	2800      	cmp	r0, #0
 800fd18:	d0c1      	beq.n	800fc9e <_strtod_l+0x8de>
 800fd1a:	e611      	b.n	800f940 <_strtod_l+0x580>
 800fd1c:	fffffc02 	.word	0xfffffc02
 800fd20:	7ff00000 	.word	0x7ff00000
 800fd24:	39500000 	.word	0x39500000
 800fd28:	000fffff 	.word	0x000fffff
 800fd2c:	7fefffff 	.word	0x7fefffff
 800fd30:	08013bd0 	.word	0x08013bd0
 800fd34:	4631      	mov	r1, r6
 800fd36:	4628      	mov	r0, r5
 800fd38:	f002 f892 	bl	8011e60 <__ratio>
 800fd3c:	ec59 8b10 	vmov	r8, r9, d0
 800fd40:	ee10 0a10 	vmov	r0, s0
 800fd44:	2200      	movs	r2, #0
 800fd46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fd4a:	4649      	mov	r1, r9
 800fd4c:	f7f0 fef8 	bl	8000b40 <__aeabi_dcmple>
 800fd50:	2800      	cmp	r0, #0
 800fd52:	d07a      	beq.n	800fe4a <_strtod_l+0xa8a>
 800fd54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d04a      	beq.n	800fdf0 <_strtod_l+0xa30>
 800fd5a:	4b95      	ldr	r3, [pc, #596]	; (800ffb0 <_strtod_l+0xbf0>)
 800fd5c:	2200      	movs	r2, #0
 800fd5e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800fd62:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800ffb0 <_strtod_l+0xbf0>
 800fd66:	f04f 0800 	mov.w	r8, #0
 800fd6a:	4b92      	ldr	r3, [pc, #584]	; (800ffb4 <_strtod_l+0xbf4>)
 800fd6c:	403b      	ands	r3, r7
 800fd6e:	930d      	str	r3, [sp, #52]	; 0x34
 800fd70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fd72:	4b91      	ldr	r3, [pc, #580]	; (800ffb8 <_strtod_l+0xbf8>)
 800fd74:	429a      	cmp	r2, r3
 800fd76:	f040 80b0 	bne.w	800feda <_strtod_l+0xb1a>
 800fd7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800fd7e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800fd82:	ec4b ab10 	vmov	d0, sl, fp
 800fd86:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fd8a:	f001 ff91 	bl	8011cb0 <__ulp>
 800fd8e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800fd92:	ec53 2b10 	vmov	r2, r3, d0
 800fd96:	f7f0 fc57 	bl	8000648 <__aeabi_dmul>
 800fd9a:	4652      	mov	r2, sl
 800fd9c:	465b      	mov	r3, fp
 800fd9e:	f7f0 fa9d 	bl	80002dc <__adddf3>
 800fda2:	460b      	mov	r3, r1
 800fda4:	4983      	ldr	r1, [pc, #524]	; (800ffb4 <_strtod_l+0xbf4>)
 800fda6:	4a85      	ldr	r2, [pc, #532]	; (800ffbc <_strtod_l+0xbfc>)
 800fda8:	4019      	ands	r1, r3
 800fdaa:	4291      	cmp	r1, r2
 800fdac:	4682      	mov	sl, r0
 800fdae:	d960      	bls.n	800fe72 <_strtod_l+0xab2>
 800fdb0:	ee18 3a90 	vmov	r3, s17
 800fdb4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800fdb8:	4293      	cmp	r3, r2
 800fdba:	d104      	bne.n	800fdc6 <_strtod_l+0xa06>
 800fdbc:	ee18 3a10 	vmov	r3, s16
 800fdc0:	3301      	adds	r3, #1
 800fdc2:	f43f ad45 	beq.w	800f850 <_strtod_l+0x490>
 800fdc6:	f8df b200 	ldr.w	fp, [pc, #512]	; 800ffc8 <_strtod_l+0xc08>
 800fdca:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800fdce:	9918      	ldr	r1, [sp, #96]	; 0x60
 800fdd0:	4620      	mov	r0, r4
 800fdd2:	f001 fc3b 	bl	801164c <_Bfree>
 800fdd6:	9905      	ldr	r1, [sp, #20]
 800fdd8:	4620      	mov	r0, r4
 800fdda:	f001 fc37 	bl	801164c <_Bfree>
 800fdde:	4631      	mov	r1, r6
 800fde0:	4620      	mov	r0, r4
 800fde2:	f001 fc33 	bl	801164c <_Bfree>
 800fde6:	4629      	mov	r1, r5
 800fde8:	4620      	mov	r0, r4
 800fdea:	f001 fc2f 	bl	801164c <_Bfree>
 800fdee:	e61a      	b.n	800fa26 <_strtod_l+0x666>
 800fdf0:	f1ba 0f00 	cmp.w	sl, #0
 800fdf4:	d11b      	bne.n	800fe2e <_strtod_l+0xa6e>
 800fdf6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fdfa:	b9f3      	cbnz	r3, 800fe3a <_strtod_l+0xa7a>
 800fdfc:	4b6c      	ldr	r3, [pc, #432]	; (800ffb0 <_strtod_l+0xbf0>)
 800fdfe:	2200      	movs	r2, #0
 800fe00:	4640      	mov	r0, r8
 800fe02:	4649      	mov	r1, r9
 800fe04:	f7f0 fe92 	bl	8000b2c <__aeabi_dcmplt>
 800fe08:	b9d0      	cbnz	r0, 800fe40 <_strtod_l+0xa80>
 800fe0a:	4640      	mov	r0, r8
 800fe0c:	4649      	mov	r1, r9
 800fe0e:	4b6c      	ldr	r3, [pc, #432]	; (800ffc0 <_strtod_l+0xc00>)
 800fe10:	2200      	movs	r2, #0
 800fe12:	f7f0 fc19 	bl	8000648 <__aeabi_dmul>
 800fe16:	4680      	mov	r8, r0
 800fe18:	4689      	mov	r9, r1
 800fe1a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800fe1e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800fe22:	9315      	str	r3, [sp, #84]	; 0x54
 800fe24:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800fe28:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800fe2c:	e79d      	b.n	800fd6a <_strtod_l+0x9aa>
 800fe2e:	f1ba 0f01 	cmp.w	sl, #1
 800fe32:	d102      	bne.n	800fe3a <_strtod_l+0xa7a>
 800fe34:	2f00      	cmp	r7, #0
 800fe36:	f43f ad83 	beq.w	800f940 <_strtod_l+0x580>
 800fe3a:	4b62      	ldr	r3, [pc, #392]	; (800ffc4 <_strtod_l+0xc04>)
 800fe3c:	2200      	movs	r2, #0
 800fe3e:	e78e      	b.n	800fd5e <_strtod_l+0x99e>
 800fe40:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800ffc0 <_strtod_l+0xc00>
 800fe44:	f04f 0800 	mov.w	r8, #0
 800fe48:	e7e7      	b.n	800fe1a <_strtod_l+0xa5a>
 800fe4a:	4b5d      	ldr	r3, [pc, #372]	; (800ffc0 <_strtod_l+0xc00>)
 800fe4c:	4640      	mov	r0, r8
 800fe4e:	4649      	mov	r1, r9
 800fe50:	2200      	movs	r2, #0
 800fe52:	f7f0 fbf9 	bl	8000648 <__aeabi_dmul>
 800fe56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fe58:	4680      	mov	r8, r0
 800fe5a:	4689      	mov	r9, r1
 800fe5c:	b933      	cbnz	r3, 800fe6c <_strtod_l+0xaac>
 800fe5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fe62:	900e      	str	r0, [sp, #56]	; 0x38
 800fe64:	930f      	str	r3, [sp, #60]	; 0x3c
 800fe66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800fe6a:	e7dd      	b.n	800fe28 <_strtod_l+0xa68>
 800fe6c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800fe70:	e7f9      	b.n	800fe66 <_strtod_l+0xaa6>
 800fe72:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800fe76:	9b04      	ldr	r3, [sp, #16]
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d1a8      	bne.n	800fdce <_strtod_l+0xa0e>
 800fe7c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fe80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fe82:	0d1b      	lsrs	r3, r3, #20
 800fe84:	051b      	lsls	r3, r3, #20
 800fe86:	429a      	cmp	r2, r3
 800fe88:	d1a1      	bne.n	800fdce <_strtod_l+0xa0e>
 800fe8a:	4640      	mov	r0, r8
 800fe8c:	4649      	mov	r1, r9
 800fe8e:	f7f0 ff3b 	bl	8000d08 <__aeabi_d2lz>
 800fe92:	f7f0 fbab 	bl	80005ec <__aeabi_l2d>
 800fe96:	4602      	mov	r2, r0
 800fe98:	460b      	mov	r3, r1
 800fe9a:	4640      	mov	r0, r8
 800fe9c:	4649      	mov	r1, r9
 800fe9e:	f7f0 fa1b 	bl	80002d8 <__aeabi_dsub>
 800fea2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800fea4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fea8:	ea43 030a 	orr.w	r3, r3, sl
 800feac:	4313      	orrs	r3, r2
 800feae:	4680      	mov	r8, r0
 800feb0:	4689      	mov	r9, r1
 800feb2:	d055      	beq.n	800ff60 <_strtod_l+0xba0>
 800feb4:	a336      	add	r3, pc, #216	; (adr r3, 800ff90 <_strtod_l+0xbd0>)
 800feb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feba:	f7f0 fe37 	bl	8000b2c <__aeabi_dcmplt>
 800febe:	2800      	cmp	r0, #0
 800fec0:	f47f acd0 	bne.w	800f864 <_strtod_l+0x4a4>
 800fec4:	a334      	add	r3, pc, #208	; (adr r3, 800ff98 <_strtod_l+0xbd8>)
 800fec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feca:	4640      	mov	r0, r8
 800fecc:	4649      	mov	r1, r9
 800fece:	f7f0 fe4b 	bl	8000b68 <__aeabi_dcmpgt>
 800fed2:	2800      	cmp	r0, #0
 800fed4:	f43f af7b 	beq.w	800fdce <_strtod_l+0xa0e>
 800fed8:	e4c4      	b.n	800f864 <_strtod_l+0x4a4>
 800feda:	9b04      	ldr	r3, [sp, #16]
 800fedc:	b333      	cbz	r3, 800ff2c <_strtod_l+0xb6c>
 800fede:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fee0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800fee4:	d822      	bhi.n	800ff2c <_strtod_l+0xb6c>
 800fee6:	a32e      	add	r3, pc, #184	; (adr r3, 800ffa0 <_strtod_l+0xbe0>)
 800fee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feec:	4640      	mov	r0, r8
 800feee:	4649      	mov	r1, r9
 800fef0:	f7f0 fe26 	bl	8000b40 <__aeabi_dcmple>
 800fef4:	b1a0      	cbz	r0, 800ff20 <_strtod_l+0xb60>
 800fef6:	4649      	mov	r1, r9
 800fef8:	4640      	mov	r0, r8
 800fefa:	f7f0 fe7d 	bl	8000bf8 <__aeabi_d2uiz>
 800fefe:	2801      	cmp	r0, #1
 800ff00:	bf38      	it	cc
 800ff02:	2001      	movcc	r0, #1
 800ff04:	f7f0 fb26 	bl	8000554 <__aeabi_ui2d>
 800ff08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ff0a:	4680      	mov	r8, r0
 800ff0c:	4689      	mov	r9, r1
 800ff0e:	bb23      	cbnz	r3, 800ff5a <_strtod_l+0xb9a>
 800ff10:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ff14:	9010      	str	r0, [sp, #64]	; 0x40
 800ff16:	9311      	str	r3, [sp, #68]	; 0x44
 800ff18:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ff1c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ff20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ff22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ff24:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ff28:	1a9b      	subs	r3, r3, r2
 800ff2a:	9309      	str	r3, [sp, #36]	; 0x24
 800ff2c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ff30:	eeb0 0a48 	vmov.f32	s0, s16
 800ff34:	eef0 0a68 	vmov.f32	s1, s17
 800ff38:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ff3c:	f001 feb8 	bl	8011cb0 <__ulp>
 800ff40:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ff44:	ec53 2b10 	vmov	r2, r3, d0
 800ff48:	f7f0 fb7e 	bl	8000648 <__aeabi_dmul>
 800ff4c:	ec53 2b18 	vmov	r2, r3, d8
 800ff50:	f7f0 f9c4 	bl	80002dc <__adddf3>
 800ff54:	4682      	mov	sl, r0
 800ff56:	468b      	mov	fp, r1
 800ff58:	e78d      	b.n	800fe76 <_strtod_l+0xab6>
 800ff5a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800ff5e:	e7db      	b.n	800ff18 <_strtod_l+0xb58>
 800ff60:	a311      	add	r3, pc, #68	; (adr r3, 800ffa8 <_strtod_l+0xbe8>)
 800ff62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff66:	f7f0 fde1 	bl	8000b2c <__aeabi_dcmplt>
 800ff6a:	e7b2      	b.n	800fed2 <_strtod_l+0xb12>
 800ff6c:	2300      	movs	r3, #0
 800ff6e:	930a      	str	r3, [sp, #40]	; 0x28
 800ff70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ff72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ff74:	6013      	str	r3, [r2, #0]
 800ff76:	f7ff ba6b 	b.w	800f450 <_strtod_l+0x90>
 800ff7a:	2a65      	cmp	r2, #101	; 0x65
 800ff7c:	f43f ab5f 	beq.w	800f63e <_strtod_l+0x27e>
 800ff80:	2a45      	cmp	r2, #69	; 0x45
 800ff82:	f43f ab5c 	beq.w	800f63e <_strtod_l+0x27e>
 800ff86:	2301      	movs	r3, #1
 800ff88:	f7ff bb94 	b.w	800f6b4 <_strtod_l+0x2f4>
 800ff8c:	f3af 8000 	nop.w
 800ff90:	94a03595 	.word	0x94a03595
 800ff94:	3fdfffff 	.word	0x3fdfffff
 800ff98:	35afe535 	.word	0x35afe535
 800ff9c:	3fe00000 	.word	0x3fe00000
 800ffa0:	ffc00000 	.word	0xffc00000
 800ffa4:	41dfffff 	.word	0x41dfffff
 800ffa8:	94a03595 	.word	0x94a03595
 800ffac:	3fcfffff 	.word	0x3fcfffff
 800ffb0:	3ff00000 	.word	0x3ff00000
 800ffb4:	7ff00000 	.word	0x7ff00000
 800ffb8:	7fe00000 	.word	0x7fe00000
 800ffbc:	7c9fffff 	.word	0x7c9fffff
 800ffc0:	3fe00000 	.word	0x3fe00000
 800ffc4:	bff00000 	.word	0xbff00000
 800ffc8:	7fefffff 	.word	0x7fefffff

0800ffcc <_strtod_r>:
 800ffcc:	4b01      	ldr	r3, [pc, #4]	; (800ffd4 <_strtod_r+0x8>)
 800ffce:	f7ff b9f7 	b.w	800f3c0 <_strtod_l>
 800ffd2:	bf00      	nop
 800ffd4:	200002e0 	.word	0x200002e0

0800ffd8 <_strtol_l.constprop.0>:
 800ffd8:	2b01      	cmp	r3, #1
 800ffda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ffde:	d001      	beq.n	800ffe4 <_strtol_l.constprop.0+0xc>
 800ffe0:	2b24      	cmp	r3, #36	; 0x24
 800ffe2:	d906      	bls.n	800fff2 <_strtol_l.constprop.0+0x1a>
 800ffe4:	f7fe f992 	bl	800e30c <__errno>
 800ffe8:	2316      	movs	r3, #22
 800ffea:	6003      	str	r3, [r0, #0]
 800ffec:	2000      	movs	r0, #0
 800ffee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fff2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80100d8 <_strtol_l.constprop.0+0x100>
 800fff6:	460d      	mov	r5, r1
 800fff8:	462e      	mov	r6, r5
 800fffa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fffe:	f814 700c 	ldrb.w	r7, [r4, ip]
 8010002:	f017 0708 	ands.w	r7, r7, #8
 8010006:	d1f7      	bne.n	800fff8 <_strtol_l.constprop.0+0x20>
 8010008:	2c2d      	cmp	r4, #45	; 0x2d
 801000a:	d132      	bne.n	8010072 <_strtol_l.constprop.0+0x9a>
 801000c:	782c      	ldrb	r4, [r5, #0]
 801000e:	2701      	movs	r7, #1
 8010010:	1cb5      	adds	r5, r6, #2
 8010012:	2b00      	cmp	r3, #0
 8010014:	d05b      	beq.n	80100ce <_strtol_l.constprop.0+0xf6>
 8010016:	2b10      	cmp	r3, #16
 8010018:	d109      	bne.n	801002e <_strtol_l.constprop.0+0x56>
 801001a:	2c30      	cmp	r4, #48	; 0x30
 801001c:	d107      	bne.n	801002e <_strtol_l.constprop.0+0x56>
 801001e:	782c      	ldrb	r4, [r5, #0]
 8010020:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8010024:	2c58      	cmp	r4, #88	; 0x58
 8010026:	d14d      	bne.n	80100c4 <_strtol_l.constprop.0+0xec>
 8010028:	786c      	ldrb	r4, [r5, #1]
 801002a:	2310      	movs	r3, #16
 801002c:	3502      	adds	r5, #2
 801002e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8010032:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8010036:	f04f 0c00 	mov.w	ip, #0
 801003a:	fbb8 f9f3 	udiv	r9, r8, r3
 801003e:	4666      	mov	r6, ip
 8010040:	fb03 8a19 	mls	sl, r3, r9, r8
 8010044:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8010048:	f1be 0f09 	cmp.w	lr, #9
 801004c:	d816      	bhi.n	801007c <_strtol_l.constprop.0+0xa4>
 801004e:	4674      	mov	r4, lr
 8010050:	42a3      	cmp	r3, r4
 8010052:	dd24      	ble.n	801009e <_strtol_l.constprop.0+0xc6>
 8010054:	f1bc 0f00 	cmp.w	ip, #0
 8010058:	db1e      	blt.n	8010098 <_strtol_l.constprop.0+0xc0>
 801005a:	45b1      	cmp	r9, r6
 801005c:	d31c      	bcc.n	8010098 <_strtol_l.constprop.0+0xc0>
 801005e:	d101      	bne.n	8010064 <_strtol_l.constprop.0+0x8c>
 8010060:	45a2      	cmp	sl, r4
 8010062:	db19      	blt.n	8010098 <_strtol_l.constprop.0+0xc0>
 8010064:	fb06 4603 	mla	r6, r6, r3, r4
 8010068:	f04f 0c01 	mov.w	ip, #1
 801006c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010070:	e7e8      	b.n	8010044 <_strtol_l.constprop.0+0x6c>
 8010072:	2c2b      	cmp	r4, #43	; 0x2b
 8010074:	bf04      	itt	eq
 8010076:	782c      	ldrbeq	r4, [r5, #0]
 8010078:	1cb5      	addeq	r5, r6, #2
 801007a:	e7ca      	b.n	8010012 <_strtol_l.constprop.0+0x3a>
 801007c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8010080:	f1be 0f19 	cmp.w	lr, #25
 8010084:	d801      	bhi.n	801008a <_strtol_l.constprop.0+0xb2>
 8010086:	3c37      	subs	r4, #55	; 0x37
 8010088:	e7e2      	b.n	8010050 <_strtol_l.constprop.0+0x78>
 801008a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 801008e:	f1be 0f19 	cmp.w	lr, #25
 8010092:	d804      	bhi.n	801009e <_strtol_l.constprop.0+0xc6>
 8010094:	3c57      	subs	r4, #87	; 0x57
 8010096:	e7db      	b.n	8010050 <_strtol_l.constprop.0+0x78>
 8010098:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 801009c:	e7e6      	b.n	801006c <_strtol_l.constprop.0+0x94>
 801009e:	f1bc 0f00 	cmp.w	ip, #0
 80100a2:	da05      	bge.n	80100b0 <_strtol_l.constprop.0+0xd8>
 80100a4:	2322      	movs	r3, #34	; 0x22
 80100a6:	6003      	str	r3, [r0, #0]
 80100a8:	4646      	mov	r6, r8
 80100aa:	b942      	cbnz	r2, 80100be <_strtol_l.constprop.0+0xe6>
 80100ac:	4630      	mov	r0, r6
 80100ae:	e79e      	b.n	800ffee <_strtol_l.constprop.0+0x16>
 80100b0:	b107      	cbz	r7, 80100b4 <_strtol_l.constprop.0+0xdc>
 80100b2:	4276      	negs	r6, r6
 80100b4:	2a00      	cmp	r2, #0
 80100b6:	d0f9      	beq.n	80100ac <_strtol_l.constprop.0+0xd4>
 80100b8:	f1bc 0f00 	cmp.w	ip, #0
 80100bc:	d000      	beq.n	80100c0 <_strtol_l.constprop.0+0xe8>
 80100be:	1e69      	subs	r1, r5, #1
 80100c0:	6011      	str	r1, [r2, #0]
 80100c2:	e7f3      	b.n	80100ac <_strtol_l.constprop.0+0xd4>
 80100c4:	2430      	movs	r4, #48	; 0x30
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d1b1      	bne.n	801002e <_strtol_l.constprop.0+0x56>
 80100ca:	2308      	movs	r3, #8
 80100cc:	e7af      	b.n	801002e <_strtol_l.constprop.0+0x56>
 80100ce:	2c30      	cmp	r4, #48	; 0x30
 80100d0:	d0a5      	beq.n	801001e <_strtol_l.constprop.0+0x46>
 80100d2:	230a      	movs	r3, #10
 80100d4:	e7ab      	b.n	801002e <_strtol_l.constprop.0+0x56>
 80100d6:	bf00      	nop
 80100d8:	08013c35 	.word	0x08013c35

080100dc <_strtol_r>:
 80100dc:	f7ff bf7c 	b.w	800ffd8 <_strtol_l.constprop.0>

080100e0 <time>:
 80100e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80100e2:	4b0b      	ldr	r3, [pc, #44]	; (8010110 <time+0x30>)
 80100e4:	2200      	movs	r2, #0
 80100e6:	4669      	mov	r1, sp
 80100e8:	4604      	mov	r4, r0
 80100ea:	6818      	ldr	r0, [r3, #0]
 80100ec:	f001 fa2c 	bl	8011548 <_gettimeofday_r>
 80100f0:	2800      	cmp	r0, #0
 80100f2:	bfbe      	ittt	lt
 80100f4:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 80100f8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80100fc:	e9cd 2300 	strdlt	r2, r3, [sp]
 8010100:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010104:	b10c      	cbz	r4, 801010a <time+0x2a>
 8010106:	e9c4 0100 	strd	r0, r1, [r4]
 801010a:	b004      	add	sp, #16
 801010c:	bd10      	pop	{r4, pc}
 801010e:	bf00      	nop
 8010110:	20000278 	.word	0x20000278

08010114 <__assert_func>:
 8010114:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010116:	4614      	mov	r4, r2
 8010118:	461a      	mov	r2, r3
 801011a:	4b09      	ldr	r3, [pc, #36]	; (8010140 <__assert_func+0x2c>)
 801011c:	681b      	ldr	r3, [r3, #0]
 801011e:	4605      	mov	r5, r0
 8010120:	68d8      	ldr	r0, [r3, #12]
 8010122:	b14c      	cbz	r4, 8010138 <__assert_func+0x24>
 8010124:	4b07      	ldr	r3, [pc, #28]	; (8010144 <__assert_func+0x30>)
 8010126:	9100      	str	r1, [sp, #0]
 8010128:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801012c:	4906      	ldr	r1, [pc, #24]	; (8010148 <__assert_func+0x34>)
 801012e:	462b      	mov	r3, r5
 8010130:	f000 fe88 	bl	8010e44 <fiprintf>
 8010134:	f002 fac2 	bl	80126bc <abort>
 8010138:	4b04      	ldr	r3, [pc, #16]	; (801014c <__assert_func+0x38>)
 801013a:	461c      	mov	r4, r3
 801013c:	e7f3      	b.n	8010126 <__assert_func+0x12>
 801013e:	bf00      	nop
 8010140:	20000278 	.word	0x20000278
 8010144:	08013bf8 	.word	0x08013bf8
 8010148:	08013c05 	.word	0x08013c05
 801014c:	08013c33 	.word	0x08013c33

08010150 <quorem>:
 8010150:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010154:	6903      	ldr	r3, [r0, #16]
 8010156:	690c      	ldr	r4, [r1, #16]
 8010158:	42a3      	cmp	r3, r4
 801015a:	4607      	mov	r7, r0
 801015c:	f2c0 8081 	blt.w	8010262 <quorem+0x112>
 8010160:	3c01      	subs	r4, #1
 8010162:	f101 0814 	add.w	r8, r1, #20
 8010166:	f100 0514 	add.w	r5, r0, #20
 801016a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801016e:	9301      	str	r3, [sp, #4]
 8010170:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010174:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010178:	3301      	adds	r3, #1
 801017a:	429a      	cmp	r2, r3
 801017c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010180:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010184:	fbb2 f6f3 	udiv	r6, r2, r3
 8010188:	d331      	bcc.n	80101ee <quorem+0x9e>
 801018a:	f04f 0e00 	mov.w	lr, #0
 801018e:	4640      	mov	r0, r8
 8010190:	46ac      	mov	ip, r5
 8010192:	46f2      	mov	sl, lr
 8010194:	f850 2b04 	ldr.w	r2, [r0], #4
 8010198:	b293      	uxth	r3, r2
 801019a:	fb06 e303 	mla	r3, r6, r3, lr
 801019e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80101a2:	b29b      	uxth	r3, r3
 80101a4:	ebaa 0303 	sub.w	r3, sl, r3
 80101a8:	f8dc a000 	ldr.w	sl, [ip]
 80101ac:	0c12      	lsrs	r2, r2, #16
 80101ae:	fa13 f38a 	uxtah	r3, r3, sl
 80101b2:	fb06 e202 	mla	r2, r6, r2, lr
 80101b6:	9300      	str	r3, [sp, #0]
 80101b8:	9b00      	ldr	r3, [sp, #0]
 80101ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80101be:	b292      	uxth	r2, r2
 80101c0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80101c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80101c8:	f8bd 3000 	ldrh.w	r3, [sp]
 80101cc:	4581      	cmp	r9, r0
 80101ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80101d2:	f84c 3b04 	str.w	r3, [ip], #4
 80101d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80101da:	d2db      	bcs.n	8010194 <quorem+0x44>
 80101dc:	f855 300b 	ldr.w	r3, [r5, fp]
 80101e0:	b92b      	cbnz	r3, 80101ee <quorem+0x9e>
 80101e2:	9b01      	ldr	r3, [sp, #4]
 80101e4:	3b04      	subs	r3, #4
 80101e6:	429d      	cmp	r5, r3
 80101e8:	461a      	mov	r2, r3
 80101ea:	d32e      	bcc.n	801024a <quorem+0xfa>
 80101ec:	613c      	str	r4, [r7, #16]
 80101ee:	4638      	mov	r0, r7
 80101f0:	f001 fcb8 	bl	8011b64 <__mcmp>
 80101f4:	2800      	cmp	r0, #0
 80101f6:	db24      	blt.n	8010242 <quorem+0xf2>
 80101f8:	3601      	adds	r6, #1
 80101fa:	4628      	mov	r0, r5
 80101fc:	f04f 0c00 	mov.w	ip, #0
 8010200:	f858 2b04 	ldr.w	r2, [r8], #4
 8010204:	f8d0 e000 	ldr.w	lr, [r0]
 8010208:	b293      	uxth	r3, r2
 801020a:	ebac 0303 	sub.w	r3, ip, r3
 801020e:	0c12      	lsrs	r2, r2, #16
 8010210:	fa13 f38e 	uxtah	r3, r3, lr
 8010214:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010218:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801021c:	b29b      	uxth	r3, r3
 801021e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010222:	45c1      	cmp	r9, r8
 8010224:	f840 3b04 	str.w	r3, [r0], #4
 8010228:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801022c:	d2e8      	bcs.n	8010200 <quorem+0xb0>
 801022e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010232:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010236:	b922      	cbnz	r2, 8010242 <quorem+0xf2>
 8010238:	3b04      	subs	r3, #4
 801023a:	429d      	cmp	r5, r3
 801023c:	461a      	mov	r2, r3
 801023e:	d30a      	bcc.n	8010256 <quorem+0x106>
 8010240:	613c      	str	r4, [r7, #16]
 8010242:	4630      	mov	r0, r6
 8010244:	b003      	add	sp, #12
 8010246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801024a:	6812      	ldr	r2, [r2, #0]
 801024c:	3b04      	subs	r3, #4
 801024e:	2a00      	cmp	r2, #0
 8010250:	d1cc      	bne.n	80101ec <quorem+0x9c>
 8010252:	3c01      	subs	r4, #1
 8010254:	e7c7      	b.n	80101e6 <quorem+0x96>
 8010256:	6812      	ldr	r2, [r2, #0]
 8010258:	3b04      	subs	r3, #4
 801025a:	2a00      	cmp	r2, #0
 801025c:	d1f0      	bne.n	8010240 <quorem+0xf0>
 801025e:	3c01      	subs	r4, #1
 8010260:	e7eb      	b.n	801023a <quorem+0xea>
 8010262:	2000      	movs	r0, #0
 8010264:	e7ee      	b.n	8010244 <quorem+0xf4>
	...

08010268 <_dtoa_r>:
 8010268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801026c:	ed2d 8b04 	vpush	{d8-d9}
 8010270:	ec57 6b10 	vmov	r6, r7, d0
 8010274:	b093      	sub	sp, #76	; 0x4c
 8010276:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010278:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801027c:	9106      	str	r1, [sp, #24]
 801027e:	ee10 aa10 	vmov	sl, s0
 8010282:	4604      	mov	r4, r0
 8010284:	9209      	str	r2, [sp, #36]	; 0x24
 8010286:	930c      	str	r3, [sp, #48]	; 0x30
 8010288:	46bb      	mov	fp, r7
 801028a:	b975      	cbnz	r5, 80102aa <_dtoa_r+0x42>
 801028c:	2010      	movs	r0, #16
 801028e:	f7fe f867 	bl	800e360 <malloc>
 8010292:	4602      	mov	r2, r0
 8010294:	6260      	str	r0, [r4, #36]	; 0x24
 8010296:	b920      	cbnz	r0, 80102a2 <_dtoa_r+0x3a>
 8010298:	4ba7      	ldr	r3, [pc, #668]	; (8010538 <_dtoa_r+0x2d0>)
 801029a:	21ea      	movs	r1, #234	; 0xea
 801029c:	48a7      	ldr	r0, [pc, #668]	; (801053c <_dtoa_r+0x2d4>)
 801029e:	f7ff ff39 	bl	8010114 <__assert_func>
 80102a2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80102a6:	6005      	str	r5, [r0, #0]
 80102a8:	60c5      	str	r5, [r0, #12]
 80102aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80102ac:	6819      	ldr	r1, [r3, #0]
 80102ae:	b151      	cbz	r1, 80102c6 <_dtoa_r+0x5e>
 80102b0:	685a      	ldr	r2, [r3, #4]
 80102b2:	604a      	str	r2, [r1, #4]
 80102b4:	2301      	movs	r3, #1
 80102b6:	4093      	lsls	r3, r2
 80102b8:	608b      	str	r3, [r1, #8]
 80102ba:	4620      	mov	r0, r4
 80102bc:	f001 f9c6 	bl	801164c <_Bfree>
 80102c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80102c2:	2200      	movs	r2, #0
 80102c4:	601a      	str	r2, [r3, #0]
 80102c6:	1e3b      	subs	r3, r7, #0
 80102c8:	bfaa      	itet	ge
 80102ca:	2300      	movge	r3, #0
 80102cc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80102d0:	f8c8 3000 	strge.w	r3, [r8]
 80102d4:	4b9a      	ldr	r3, [pc, #616]	; (8010540 <_dtoa_r+0x2d8>)
 80102d6:	bfbc      	itt	lt
 80102d8:	2201      	movlt	r2, #1
 80102da:	f8c8 2000 	strlt.w	r2, [r8]
 80102de:	ea33 030b 	bics.w	r3, r3, fp
 80102e2:	d11b      	bne.n	801031c <_dtoa_r+0xb4>
 80102e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80102e6:	f242 730f 	movw	r3, #9999	; 0x270f
 80102ea:	6013      	str	r3, [r2, #0]
 80102ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80102f0:	4333      	orrs	r3, r6
 80102f2:	f000 8592 	beq.w	8010e1a <_dtoa_r+0xbb2>
 80102f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80102f8:	b963      	cbnz	r3, 8010314 <_dtoa_r+0xac>
 80102fa:	4b92      	ldr	r3, [pc, #584]	; (8010544 <_dtoa_r+0x2dc>)
 80102fc:	e022      	b.n	8010344 <_dtoa_r+0xdc>
 80102fe:	4b92      	ldr	r3, [pc, #584]	; (8010548 <_dtoa_r+0x2e0>)
 8010300:	9301      	str	r3, [sp, #4]
 8010302:	3308      	adds	r3, #8
 8010304:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010306:	6013      	str	r3, [r2, #0]
 8010308:	9801      	ldr	r0, [sp, #4]
 801030a:	b013      	add	sp, #76	; 0x4c
 801030c:	ecbd 8b04 	vpop	{d8-d9}
 8010310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010314:	4b8b      	ldr	r3, [pc, #556]	; (8010544 <_dtoa_r+0x2dc>)
 8010316:	9301      	str	r3, [sp, #4]
 8010318:	3303      	adds	r3, #3
 801031a:	e7f3      	b.n	8010304 <_dtoa_r+0x9c>
 801031c:	2200      	movs	r2, #0
 801031e:	2300      	movs	r3, #0
 8010320:	4650      	mov	r0, sl
 8010322:	4659      	mov	r1, fp
 8010324:	f7f0 fbf8 	bl	8000b18 <__aeabi_dcmpeq>
 8010328:	ec4b ab19 	vmov	d9, sl, fp
 801032c:	4680      	mov	r8, r0
 801032e:	b158      	cbz	r0, 8010348 <_dtoa_r+0xe0>
 8010330:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010332:	2301      	movs	r3, #1
 8010334:	6013      	str	r3, [r2, #0]
 8010336:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010338:	2b00      	cmp	r3, #0
 801033a:	f000 856b 	beq.w	8010e14 <_dtoa_r+0xbac>
 801033e:	4883      	ldr	r0, [pc, #524]	; (801054c <_dtoa_r+0x2e4>)
 8010340:	6018      	str	r0, [r3, #0]
 8010342:	1e43      	subs	r3, r0, #1
 8010344:	9301      	str	r3, [sp, #4]
 8010346:	e7df      	b.n	8010308 <_dtoa_r+0xa0>
 8010348:	ec4b ab10 	vmov	d0, sl, fp
 801034c:	aa10      	add	r2, sp, #64	; 0x40
 801034e:	a911      	add	r1, sp, #68	; 0x44
 8010350:	4620      	mov	r0, r4
 8010352:	f001 fd29 	bl	8011da8 <__d2b>
 8010356:	f3cb 550a 	ubfx	r5, fp, #20, #11
 801035a:	ee08 0a10 	vmov	s16, r0
 801035e:	2d00      	cmp	r5, #0
 8010360:	f000 8084 	beq.w	801046c <_dtoa_r+0x204>
 8010364:	ee19 3a90 	vmov	r3, s19
 8010368:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801036c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010370:	4656      	mov	r6, sl
 8010372:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010376:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801037a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 801037e:	4b74      	ldr	r3, [pc, #464]	; (8010550 <_dtoa_r+0x2e8>)
 8010380:	2200      	movs	r2, #0
 8010382:	4630      	mov	r0, r6
 8010384:	4639      	mov	r1, r7
 8010386:	f7ef ffa7 	bl	80002d8 <__aeabi_dsub>
 801038a:	a365      	add	r3, pc, #404	; (adr r3, 8010520 <_dtoa_r+0x2b8>)
 801038c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010390:	f7f0 f95a 	bl	8000648 <__aeabi_dmul>
 8010394:	a364      	add	r3, pc, #400	; (adr r3, 8010528 <_dtoa_r+0x2c0>)
 8010396:	e9d3 2300 	ldrd	r2, r3, [r3]
 801039a:	f7ef ff9f 	bl	80002dc <__adddf3>
 801039e:	4606      	mov	r6, r0
 80103a0:	4628      	mov	r0, r5
 80103a2:	460f      	mov	r7, r1
 80103a4:	f7f0 f8e6 	bl	8000574 <__aeabi_i2d>
 80103a8:	a361      	add	r3, pc, #388	; (adr r3, 8010530 <_dtoa_r+0x2c8>)
 80103aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103ae:	f7f0 f94b 	bl	8000648 <__aeabi_dmul>
 80103b2:	4602      	mov	r2, r0
 80103b4:	460b      	mov	r3, r1
 80103b6:	4630      	mov	r0, r6
 80103b8:	4639      	mov	r1, r7
 80103ba:	f7ef ff8f 	bl	80002dc <__adddf3>
 80103be:	4606      	mov	r6, r0
 80103c0:	460f      	mov	r7, r1
 80103c2:	f7f0 fbf1 	bl	8000ba8 <__aeabi_d2iz>
 80103c6:	2200      	movs	r2, #0
 80103c8:	9000      	str	r0, [sp, #0]
 80103ca:	2300      	movs	r3, #0
 80103cc:	4630      	mov	r0, r6
 80103ce:	4639      	mov	r1, r7
 80103d0:	f7f0 fbac 	bl	8000b2c <__aeabi_dcmplt>
 80103d4:	b150      	cbz	r0, 80103ec <_dtoa_r+0x184>
 80103d6:	9800      	ldr	r0, [sp, #0]
 80103d8:	f7f0 f8cc 	bl	8000574 <__aeabi_i2d>
 80103dc:	4632      	mov	r2, r6
 80103de:	463b      	mov	r3, r7
 80103e0:	f7f0 fb9a 	bl	8000b18 <__aeabi_dcmpeq>
 80103e4:	b910      	cbnz	r0, 80103ec <_dtoa_r+0x184>
 80103e6:	9b00      	ldr	r3, [sp, #0]
 80103e8:	3b01      	subs	r3, #1
 80103ea:	9300      	str	r3, [sp, #0]
 80103ec:	9b00      	ldr	r3, [sp, #0]
 80103ee:	2b16      	cmp	r3, #22
 80103f0:	d85a      	bhi.n	80104a8 <_dtoa_r+0x240>
 80103f2:	9a00      	ldr	r2, [sp, #0]
 80103f4:	4b57      	ldr	r3, [pc, #348]	; (8010554 <_dtoa_r+0x2ec>)
 80103f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80103fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103fe:	ec51 0b19 	vmov	r0, r1, d9
 8010402:	f7f0 fb93 	bl	8000b2c <__aeabi_dcmplt>
 8010406:	2800      	cmp	r0, #0
 8010408:	d050      	beq.n	80104ac <_dtoa_r+0x244>
 801040a:	9b00      	ldr	r3, [sp, #0]
 801040c:	3b01      	subs	r3, #1
 801040e:	9300      	str	r3, [sp, #0]
 8010410:	2300      	movs	r3, #0
 8010412:	930b      	str	r3, [sp, #44]	; 0x2c
 8010414:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010416:	1b5d      	subs	r5, r3, r5
 8010418:	1e6b      	subs	r3, r5, #1
 801041a:	9305      	str	r3, [sp, #20]
 801041c:	bf45      	ittet	mi
 801041e:	f1c5 0301 	rsbmi	r3, r5, #1
 8010422:	9304      	strmi	r3, [sp, #16]
 8010424:	2300      	movpl	r3, #0
 8010426:	2300      	movmi	r3, #0
 8010428:	bf4c      	ite	mi
 801042a:	9305      	strmi	r3, [sp, #20]
 801042c:	9304      	strpl	r3, [sp, #16]
 801042e:	9b00      	ldr	r3, [sp, #0]
 8010430:	2b00      	cmp	r3, #0
 8010432:	db3d      	blt.n	80104b0 <_dtoa_r+0x248>
 8010434:	9b05      	ldr	r3, [sp, #20]
 8010436:	9a00      	ldr	r2, [sp, #0]
 8010438:	920a      	str	r2, [sp, #40]	; 0x28
 801043a:	4413      	add	r3, r2
 801043c:	9305      	str	r3, [sp, #20]
 801043e:	2300      	movs	r3, #0
 8010440:	9307      	str	r3, [sp, #28]
 8010442:	9b06      	ldr	r3, [sp, #24]
 8010444:	2b09      	cmp	r3, #9
 8010446:	f200 8089 	bhi.w	801055c <_dtoa_r+0x2f4>
 801044a:	2b05      	cmp	r3, #5
 801044c:	bfc4      	itt	gt
 801044e:	3b04      	subgt	r3, #4
 8010450:	9306      	strgt	r3, [sp, #24]
 8010452:	9b06      	ldr	r3, [sp, #24]
 8010454:	f1a3 0302 	sub.w	r3, r3, #2
 8010458:	bfcc      	ite	gt
 801045a:	2500      	movgt	r5, #0
 801045c:	2501      	movle	r5, #1
 801045e:	2b03      	cmp	r3, #3
 8010460:	f200 8087 	bhi.w	8010572 <_dtoa_r+0x30a>
 8010464:	e8df f003 	tbb	[pc, r3]
 8010468:	59383a2d 	.word	0x59383a2d
 801046c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010470:	441d      	add	r5, r3
 8010472:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010476:	2b20      	cmp	r3, #32
 8010478:	bfc1      	itttt	gt
 801047a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801047e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010482:	fa0b f303 	lslgt.w	r3, fp, r3
 8010486:	fa26 f000 	lsrgt.w	r0, r6, r0
 801048a:	bfda      	itte	le
 801048c:	f1c3 0320 	rsble	r3, r3, #32
 8010490:	fa06 f003 	lslle.w	r0, r6, r3
 8010494:	4318      	orrgt	r0, r3
 8010496:	f7f0 f85d 	bl	8000554 <__aeabi_ui2d>
 801049a:	2301      	movs	r3, #1
 801049c:	4606      	mov	r6, r0
 801049e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80104a2:	3d01      	subs	r5, #1
 80104a4:	930e      	str	r3, [sp, #56]	; 0x38
 80104a6:	e76a      	b.n	801037e <_dtoa_r+0x116>
 80104a8:	2301      	movs	r3, #1
 80104aa:	e7b2      	b.n	8010412 <_dtoa_r+0x1aa>
 80104ac:	900b      	str	r0, [sp, #44]	; 0x2c
 80104ae:	e7b1      	b.n	8010414 <_dtoa_r+0x1ac>
 80104b0:	9b04      	ldr	r3, [sp, #16]
 80104b2:	9a00      	ldr	r2, [sp, #0]
 80104b4:	1a9b      	subs	r3, r3, r2
 80104b6:	9304      	str	r3, [sp, #16]
 80104b8:	4253      	negs	r3, r2
 80104ba:	9307      	str	r3, [sp, #28]
 80104bc:	2300      	movs	r3, #0
 80104be:	930a      	str	r3, [sp, #40]	; 0x28
 80104c0:	e7bf      	b.n	8010442 <_dtoa_r+0x1da>
 80104c2:	2300      	movs	r3, #0
 80104c4:	9308      	str	r3, [sp, #32]
 80104c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	dc55      	bgt.n	8010578 <_dtoa_r+0x310>
 80104cc:	2301      	movs	r3, #1
 80104ce:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80104d2:	461a      	mov	r2, r3
 80104d4:	9209      	str	r2, [sp, #36]	; 0x24
 80104d6:	e00c      	b.n	80104f2 <_dtoa_r+0x28a>
 80104d8:	2301      	movs	r3, #1
 80104da:	e7f3      	b.n	80104c4 <_dtoa_r+0x25c>
 80104dc:	2300      	movs	r3, #0
 80104de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80104e0:	9308      	str	r3, [sp, #32]
 80104e2:	9b00      	ldr	r3, [sp, #0]
 80104e4:	4413      	add	r3, r2
 80104e6:	9302      	str	r3, [sp, #8]
 80104e8:	3301      	adds	r3, #1
 80104ea:	2b01      	cmp	r3, #1
 80104ec:	9303      	str	r3, [sp, #12]
 80104ee:	bfb8      	it	lt
 80104f0:	2301      	movlt	r3, #1
 80104f2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80104f4:	2200      	movs	r2, #0
 80104f6:	6042      	str	r2, [r0, #4]
 80104f8:	2204      	movs	r2, #4
 80104fa:	f102 0614 	add.w	r6, r2, #20
 80104fe:	429e      	cmp	r6, r3
 8010500:	6841      	ldr	r1, [r0, #4]
 8010502:	d93d      	bls.n	8010580 <_dtoa_r+0x318>
 8010504:	4620      	mov	r0, r4
 8010506:	f001 f861 	bl	80115cc <_Balloc>
 801050a:	9001      	str	r0, [sp, #4]
 801050c:	2800      	cmp	r0, #0
 801050e:	d13b      	bne.n	8010588 <_dtoa_r+0x320>
 8010510:	4b11      	ldr	r3, [pc, #68]	; (8010558 <_dtoa_r+0x2f0>)
 8010512:	4602      	mov	r2, r0
 8010514:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010518:	e6c0      	b.n	801029c <_dtoa_r+0x34>
 801051a:	2301      	movs	r3, #1
 801051c:	e7df      	b.n	80104de <_dtoa_r+0x276>
 801051e:	bf00      	nop
 8010520:	636f4361 	.word	0x636f4361
 8010524:	3fd287a7 	.word	0x3fd287a7
 8010528:	8b60c8b3 	.word	0x8b60c8b3
 801052c:	3fc68a28 	.word	0x3fc68a28
 8010530:	509f79fb 	.word	0x509f79fb
 8010534:	3fd34413 	.word	0x3fd34413
 8010538:	08013b35 	.word	0x08013b35
 801053c:	08013d42 	.word	0x08013d42
 8010540:	7ff00000 	.word	0x7ff00000
 8010544:	08013d3e 	.word	0x08013d3e
 8010548:	08013d35 	.word	0x08013d35
 801054c:	08013b0d 	.word	0x08013b0d
 8010550:	3ff80000 	.word	0x3ff80000
 8010554:	08013eb0 	.word	0x08013eb0
 8010558:	08013d9d 	.word	0x08013d9d
 801055c:	2501      	movs	r5, #1
 801055e:	2300      	movs	r3, #0
 8010560:	9306      	str	r3, [sp, #24]
 8010562:	9508      	str	r5, [sp, #32]
 8010564:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010568:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801056c:	2200      	movs	r2, #0
 801056e:	2312      	movs	r3, #18
 8010570:	e7b0      	b.n	80104d4 <_dtoa_r+0x26c>
 8010572:	2301      	movs	r3, #1
 8010574:	9308      	str	r3, [sp, #32]
 8010576:	e7f5      	b.n	8010564 <_dtoa_r+0x2fc>
 8010578:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801057a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801057e:	e7b8      	b.n	80104f2 <_dtoa_r+0x28a>
 8010580:	3101      	adds	r1, #1
 8010582:	6041      	str	r1, [r0, #4]
 8010584:	0052      	lsls	r2, r2, #1
 8010586:	e7b8      	b.n	80104fa <_dtoa_r+0x292>
 8010588:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801058a:	9a01      	ldr	r2, [sp, #4]
 801058c:	601a      	str	r2, [r3, #0]
 801058e:	9b03      	ldr	r3, [sp, #12]
 8010590:	2b0e      	cmp	r3, #14
 8010592:	f200 809d 	bhi.w	80106d0 <_dtoa_r+0x468>
 8010596:	2d00      	cmp	r5, #0
 8010598:	f000 809a 	beq.w	80106d0 <_dtoa_r+0x468>
 801059c:	9b00      	ldr	r3, [sp, #0]
 801059e:	2b00      	cmp	r3, #0
 80105a0:	dd32      	ble.n	8010608 <_dtoa_r+0x3a0>
 80105a2:	4ab7      	ldr	r2, [pc, #732]	; (8010880 <_dtoa_r+0x618>)
 80105a4:	f003 030f 	and.w	r3, r3, #15
 80105a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80105ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80105b0:	9b00      	ldr	r3, [sp, #0]
 80105b2:	05d8      	lsls	r0, r3, #23
 80105b4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80105b8:	d516      	bpl.n	80105e8 <_dtoa_r+0x380>
 80105ba:	4bb2      	ldr	r3, [pc, #712]	; (8010884 <_dtoa_r+0x61c>)
 80105bc:	ec51 0b19 	vmov	r0, r1, d9
 80105c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80105c4:	f7f0 f96a 	bl	800089c <__aeabi_ddiv>
 80105c8:	f007 070f 	and.w	r7, r7, #15
 80105cc:	4682      	mov	sl, r0
 80105ce:	468b      	mov	fp, r1
 80105d0:	2503      	movs	r5, #3
 80105d2:	4eac      	ldr	r6, [pc, #688]	; (8010884 <_dtoa_r+0x61c>)
 80105d4:	b957      	cbnz	r7, 80105ec <_dtoa_r+0x384>
 80105d6:	4642      	mov	r2, r8
 80105d8:	464b      	mov	r3, r9
 80105da:	4650      	mov	r0, sl
 80105dc:	4659      	mov	r1, fp
 80105de:	f7f0 f95d 	bl	800089c <__aeabi_ddiv>
 80105e2:	4682      	mov	sl, r0
 80105e4:	468b      	mov	fp, r1
 80105e6:	e028      	b.n	801063a <_dtoa_r+0x3d2>
 80105e8:	2502      	movs	r5, #2
 80105ea:	e7f2      	b.n	80105d2 <_dtoa_r+0x36a>
 80105ec:	07f9      	lsls	r1, r7, #31
 80105ee:	d508      	bpl.n	8010602 <_dtoa_r+0x39a>
 80105f0:	4640      	mov	r0, r8
 80105f2:	4649      	mov	r1, r9
 80105f4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80105f8:	f7f0 f826 	bl	8000648 <__aeabi_dmul>
 80105fc:	3501      	adds	r5, #1
 80105fe:	4680      	mov	r8, r0
 8010600:	4689      	mov	r9, r1
 8010602:	107f      	asrs	r7, r7, #1
 8010604:	3608      	adds	r6, #8
 8010606:	e7e5      	b.n	80105d4 <_dtoa_r+0x36c>
 8010608:	f000 809b 	beq.w	8010742 <_dtoa_r+0x4da>
 801060c:	9b00      	ldr	r3, [sp, #0]
 801060e:	4f9d      	ldr	r7, [pc, #628]	; (8010884 <_dtoa_r+0x61c>)
 8010610:	425e      	negs	r6, r3
 8010612:	4b9b      	ldr	r3, [pc, #620]	; (8010880 <_dtoa_r+0x618>)
 8010614:	f006 020f 	and.w	r2, r6, #15
 8010618:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801061c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010620:	ec51 0b19 	vmov	r0, r1, d9
 8010624:	f7f0 f810 	bl	8000648 <__aeabi_dmul>
 8010628:	1136      	asrs	r6, r6, #4
 801062a:	4682      	mov	sl, r0
 801062c:	468b      	mov	fp, r1
 801062e:	2300      	movs	r3, #0
 8010630:	2502      	movs	r5, #2
 8010632:	2e00      	cmp	r6, #0
 8010634:	d17a      	bne.n	801072c <_dtoa_r+0x4c4>
 8010636:	2b00      	cmp	r3, #0
 8010638:	d1d3      	bne.n	80105e2 <_dtoa_r+0x37a>
 801063a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801063c:	2b00      	cmp	r3, #0
 801063e:	f000 8082 	beq.w	8010746 <_dtoa_r+0x4de>
 8010642:	4b91      	ldr	r3, [pc, #580]	; (8010888 <_dtoa_r+0x620>)
 8010644:	2200      	movs	r2, #0
 8010646:	4650      	mov	r0, sl
 8010648:	4659      	mov	r1, fp
 801064a:	f7f0 fa6f 	bl	8000b2c <__aeabi_dcmplt>
 801064e:	2800      	cmp	r0, #0
 8010650:	d079      	beq.n	8010746 <_dtoa_r+0x4de>
 8010652:	9b03      	ldr	r3, [sp, #12]
 8010654:	2b00      	cmp	r3, #0
 8010656:	d076      	beq.n	8010746 <_dtoa_r+0x4de>
 8010658:	9b02      	ldr	r3, [sp, #8]
 801065a:	2b00      	cmp	r3, #0
 801065c:	dd36      	ble.n	80106cc <_dtoa_r+0x464>
 801065e:	9b00      	ldr	r3, [sp, #0]
 8010660:	4650      	mov	r0, sl
 8010662:	4659      	mov	r1, fp
 8010664:	1e5f      	subs	r7, r3, #1
 8010666:	2200      	movs	r2, #0
 8010668:	4b88      	ldr	r3, [pc, #544]	; (801088c <_dtoa_r+0x624>)
 801066a:	f7ef ffed 	bl	8000648 <__aeabi_dmul>
 801066e:	9e02      	ldr	r6, [sp, #8]
 8010670:	4682      	mov	sl, r0
 8010672:	468b      	mov	fp, r1
 8010674:	3501      	adds	r5, #1
 8010676:	4628      	mov	r0, r5
 8010678:	f7ef ff7c 	bl	8000574 <__aeabi_i2d>
 801067c:	4652      	mov	r2, sl
 801067e:	465b      	mov	r3, fp
 8010680:	f7ef ffe2 	bl	8000648 <__aeabi_dmul>
 8010684:	4b82      	ldr	r3, [pc, #520]	; (8010890 <_dtoa_r+0x628>)
 8010686:	2200      	movs	r2, #0
 8010688:	f7ef fe28 	bl	80002dc <__adddf3>
 801068c:	46d0      	mov	r8, sl
 801068e:	46d9      	mov	r9, fp
 8010690:	4682      	mov	sl, r0
 8010692:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010696:	2e00      	cmp	r6, #0
 8010698:	d158      	bne.n	801074c <_dtoa_r+0x4e4>
 801069a:	4b7e      	ldr	r3, [pc, #504]	; (8010894 <_dtoa_r+0x62c>)
 801069c:	2200      	movs	r2, #0
 801069e:	4640      	mov	r0, r8
 80106a0:	4649      	mov	r1, r9
 80106a2:	f7ef fe19 	bl	80002d8 <__aeabi_dsub>
 80106a6:	4652      	mov	r2, sl
 80106a8:	465b      	mov	r3, fp
 80106aa:	4680      	mov	r8, r0
 80106ac:	4689      	mov	r9, r1
 80106ae:	f7f0 fa5b 	bl	8000b68 <__aeabi_dcmpgt>
 80106b2:	2800      	cmp	r0, #0
 80106b4:	f040 8295 	bne.w	8010be2 <_dtoa_r+0x97a>
 80106b8:	4652      	mov	r2, sl
 80106ba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80106be:	4640      	mov	r0, r8
 80106c0:	4649      	mov	r1, r9
 80106c2:	f7f0 fa33 	bl	8000b2c <__aeabi_dcmplt>
 80106c6:	2800      	cmp	r0, #0
 80106c8:	f040 8289 	bne.w	8010bde <_dtoa_r+0x976>
 80106cc:	ec5b ab19 	vmov	sl, fp, d9
 80106d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	f2c0 8148 	blt.w	8010968 <_dtoa_r+0x700>
 80106d8:	9a00      	ldr	r2, [sp, #0]
 80106da:	2a0e      	cmp	r2, #14
 80106dc:	f300 8144 	bgt.w	8010968 <_dtoa_r+0x700>
 80106e0:	4b67      	ldr	r3, [pc, #412]	; (8010880 <_dtoa_r+0x618>)
 80106e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80106e6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80106ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	f280 80d5 	bge.w	801089c <_dtoa_r+0x634>
 80106f2:	9b03      	ldr	r3, [sp, #12]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	f300 80d1 	bgt.w	801089c <_dtoa_r+0x634>
 80106fa:	f040 826f 	bne.w	8010bdc <_dtoa_r+0x974>
 80106fe:	4b65      	ldr	r3, [pc, #404]	; (8010894 <_dtoa_r+0x62c>)
 8010700:	2200      	movs	r2, #0
 8010702:	4640      	mov	r0, r8
 8010704:	4649      	mov	r1, r9
 8010706:	f7ef ff9f 	bl	8000648 <__aeabi_dmul>
 801070a:	4652      	mov	r2, sl
 801070c:	465b      	mov	r3, fp
 801070e:	f7f0 fa21 	bl	8000b54 <__aeabi_dcmpge>
 8010712:	9e03      	ldr	r6, [sp, #12]
 8010714:	4637      	mov	r7, r6
 8010716:	2800      	cmp	r0, #0
 8010718:	f040 8245 	bne.w	8010ba6 <_dtoa_r+0x93e>
 801071c:	9d01      	ldr	r5, [sp, #4]
 801071e:	2331      	movs	r3, #49	; 0x31
 8010720:	f805 3b01 	strb.w	r3, [r5], #1
 8010724:	9b00      	ldr	r3, [sp, #0]
 8010726:	3301      	adds	r3, #1
 8010728:	9300      	str	r3, [sp, #0]
 801072a:	e240      	b.n	8010bae <_dtoa_r+0x946>
 801072c:	07f2      	lsls	r2, r6, #31
 801072e:	d505      	bpl.n	801073c <_dtoa_r+0x4d4>
 8010730:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010734:	f7ef ff88 	bl	8000648 <__aeabi_dmul>
 8010738:	3501      	adds	r5, #1
 801073a:	2301      	movs	r3, #1
 801073c:	1076      	asrs	r6, r6, #1
 801073e:	3708      	adds	r7, #8
 8010740:	e777      	b.n	8010632 <_dtoa_r+0x3ca>
 8010742:	2502      	movs	r5, #2
 8010744:	e779      	b.n	801063a <_dtoa_r+0x3d2>
 8010746:	9f00      	ldr	r7, [sp, #0]
 8010748:	9e03      	ldr	r6, [sp, #12]
 801074a:	e794      	b.n	8010676 <_dtoa_r+0x40e>
 801074c:	9901      	ldr	r1, [sp, #4]
 801074e:	4b4c      	ldr	r3, [pc, #304]	; (8010880 <_dtoa_r+0x618>)
 8010750:	4431      	add	r1, r6
 8010752:	910d      	str	r1, [sp, #52]	; 0x34
 8010754:	9908      	ldr	r1, [sp, #32]
 8010756:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801075a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801075e:	2900      	cmp	r1, #0
 8010760:	d043      	beq.n	80107ea <_dtoa_r+0x582>
 8010762:	494d      	ldr	r1, [pc, #308]	; (8010898 <_dtoa_r+0x630>)
 8010764:	2000      	movs	r0, #0
 8010766:	f7f0 f899 	bl	800089c <__aeabi_ddiv>
 801076a:	4652      	mov	r2, sl
 801076c:	465b      	mov	r3, fp
 801076e:	f7ef fdb3 	bl	80002d8 <__aeabi_dsub>
 8010772:	9d01      	ldr	r5, [sp, #4]
 8010774:	4682      	mov	sl, r0
 8010776:	468b      	mov	fp, r1
 8010778:	4649      	mov	r1, r9
 801077a:	4640      	mov	r0, r8
 801077c:	f7f0 fa14 	bl	8000ba8 <__aeabi_d2iz>
 8010780:	4606      	mov	r6, r0
 8010782:	f7ef fef7 	bl	8000574 <__aeabi_i2d>
 8010786:	4602      	mov	r2, r0
 8010788:	460b      	mov	r3, r1
 801078a:	4640      	mov	r0, r8
 801078c:	4649      	mov	r1, r9
 801078e:	f7ef fda3 	bl	80002d8 <__aeabi_dsub>
 8010792:	3630      	adds	r6, #48	; 0x30
 8010794:	f805 6b01 	strb.w	r6, [r5], #1
 8010798:	4652      	mov	r2, sl
 801079a:	465b      	mov	r3, fp
 801079c:	4680      	mov	r8, r0
 801079e:	4689      	mov	r9, r1
 80107a0:	f7f0 f9c4 	bl	8000b2c <__aeabi_dcmplt>
 80107a4:	2800      	cmp	r0, #0
 80107a6:	d163      	bne.n	8010870 <_dtoa_r+0x608>
 80107a8:	4642      	mov	r2, r8
 80107aa:	464b      	mov	r3, r9
 80107ac:	4936      	ldr	r1, [pc, #216]	; (8010888 <_dtoa_r+0x620>)
 80107ae:	2000      	movs	r0, #0
 80107b0:	f7ef fd92 	bl	80002d8 <__aeabi_dsub>
 80107b4:	4652      	mov	r2, sl
 80107b6:	465b      	mov	r3, fp
 80107b8:	f7f0 f9b8 	bl	8000b2c <__aeabi_dcmplt>
 80107bc:	2800      	cmp	r0, #0
 80107be:	f040 80b5 	bne.w	801092c <_dtoa_r+0x6c4>
 80107c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80107c4:	429d      	cmp	r5, r3
 80107c6:	d081      	beq.n	80106cc <_dtoa_r+0x464>
 80107c8:	4b30      	ldr	r3, [pc, #192]	; (801088c <_dtoa_r+0x624>)
 80107ca:	2200      	movs	r2, #0
 80107cc:	4650      	mov	r0, sl
 80107ce:	4659      	mov	r1, fp
 80107d0:	f7ef ff3a 	bl	8000648 <__aeabi_dmul>
 80107d4:	4b2d      	ldr	r3, [pc, #180]	; (801088c <_dtoa_r+0x624>)
 80107d6:	4682      	mov	sl, r0
 80107d8:	468b      	mov	fp, r1
 80107da:	4640      	mov	r0, r8
 80107dc:	4649      	mov	r1, r9
 80107de:	2200      	movs	r2, #0
 80107e0:	f7ef ff32 	bl	8000648 <__aeabi_dmul>
 80107e4:	4680      	mov	r8, r0
 80107e6:	4689      	mov	r9, r1
 80107e8:	e7c6      	b.n	8010778 <_dtoa_r+0x510>
 80107ea:	4650      	mov	r0, sl
 80107ec:	4659      	mov	r1, fp
 80107ee:	f7ef ff2b 	bl	8000648 <__aeabi_dmul>
 80107f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80107f4:	9d01      	ldr	r5, [sp, #4]
 80107f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80107f8:	4682      	mov	sl, r0
 80107fa:	468b      	mov	fp, r1
 80107fc:	4649      	mov	r1, r9
 80107fe:	4640      	mov	r0, r8
 8010800:	f7f0 f9d2 	bl	8000ba8 <__aeabi_d2iz>
 8010804:	4606      	mov	r6, r0
 8010806:	f7ef feb5 	bl	8000574 <__aeabi_i2d>
 801080a:	3630      	adds	r6, #48	; 0x30
 801080c:	4602      	mov	r2, r0
 801080e:	460b      	mov	r3, r1
 8010810:	4640      	mov	r0, r8
 8010812:	4649      	mov	r1, r9
 8010814:	f7ef fd60 	bl	80002d8 <__aeabi_dsub>
 8010818:	f805 6b01 	strb.w	r6, [r5], #1
 801081c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801081e:	429d      	cmp	r5, r3
 8010820:	4680      	mov	r8, r0
 8010822:	4689      	mov	r9, r1
 8010824:	f04f 0200 	mov.w	r2, #0
 8010828:	d124      	bne.n	8010874 <_dtoa_r+0x60c>
 801082a:	4b1b      	ldr	r3, [pc, #108]	; (8010898 <_dtoa_r+0x630>)
 801082c:	4650      	mov	r0, sl
 801082e:	4659      	mov	r1, fp
 8010830:	f7ef fd54 	bl	80002dc <__adddf3>
 8010834:	4602      	mov	r2, r0
 8010836:	460b      	mov	r3, r1
 8010838:	4640      	mov	r0, r8
 801083a:	4649      	mov	r1, r9
 801083c:	f7f0 f994 	bl	8000b68 <__aeabi_dcmpgt>
 8010840:	2800      	cmp	r0, #0
 8010842:	d173      	bne.n	801092c <_dtoa_r+0x6c4>
 8010844:	4652      	mov	r2, sl
 8010846:	465b      	mov	r3, fp
 8010848:	4913      	ldr	r1, [pc, #76]	; (8010898 <_dtoa_r+0x630>)
 801084a:	2000      	movs	r0, #0
 801084c:	f7ef fd44 	bl	80002d8 <__aeabi_dsub>
 8010850:	4602      	mov	r2, r0
 8010852:	460b      	mov	r3, r1
 8010854:	4640      	mov	r0, r8
 8010856:	4649      	mov	r1, r9
 8010858:	f7f0 f968 	bl	8000b2c <__aeabi_dcmplt>
 801085c:	2800      	cmp	r0, #0
 801085e:	f43f af35 	beq.w	80106cc <_dtoa_r+0x464>
 8010862:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8010864:	1e6b      	subs	r3, r5, #1
 8010866:	930f      	str	r3, [sp, #60]	; 0x3c
 8010868:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801086c:	2b30      	cmp	r3, #48	; 0x30
 801086e:	d0f8      	beq.n	8010862 <_dtoa_r+0x5fa>
 8010870:	9700      	str	r7, [sp, #0]
 8010872:	e049      	b.n	8010908 <_dtoa_r+0x6a0>
 8010874:	4b05      	ldr	r3, [pc, #20]	; (801088c <_dtoa_r+0x624>)
 8010876:	f7ef fee7 	bl	8000648 <__aeabi_dmul>
 801087a:	4680      	mov	r8, r0
 801087c:	4689      	mov	r9, r1
 801087e:	e7bd      	b.n	80107fc <_dtoa_r+0x594>
 8010880:	08013eb0 	.word	0x08013eb0
 8010884:	08013e88 	.word	0x08013e88
 8010888:	3ff00000 	.word	0x3ff00000
 801088c:	40240000 	.word	0x40240000
 8010890:	401c0000 	.word	0x401c0000
 8010894:	40140000 	.word	0x40140000
 8010898:	3fe00000 	.word	0x3fe00000
 801089c:	9d01      	ldr	r5, [sp, #4]
 801089e:	4656      	mov	r6, sl
 80108a0:	465f      	mov	r7, fp
 80108a2:	4642      	mov	r2, r8
 80108a4:	464b      	mov	r3, r9
 80108a6:	4630      	mov	r0, r6
 80108a8:	4639      	mov	r1, r7
 80108aa:	f7ef fff7 	bl	800089c <__aeabi_ddiv>
 80108ae:	f7f0 f97b 	bl	8000ba8 <__aeabi_d2iz>
 80108b2:	4682      	mov	sl, r0
 80108b4:	f7ef fe5e 	bl	8000574 <__aeabi_i2d>
 80108b8:	4642      	mov	r2, r8
 80108ba:	464b      	mov	r3, r9
 80108bc:	f7ef fec4 	bl	8000648 <__aeabi_dmul>
 80108c0:	4602      	mov	r2, r0
 80108c2:	460b      	mov	r3, r1
 80108c4:	4630      	mov	r0, r6
 80108c6:	4639      	mov	r1, r7
 80108c8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80108cc:	f7ef fd04 	bl	80002d8 <__aeabi_dsub>
 80108d0:	f805 6b01 	strb.w	r6, [r5], #1
 80108d4:	9e01      	ldr	r6, [sp, #4]
 80108d6:	9f03      	ldr	r7, [sp, #12]
 80108d8:	1bae      	subs	r6, r5, r6
 80108da:	42b7      	cmp	r7, r6
 80108dc:	4602      	mov	r2, r0
 80108de:	460b      	mov	r3, r1
 80108e0:	d135      	bne.n	801094e <_dtoa_r+0x6e6>
 80108e2:	f7ef fcfb 	bl	80002dc <__adddf3>
 80108e6:	4642      	mov	r2, r8
 80108e8:	464b      	mov	r3, r9
 80108ea:	4606      	mov	r6, r0
 80108ec:	460f      	mov	r7, r1
 80108ee:	f7f0 f93b 	bl	8000b68 <__aeabi_dcmpgt>
 80108f2:	b9d0      	cbnz	r0, 801092a <_dtoa_r+0x6c2>
 80108f4:	4642      	mov	r2, r8
 80108f6:	464b      	mov	r3, r9
 80108f8:	4630      	mov	r0, r6
 80108fa:	4639      	mov	r1, r7
 80108fc:	f7f0 f90c 	bl	8000b18 <__aeabi_dcmpeq>
 8010900:	b110      	cbz	r0, 8010908 <_dtoa_r+0x6a0>
 8010902:	f01a 0f01 	tst.w	sl, #1
 8010906:	d110      	bne.n	801092a <_dtoa_r+0x6c2>
 8010908:	4620      	mov	r0, r4
 801090a:	ee18 1a10 	vmov	r1, s16
 801090e:	f000 fe9d 	bl	801164c <_Bfree>
 8010912:	2300      	movs	r3, #0
 8010914:	9800      	ldr	r0, [sp, #0]
 8010916:	702b      	strb	r3, [r5, #0]
 8010918:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801091a:	3001      	adds	r0, #1
 801091c:	6018      	str	r0, [r3, #0]
 801091e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010920:	2b00      	cmp	r3, #0
 8010922:	f43f acf1 	beq.w	8010308 <_dtoa_r+0xa0>
 8010926:	601d      	str	r5, [r3, #0]
 8010928:	e4ee      	b.n	8010308 <_dtoa_r+0xa0>
 801092a:	9f00      	ldr	r7, [sp, #0]
 801092c:	462b      	mov	r3, r5
 801092e:	461d      	mov	r5, r3
 8010930:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010934:	2a39      	cmp	r2, #57	; 0x39
 8010936:	d106      	bne.n	8010946 <_dtoa_r+0x6de>
 8010938:	9a01      	ldr	r2, [sp, #4]
 801093a:	429a      	cmp	r2, r3
 801093c:	d1f7      	bne.n	801092e <_dtoa_r+0x6c6>
 801093e:	9901      	ldr	r1, [sp, #4]
 8010940:	2230      	movs	r2, #48	; 0x30
 8010942:	3701      	adds	r7, #1
 8010944:	700a      	strb	r2, [r1, #0]
 8010946:	781a      	ldrb	r2, [r3, #0]
 8010948:	3201      	adds	r2, #1
 801094a:	701a      	strb	r2, [r3, #0]
 801094c:	e790      	b.n	8010870 <_dtoa_r+0x608>
 801094e:	4ba6      	ldr	r3, [pc, #664]	; (8010be8 <_dtoa_r+0x980>)
 8010950:	2200      	movs	r2, #0
 8010952:	f7ef fe79 	bl	8000648 <__aeabi_dmul>
 8010956:	2200      	movs	r2, #0
 8010958:	2300      	movs	r3, #0
 801095a:	4606      	mov	r6, r0
 801095c:	460f      	mov	r7, r1
 801095e:	f7f0 f8db 	bl	8000b18 <__aeabi_dcmpeq>
 8010962:	2800      	cmp	r0, #0
 8010964:	d09d      	beq.n	80108a2 <_dtoa_r+0x63a>
 8010966:	e7cf      	b.n	8010908 <_dtoa_r+0x6a0>
 8010968:	9a08      	ldr	r2, [sp, #32]
 801096a:	2a00      	cmp	r2, #0
 801096c:	f000 80d7 	beq.w	8010b1e <_dtoa_r+0x8b6>
 8010970:	9a06      	ldr	r2, [sp, #24]
 8010972:	2a01      	cmp	r2, #1
 8010974:	f300 80ba 	bgt.w	8010aec <_dtoa_r+0x884>
 8010978:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801097a:	2a00      	cmp	r2, #0
 801097c:	f000 80b2 	beq.w	8010ae4 <_dtoa_r+0x87c>
 8010980:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010984:	9e07      	ldr	r6, [sp, #28]
 8010986:	9d04      	ldr	r5, [sp, #16]
 8010988:	9a04      	ldr	r2, [sp, #16]
 801098a:	441a      	add	r2, r3
 801098c:	9204      	str	r2, [sp, #16]
 801098e:	9a05      	ldr	r2, [sp, #20]
 8010990:	2101      	movs	r1, #1
 8010992:	441a      	add	r2, r3
 8010994:	4620      	mov	r0, r4
 8010996:	9205      	str	r2, [sp, #20]
 8010998:	f000 ff5a 	bl	8011850 <__i2b>
 801099c:	4607      	mov	r7, r0
 801099e:	2d00      	cmp	r5, #0
 80109a0:	dd0c      	ble.n	80109bc <_dtoa_r+0x754>
 80109a2:	9b05      	ldr	r3, [sp, #20]
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	dd09      	ble.n	80109bc <_dtoa_r+0x754>
 80109a8:	42ab      	cmp	r3, r5
 80109aa:	9a04      	ldr	r2, [sp, #16]
 80109ac:	bfa8      	it	ge
 80109ae:	462b      	movge	r3, r5
 80109b0:	1ad2      	subs	r2, r2, r3
 80109b2:	9204      	str	r2, [sp, #16]
 80109b4:	9a05      	ldr	r2, [sp, #20]
 80109b6:	1aed      	subs	r5, r5, r3
 80109b8:	1ad3      	subs	r3, r2, r3
 80109ba:	9305      	str	r3, [sp, #20]
 80109bc:	9b07      	ldr	r3, [sp, #28]
 80109be:	b31b      	cbz	r3, 8010a08 <_dtoa_r+0x7a0>
 80109c0:	9b08      	ldr	r3, [sp, #32]
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	f000 80af 	beq.w	8010b26 <_dtoa_r+0x8be>
 80109c8:	2e00      	cmp	r6, #0
 80109ca:	dd13      	ble.n	80109f4 <_dtoa_r+0x78c>
 80109cc:	4639      	mov	r1, r7
 80109ce:	4632      	mov	r2, r6
 80109d0:	4620      	mov	r0, r4
 80109d2:	f000 fffd 	bl	80119d0 <__pow5mult>
 80109d6:	ee18 2a10 	vmov	r2, s16
 80109da:	4601      	mov	r1, r0
 80109dc:	4607      	mov	r7, r0
 80109de:	4620      	mov	r0, r4
 80109e0:	f000 ff4c 	bl	801187c <__multiply>
 80109e4:	ee18 1a10 	vmov	r1, s16
 80109e8:	4680      	mov	r8, r0
 80109ea:	4620      	mov	r0, r4
 80109ec:	f000 fe2e 	bl	801164c <_Bfree>
 80109f0:	ee08 8a10 	vmov	s16, r8
 80109f4:	9b07      	ldr	r3, [sp, #28]
 80109f6:	1b9a      	subs	r2, r3, r6
 80109f8:	d006      	beq.n	8010a08 <_dtoa_r+0x7a0>
 80109fa:	ee18 1a10 	vmov	r1, s16
 80109fe:	4620      	mov	r0, r4
 8010a00:	f000 ffe6 	bl	80119d0 <__pow5mult>
 8010a04:	ee08 0a10 	vmov	s16, r0
 8010a08:	2101      	movs	r1, #1
 8010a0a:	4620      	mov	r0, r4
 8010a0c:	f000 ff20 	bl	8011850 <__i2b>
 8010a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	4606      	mov	r6, r0
 8010a16:	f340 8088 	ble.w	8010b2a <_dtoa_r+0x8c2>
 8010a1a:	461a      	mov	r2, r3
 8010a1c:	4601      	mov	r1, r0
 8010a1e:	4620      	mov	r0, r4
 8010a20:	f000 ffd6 	bl	80119d0 <__pow5mult>
 8010a24:	9b06      	ldr	r3, [sp, #24]
 8010a26:	2b01      	cmp	r3, #1
 8010a28:	4606      	mov	r6, r0
 8010a2a:	f340 8081 	ble.w	8010b30 <_dtoa_r+0x8c8>
 8010a2e:	f04f 0800 	mov.w	r8, #0
 8010a32:	6933      	ldr	r3, [r6, #16]
 8010a34:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010a38:	6918      	ldr	r0, [r3, #16]
 8010a3a:	f000 feb9 	bl	80117b0 <__hi0bits>
 8010a3e:	f1c0 0020 	rsb	r0, r0, #32
 8010a42:	9b05      	ldr	r3, [sp, #20]
 8010a44:	4418      	add	r0, r3
 8010a46:	f010 001f 	ands.w	r0, r0, #31
 8010a4a:	f000 8092 	beq.w	8010b72 <_dtoa_r+0x90a>
 8010a4e:	f1c0 0320 	rsb	r3, r0, #32
 8010a52:	2b04      	cmp	r3, #4
 8010a54:	f340 808a 	ble.w	8010b6c <_dtoa_r+0x904>
 8010a58:	f1c0 001c 	rsb	r0, r0, #28
 8010a5c:	9b04      	ldr	r3, [sp, #16]
 8010a5e:	4403      	add	r3, r0
 8010a60:	9304      	str	r3, [sp, #16]
 8010a62:	9b05      	ldr	r3, [sp, #20]
 8010a64:	4403      	add	r3, r0
 8010a66:	4405      	add	r5, r0
 8010a68:	9305      	str	r3, [sp, #20]
 8010a6a:	9b04      	ldr	r3, [sp, #16]
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	dd07      	ble.n	8010a80 <_dtoa_r+0x818>
 8010a70:	ee18 1a10 	vmov	r1, s16
 8010a74:	461a      	mov	r2, r3
 8010a76:	4620      	mov	r0, r4
 8010a78:	f001 f804 	bl	8011a84 <__lshift>
 8010a7c:	ee08 0a10 	vmov	s16, r0
 8010a80:	9b05      	ldr	r3, [sp, #20]
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	dd05      	ble.n	8010a92 <_dtoa_r+0x82a>
 8010a86:	4631      	mov	r1, r6
 8010a88:	461a      	mov	r2, r3
 8010a8a:	4620      	mov	r0, r4
 8010a8c:	f000 fffa 	bl	8011a84 <__lshift>
 8010a90:	4606      	mov	r6, r0
 8010a92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d06e      	beq.n	8010b76 <_dtoa_r+0x90e>
 8010a98:	ee18 0a10 	vmov	r0, s16
 8010a9c:	4631      	mov	r1, r6
 8010a9e:	f001 f861 	bl	8011b64 <__mcmp>
 8010aa2:	2800      	cmp	r0, #0
 8010aa4:	da67      	bge.n	8010b76 <_dtoa_r+0x90e>
 8010aa6:	9b00      	ldr	r3, [sp, #0]
 8010aa8:	3b01      	subs	r3, #1
 8010aaa:	ee18 1a10 	vmov	r1, s16
 8010aae:	9300      	str	r3, [sp, #0]
 8010ab0:	220a      	movs	r2, #10
 8010ab2:	2300      	movs	r3, #0
 8010ab4:	4620      	mov	r0, r4
 8010ab6:	f000 fdeb 	bl	8011690 <__multadd>
 8010aba:	9b08      	ldr	r3, [sp, #32]
 8010abc:	ee08 0a10 	vmov	s16, r0
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	f000 81b1 	beq.w	8010e28 <_dtoa_r+0xbc0>
 8010ac6:	2300      	movs	r3, #0
 8010ac8:	4639      	mov	r1, r7
 8010aca:	220a      	movs	r2, #10
 8010acc:	4620      	mov	r0, r4
 8010ace:	f000 fddf 	bl	8011690 <__multadd>
 8010ad2:	9b02      	ldr	r3, [sp, #8]
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	4607      	mov	r7, r0
 8010ad8:	f300 808e 	bgt.w	8010bf8 <_dtoa_r+0x990>
 8010adc:	9b06      	ldr	r3, [sp, #24]
 8010ade:	2b02      	cmp	r3, #2
 8010ae0:	dc51      	bgt.n	8010b86 <_dtoa_r+0x91e>
 8010ae2:	e089      	b.n	8010bf8 <_dtoa_r+0x990>
 8010ae4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010ae6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010aea:	e74b      	b.n	8010984 <_dtoa_r+0x71c>
 8010aec:	9b03      	ldr	r3, [sp, #12]
 8010aee:	1e5e      	subs	r6, r3, #1
 8010af0:	9b07      	ldr	r3, [sp, #28]
 8010af2:	42b3      	cmp	r3, r6
 8010af4:	bfbf      	itttt	lt
 8010af6:	9b07      	ldrlt	r3, [sp, #28]
 8010af8:	9607      	strlt	r6, [sp, #28]
 8010afa:	1af2      	sublt	r2, r6, r3
 8010afc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8010afe:	bfb6      	itet	lt
 8010b00:	189b      	addlt	r3, r3, r2
 8010b02:	1b9e      	subge	r6, r3, r6
 8010b04:	930a      	strlt	r3, [sp, #40]	; 0x28
 8010b06:	9b03      	ldr	r3, [sp, #12]
 8010b08:	bfb8      	it	lt
 8010b0a:	2600      	movlt	r6, #0
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	bfb7      	itett	lt
 8010b10:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8010b14:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8010b18:	1a9d      	sublt	r5, r3, r2
 8010b1a:	2300      	movlt	r3, #0
 8010b1c:	e734      	b.n	8010988 <_dtoa_r+0x720>
 8010b1e:	9e07      	ldr	r6, [sp, #28]
 8010b20:	9d04      	ldr	r5, [sp, #16]
 8010b22:	9f08      	ldr	r7, [sp, #32]
 8010b24:	e73b      	b.n	801099e <_dtoa_r+0x736>
 8010b26:	9a07      	ldr	r2, [sp, #28]
 8010b28:	e767      	b.n	80109fa <_dtoa_r+0x792>
 8010b2a:	9b06      	ldr	r3, [sp, #24]
 8010b2c:	2b01      	cmp	r3, #1
 8010b2e:	dc18      	bgt.n	8010b62 <_dtoa_r+0x8fa>
 8010b30:	f1ba 0f00 	cmp.w	sl, #0
 8010b34:	d115      	bne.n	8010b62 <_dtoa_r+0x8fa>
 8010b36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010b3a:	b993      	cbnz	r3, 8010b62 <_dtoa_r+0x8fa>
 8010b3c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010b40:	0d1b      	lsrs	r3, r3, #20
 8010b42:	051b      	lsls	r3, r3, #20
 8010b44:	b183      	cbz	r3, 8010b68 <_dtoa_r+0x900>
 8010b46:	9b04      	ldr	r3, [sp, #16]
 8010b48:	3301      	adds	r3, #1
 8010b4a:	9304      	str	r3, [sp, #16]
 8010b4c:	9b05      	ldr	r3, [sp, #20]
 8010b4e:	3301      	adds	r3, #1
 8010b50:	9305      	str	r3, [sp, #20]
 8010b52:	f04f 0801 	mov.w	r8, #1
 8010b56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	f47f af6a 	bne.w	8010a32 <_dtoa_r+0x7ca>
 8010b5e:	2001      	movs	r0, #1
 8010b60:	e76f      	b.n	8010a42 <_dtoa_r+0x7da>
 8010b62:	f04f 0800 	mov.w	r8, #0
 8010b66:	e7f6      	b.n	8010b56 <_dtoa_r+0x8ee>
 8010b68:	4698      	mov	r8, r3
 8010b6a:	e7f4      	b.n	8010b56 <_dtoa_r+0x8ee>
 8010b6c:	f43f af7d 	beq.w	8010a6a <_dtoa_r+0x802>
 8010b70:	4618      	mov	r0, r3
 8010b72:	301c      	adds	r0, #28
 8010b74:	e772      	b.n	8010a5c <_dtoa_r+0x7f4>
 8010b76:	9b03      	ldr	r3, [sp, #12]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	dc37      	bgt.n	8010bec <_dtoa_r+0x984>
 8010b7c:	9b06      	ldr	r3, [sp, #24]
 8010b7e:	2b02      	cmp	r3, #2
 8010b80:	dd34      	ble.n	8010bec <_dtoa_r+0x984>
 8010b82:	9b03      	ldr	r3, [sp, #12]
 8010b84:	9302      	str	r3, [sp, #8]
 8010b86:	9b02      	ldr	r3, [sp, #8]
 8010b88:	b96b      	cbnz	r3, 8010ba6 <_dtoa_r+0x93e>
 8010b8a:	4631      	mov	r1, r6
 8010b8c:	2205      	movs	r2, #5
 8010b8e:	4620      	mov	r0, r4
 8010b90:	f000 fd7e 	bl	8011690 <__multadd>
 8010b94:	4601      	mov	r1, r0
 8010b96:	4606      	mov	r6, r0
 8010b98:	ee18 0a10 	vmov	r0, s16
 8010b9c:	f000 ffe2 	bl	8011b64 <__mcmp>
 8010ba0:	2800      	cmp	r0, #0
 8010ba2:	f73f adbb 	bgt.w	801071c <_dtoa_r+0x4b4>
 8010ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ba8:	9d01      	ldr	r5, [sp, #4]
 8010baa:	43db      	mvns	r3, r3
 8010bac:	9300      	str	r3, [sp, #0]
 8010bae:	f04f 0800 	mov.w	r8, #0
 8010bb2:	4631      	mov	r1, r6
 8010bb4:	4620      	mov	r0, r4
 8010bb6:	f000 fd49 	bl	801164c <_Bfree>
 8010bba:	2f00      	cmp	r7, #0
 8010bbc:	f43f aea4 	beq.w	8010908 <_dtoa_r+0x6a0>
 8010bc0:	f1b8 0f00 	cmp.w	r8, #0
 8010bc4:	d005      	beq.n	8010bd2 <_dtoa_r+0x96a>
 8010bc6:	45b8      	cmp	r8, r7
 8010bc8:	d003      	beq.n	8010bd2 <_dtoa_r+0x96a>
 8010bca:	4641      	mov	r1, r8
 8010bcc:	4620      	mov	r0, r4
 8010bce:	f000 fd3d 	bl	801164c <_Bfree>
 8010bd2:	4639      	mov	r1, r7
 8010bd4:	4620      	mov	r0, r4
 8010bd6:	f000 fd39 	bl	801164c <_Bfree>
 8010bda:	e695      	b.n	8010908 <_dtoa_r+0x6a0>
 8010bdc:	2600      	movs	r6, #0
 8010bde:	4637      	mov	r7, r6
 8010be0:	e7e1      	b.n	8010ba6 <_dtoa_r+0x93e>
 8010be2:	9700      	str	r7, [sp, #0]
 8010be4:	4637      	mov	r7, r6
 8010be6:	e599      	b.n	801071c <_dtoa_r+0x4b4>
 8010be8:	40240000 	.word	0x40240000
 8010bec:	9b08      	ldr	r3, [sp, #32]
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	f000 80ca 	beq.w	8010d88 <_dtoa_r+0xb20>
 8010bf4:	9b03      	ldr	r3, [sp, #12]
 8010bf6:	9302      	str	r3, [sp, #8]
 8010bf8:	2d00      	cmp	r5, #0
 8010bfa:	dd05      	ble.n	8010c08 <_dtoa_r+0x9a0>
 8010bfc:	4639      	mov	r1, r7
 8010bfe:	462a      	mov	r2, r5
 8010c00:	4620      	mov	r0, r4
 8010c02:	f000 ff3f 	bl	8011a84 <__lshift>
 8010c06:	4607      	mov	r7, r0
 8010c08:	f1b8 0f00 	cmp.w	r8, #0
 8010c0c:	d05b      	beq.n	8010cc6 <_dtoa_r+0xa5e>
 8010c0e:	6879      	ldr	r1, [r7, #4]
 8010c10:	4620      	mov	r0, r4
 8010c12:	f000 fcdb 	bl	80115cc <_Balloc>
 8010c16:	4605      	mov	r5, r0
 8010c18:	b928      	cbnz	r0, 8010c26 <_dtoa_r+0x9be>
 8010c1a:	4b87      	ldr	r3, [pc, #540]	; (8010e38 <_dtoa_r+0xbd0>)
 8010c1c:	4602      	mov	r2, r0
 8010c1e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010c22:	f7ff bb3b 	b.w	801029c <_dtoa_r+0x34>
 8010c26:	693a      	ldr	r2, [r7, #16]
 8010c28:	3202      	adds	r2, #2
 8010c2a:	0092      	lsls	r2, r2, #2
 8010c2c:	f107 010c 	add.w	r1, r7, #12
 8010c30:	300c      	adds	r0, #12
 8010c32:	f000 fcb1 	bl	8011598 <memcpy>
 8010c36:	2201      	movs	r2, #1
 8010c38:	4629      	mov	r1, r5
 8010c3a:	4620      	mov	r0, r4
 8010c3c:	f000 ff22 	bl	8011a84 <__lshift>
 8010c40:	9b01      	ldr	r3, [sp, #4]
 8010c42:	f103 0901 	add.w	r9, r3, #1
 8010c46:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8010c4a:	4413      	add	r3, r2
 8010c4c:	9305      	str	r3, [sp, #20]
 8010c4e:	f00a 0301 	and.w	r3, sl, #1
 8010c52:	46b8      	mov	r8, r7
 8010c54:	9304      	str	r3, [sp, #16]
 8010c56:	4607      	mov	r7, r0
 8010c58:	4631      	mov	r1, r6
 8010c5a:	ee18 0a10 	vmov	r0, s16
 8010c5e:	f7ff fa77 	bl	8010150 <quorem>
 8010c62:	4641      	mov	r1, r8
 8010c64:	9002      	str	r0, [sp, #8]
 8010c66:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010c6a:	ee18 0a10 	vmov	r0, s16
 8010c6e:	f000 ff79 	bl	8011b64 <__mcmp>
 8010c72:	463a      	mov	r2, r7
 8010c74:	9003      	str	r0, [sp, #12]
 8010c76:	4631      	mov	r1, r6
 8010c78:	4620      	mov	r0, r4
 8010c7a:	f000 ff8f 	bl	8011b9c <__mdiff>
 8010c7e:	68c2      	ldr	r2, [r0, #12]
 8010c80:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8010c84:	4605      	mov	r5, r0
 8010c86:	bb02      	cbnz	r2, 8010cca <_dtoa_r+0xa62>
 8010c88:	4601      	mov	r1, r0
 8010c8a:	ee18 0a10 	vmov	r0, s16
 8010c8e:	f000 ff69 	bl	8011b64 <__mcmp>
 8010c92:	4602      	mov	r2, r0
 8010c94:	4629      	mov	r1, r5
 8010c96:	4620      	mov	r0, r4
 8010c98:	9207      	str	r2, [sp, #28]
 8010c9a:	f000 fcd7 	bl	801164c <_Bfree>
 8010c9e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8010ca2:	ea43 0102 	orr.w	r1, r3, r2
 8010ca6:	9b04      	ldr	r3, [sp, #16]
 8010ca8:	430b      	orrs	r3, r1
 8010caa:	464d      	mov	r5, r9
 8010cac:	d10f      	bne.n	8010cce <_dtoa_r+0xa66>
 8010cae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010cb2:	d02a      	beq.n	8010d0a <_dtoa_r+0xaa2>
 8010cb4:	9b03      	ldr	r3, [sp, #12]
 8010cb6:	2b00      	cmp	r3, #0
 8010cb8:	dd02      	ble.n	8010cc0 <_dtoa_r+0xa58>
 8010cba:	9b02      	ldr	r3, [sp, #8]
 8010cbc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8010cc0:	f88b a000 	strb.w	sl, [fp]
 8010cc4:	e775      	b.n	8010bb2 <_dtoa_r+0x94a>
 8010cc6:	4638      	mov	r0, r7
 8010cc8:	e7ba      	b.n	8010c40 <_dtoa_r+0x9d8>
 8010cca:	2201      	movs	r2, #1
 8010ccc:	e7e2      	b.n	8010c94 <_dtoa_r+0xa2c>
 8010cce:	9b03      	ldr	r3, [sp, #12]
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	db04      	blt.n	8010cde <_dtoa_r+0xa76>
 8010cd4:	9906      	ldr	r1, [sp, #24]
 8010cd6:	430b      	orrs	r3, r1
 8010cd8:	9904      	ldr	r1, [sp, #16]
 8010cda:	430b      	orrs	r3, r1
 8010cdc:	d122      	bne.n	8010d24 <_dtoa_r+0xabc>
 8010cde:	2a00      	cmp	r2, #0
 8010ce0:	ddee      	ble.n	8010cc0 <_dtoa_r+0xa58>
 8010ce2:	ee18 1a10 	vmov	r1, s16
 8010ce6:	2201      	movs	r2, #1
 8010ce8:	4620      	mov	r0, r4
 8010cea:	f000 fecb 	bl	8011a84 <__lshift>
 8010cee:	4631      	mov	r1, r6
 8010cf0:	ee08 0a10 	vmov	s16, r0
 8010cf4:	f000 ff36 	bl	8011b64 <__mcmp>
 8010cf8:	2800      	cmp	r0, #0
 8010cfa:	dc03      	bgt.n	8010d04 <_dtoa_r+0xa9c>
 8010cfc:	d1e0      	bne.n	8010cc0 <_dtoa_r+0xa58>
 8010cfe:	f01a 0f01 	tst.w	sl, #1
 8010d02:	d0dd      	beq.n	8010cc0 <_dtoa_r+0xa58>
 8010d04:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010d08:	d1d7      	bne.n	8010cba <_dtoa_r+0xa52>
 8010d0a:	2339      	movs	r3, #57	; 0x39
 8010d0c:	f88b 3000 	strb.w	r3, [fp]
 8010d10:	462b      	mov	r3, r5
 8010d12:	461d      	mov	r5, r3
 8010d14:	3b01      	subs	r3, #1
 8010d16:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8010d1a:	2a39      	cmp	r2, #57	; 0x39
 8010d1c:	d071      	beq.n	8010e02 <_dtoa_r+0xb9a>
 8010d1e:	3201      	adds	r2, #1
 8010d20:	701a      	strb	r2, [r3, #0]
 8010d22:	e746      	b.n	8010bb2 <_dtoa_r+0x94a>
 8010d24:	2a00      	cmp	r2, #0
 8010d26:	dd07      	ble.n	8010d38 <_dtoa_r+0xad0>
 8010d28:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010d2c:	d0ed      	beq.n	8010d0a <_dtoa_r+0xaa2>
 8010d2e:	f10a 0301 	add.w	r3, sl, #1
 8010d32:	f88b 3000 	strb.w	r3, [fp]
 8010d36:	e73c      	b.n	8010bb2 <_dtoa_r+0x94a>
 8010d38:	9b05      	ldr	r3, [sp, #20]
 8010d3a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8010d3e:	4599      	cmp	r9, r3
 8010d40:	d047      	beq.n	8010dd2 <_dtoa_r+0xb6a>
 8010d42:	ee18 1a10 	vmov	r1, s16
 8010d46:	2300      	movs	r3, #0
 8010d48:	220a      	movs	r2, #10
 8010d4a:	4620      	mov	r0, r4
 8010d4c:	f000 fca0 	bl	8011690 <__multadd>
 8010d50:	45b8      	cmp	r8, r7
 8010d52:	ee08 0a10 	vmov	s16, r0
 8010d56:	f04f 0300 	mov.w	r3, #0
 8010d5a:	f04f 020a 	mov.w	r2, #10
 8010d5e:	4641      	mov	r1, r8
 8010d60:	4620      	mov	r0, r4
 8010d62:	d106      	bne.n	8010d72 <_dtoa_r+0xb0a>
 8010d64:	f000 fc94 	bl	8011690 <__multadd>
 8010d68:	4680      	mov	r8, r0
 8010d6a:	4607      	mov	r7, r0
 8010d6c:	f109 0901 	add.w	r9, r9, #1
 8010d70:	e772      	b.n	8010c58 <_dtoa_r+0x9f0>
 8010d72:	f000 fc8d 	bl	8011690 <__multadd>
 8010d76:	4639      	mov	r1, r7
 8010d78:	4680      	mov	r8, r0
 8010d7a:	2300      	movs	r3, #0
 8010d7c:	220a      	movs	r2, #10
 8010d7e:	4620      	mov	r0, r4
 8010d80:	f000 fc86 	bl	8011690 <__multadd>
 8010d84:	4607      	mov	r7, r0
 8010d86:	e7f1      	b.n	8010d6c <_dtoa_r+0xb04>
 8010d88:	9b03      	ldr	r3, [sp, #12]
 8010d8a:	9302      	str	r3, [sp, #8]
 8010d8c:	9d01      	ldr	r5, [sp, #4]
 8010d8e:	ee18 0a10 	vmov	r0, s16
 8010d92:	4631      	mov	r1, r6
 8010d94:	f7ff f9dc 	bl	8010150 <quorem>
 8010d98:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8010d9c:	9b01      	ldr	r3, [sp, #4]
 8010d9e:	f805 ab01 	strb.w	sl, [r5], #1
 8010da2:	1aea      	subs	r2, r5, r3
 8010da4:	9b02      	ldr	r3, [sp, #8]
 8010da6:	4293      	cmp	r3, r2
 8010da8:	dd09      	ble.n	8010dbe <_dtoa_r+0xb56>
 8010daa:	ee18 1a10 	vmov	r1, s16
 8010dae:	2300      	movs	r3, #0
 8010db0:	220a      	movs	r2, #10
 8010db2:	4620      	mov	r0, r4
 8010db4:	f000 fc6c 	bl	8011690 <__multadd>
 8010db8:	ee08 0a10 	vmov	s16, r0
 8010dbc:	e7e7      	b.n	8010d8e <_dtoa_r+0xb26>
 8010dbe:	9b02      	ldr	r3, [sp, #8]
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	bfc8      	it	gt
 8010dc4:	461d      	movgt	r5, r3
 8010dc6:	9b01      	ldr	r3, [sp, #4]
 8010dc8:	bfd8      	it	le
 8010dca:	2501      	movle	r5, #1
 8010dcc:	441d      	add	r5, r3
 8010dce:	f04f 0800 	mov.w	r8, #0
 8010dd2:	ee18 1a10 	vmov	r1, s16
 8010dd6:	2201      	movs	r2, #1
 8010dd8:	4620      	mov	r0, r4
 8010dda:	f000 fe53 	bl	8011a84 <__lshift>
 8010dde:	4631      	mov	r1, r6
 8010de0:	ee08 0a10 	vmov	s16, r0
 8010de4:	f000 febe 	bl	8011b64 <__mcmp>
 8010de8:	2800      	cmp	r0, #0
 8010dea:	dc91      	bgt.n	8010d10 <_dtoa_r+0xaa8>
 8010dec:	d102      	bne.n	8010df4 <_dtoa_r+0xb8c>
 8010dee:	f01a 0f01 	tst.w	sl, #1
 8010df2:	d18d      	bne.n	8010d10 <_dtoa_r+0xaa8>
 8010df4:	462b      	mov	r3, r5
 8010df6:	461d      	mov	r5, r3
 8010df8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010dfc:	2a30      	cmp	r2, #48	; 0x30
 8010dfe:	d0fa      	beq.n	8010df6 <_dtoa_r+0xb8e>
 8010e00:	e6d7      	b.n	8010bb2 <_dtoa_r+0x94a>
 8010e02:	9a01      	ldr	r2, [sp, #4]
 8010e04:	429a      	cmp	r2, r3
 8010e06:	d184      	bne.n	8010d12 <_dtoa_r+0xaaa>
 8010e08:	9b00      	ldr	r3, [sp, #0]
 8010e0a:	3301      	adds	r3, #1
 8010e0c:	9300      	str	r3, [sp, #0]
 8010e0e:	2331      	movs	r3, #49	; 0x31
 8010e10:	7013      	strb	r3, [r2, #0]
 8010e12:	e6ce      	b.n	8010bb2 <_dtoa_r+0x94a>
 8010e14:	4b09      	ldr	r3, [pc, #36]	; (8010e3c <_dtoa_r+0xbd4>)
 8010e16:	f7ff ba95 	b.w	8010344 <_dtoa_r+0xdc>
 8010e1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	f47f aa6e 	bne.w	80102fe <_dtoa_r+0x96>
 8010e22:	4b07      	ldr	r3, [pc, #28]	; (8010e40 <_dtoa_r+0xbd8>)
 8010e24:	f7ff ba8e 	b.w	8010344 <_dtoa_r+0xdc>
 8010e28:	9b02      	ldr	r3, [sp, #8]
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	dcae      	bgt.n	8010d8c <_dtoa_r+0xb24>
 8010e2e:	9b06      	ldr	r3, [sp, #24]
 8010e30:	2b02      	cmp	r3, #2
 8010e32:	f73f aea8 	bgt.w	8010b86 <_dtoa_r+0x91e>
 8010e36:	e7a9      	b.n	8010d8c <_dtoa_r+0xb24>
 8010e38:	08013d9d 	.word	0x08013d9d
 8010e3c:	08013b0c 	.word	0x08013b0c
 8010e40:	08013d35 	.word	0x08013d35

08010e44 <fiprintf>:
 8010e44:	b40e      	push	{r1, r2, r3}
 8010e46:	b503      	push	{r0, r1, lr}
 8010e48:	4601      	mov	r1, r0
 8010e4a:	ab03      	add	r3, sp, #12
 8010e4c:	4805      	ldr	r0, [pc, #20]	; (8010e64 <fiprintf+0x20>)
 8010e4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e52:	6800      	ldr	r0, [r0, #0]
 8010e54:	9301      	str	r3, [sp, #4]
 8010e56:	f001 fa15 	bl	8012284 <_vfiprintf_r>
 8010e5a:	b002      	add	sp, #8
 8010e5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010e60:	b003      	add	sp, #12
 8010e62:	4770      	bx	lr
 8010e64:	20000278 	.word	0x20000278

08010e68 <rshift>:
 8010e68:	6903      	ldr	r3, [r0, #16]
 8010e6a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010e6e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010e72:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010e76:	f100 0414 	add.w	r4, r0, #20
 8010e7a:	dd45      	ble.n	8010f08 <rshift+0xa0>
 8010e7c:	f011 011f 	ands.w	r1, r1, #31
 8010e80:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010e84:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010e88:	d10c      	bne.n	8010ea4 <rshift+0x3c>
 8010e8a:	f100 0710 	add.w	r7, r0, #16
 8010e8e:	4629      	mov	r1, r5
 8010e90:	42b1      	cmp	r1, r6
 8010e92:	d334      	bcc.n	8010efe <rshift+0x96>
 8010e94:	1a9b      	subs	r3, r3, r2
 8010e96:	009b      	lsls	r3, r3, #2
 8010e98:	1eea      	subs	r2, r5, #3
 8010e9a:	4296      	cmp	r6, r2
 8010e9c:	bf38      	it	cc
 8010e9e:	2300      	movcc	r3, #0
 8010ea0:	4423      	add	r3, r4
 8010ea2:	e015      	b.n	8010ed0 <rshift+0x68>
 8010ea4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010ea8:	f1c1 0820 	rsb	r8, r1, #32
 8010eac:	40cf      	lsrs	r7, r1
 8010eae:	f105 0e04 	add.w	lr, r5, #4
 8010eb2:	46a1      	mov	r9, r4
 8010eb4:	4576      	cmp	r6, lr
 8010eb6:	46f4      	mov	ip, lr
 8010eb8:	d815      	bhi.n	8010ee6 <rshift+0x7e>
 8010eba:	1a9a      	subs	r2, r3, r2
 8010ebc:	0092      	lsls	r2, r2, #2
 8010ebe:	3a04      	subs	r2, #4
 8010ec0:	3501      	adds	r5, #1
 8010ec2:	42ae      	cmp	r6, r5
 8010ec4:	bf38      	it	cc
 8010ec6:	2200      	movcc	r2, #0
 8010ec8:	18a3      	adds	r3, r4, r2
 8010eca:	50a7      	str	r7, [r4, r2]
 8010ecc:	b107      	cbz	r7, 8010ed0 <rshift+0x68>
 8010ece:	3304      	adds	r3, #4
 8010ed0:	1b1a      	subs	r2, r3, r4
 8010ed2:	42a3      	cmp	r3, r4
 8010ed4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010ed8:	bf08      	it	eq
 8010eda:	2300      	moveq	r3, #0
 8010edc:	6102      	str	r2, [r0, #16]
 8010ede:	bf08      	it	eq
 8010ee0:	6143      	streq	r3, [r0, #20]
 8010ee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010ee6:	f8dc c000 	ldr.w	ip, [ip]
 8010eea:	fa0c fc08 	lsl.w	ip, ip, r8
 8010eee:	ea4c 0707 	orr.w	r7, ip, r7
 8010ef2:	f849 7b04 	str.w	r7, [r9], #4
 8010ef6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010efa:	40cf      	lsrs	r7, r1
 8010efc:	e7da      	b.n	8010eb4 <rshift+0x4c>
 8010efe:	f851 cb04 	ldr.w	ip, [r1], #4
 8010f02:	f847 cf04 	str.w	ip, [r7, #4]!
 8010f06:	e7c3      	b.n	8010e90 <rshift+0x28>
 8010f08:	4623      	mov	r3, r4
 8010f0a:	e7e1      	b.n	8010ed0 <rshift+0x68>

08010f0c <__hexdig_fun>:
 8010f0c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8010f10:	2b09      	cmp	r3, #9
 8010f12:	d802      	bhi.n	8010f1a <__hexdig_fun+0xe>
 8010f14:	3820      	subs	r0, #32
 8010f16:	b2c0      	uxtb	r0, r0
 8010f18:	4770      	bx	lr
 8010f1a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010f1e:	2b05      	cmp	r3, #5
 8010f20:	d801      	bhi.n	8010f26 <__hexdig_fun+0x1a>
 8010f22:	3847      	subs	r0, #71	; 0x47
 8010f24:	e7f7      	b.n	8010f16 <__hexdig_fun+0xa>
 8010f26:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010f2a:	2b05      	cmp	r3, #5
 8010f2c:	d801      	bhi.n	8010f32 <__hexdig_fun+0x26>
 8010f2e:	3827      	subs	r0, #39	; 0x27
 8010f30:	e7f1      	b.n	8010f16 <__hexdig_fun+0xa>
 8010f32:	2000      	movs	r0, #0
 8010f34:	4770      	bx	lr
	...

08010f38 <__gethex>:
 8010f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f3c:	ed2d 8b02 	vpush	{d8}
 8010f40:	b089      	sub	sp, #36	; 0x24
 8010f42:	ee08 0a10 	vmov	s16, r0
 8010f46:	9304      	str	r3, [sp, #16]
 8010f48:	4bb4      	ldr	r3, [pc, #720]	; (801121c <__gethex+0x2e4>)
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	9301      	str	r3, [sp, #4]
 8010f4e:	4618      	mov	r0, r3
 8010f50:	468b      	mov	fp, r1
 8010f52:	4690      	mov	r8, r2
 8010f54:	f7ef f964 	bl	8000220 <strlen>
 8010f58:	9b01      	ldr	r3, [sp, #4]
 8010f5a:	f8db 2000 	ldr.w	r2, [fp]
 8010f5e:	4403      	add	r3, r0
 8010f60:	4682      	mov	sl, r0
 8010f62:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010f66:	9305      	str	r3, [sp, #20]
 8010f68:	1c93      	adds	r3, r2, #2
 8010f6a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8010f6e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010f72:	32fe      	adds	r2, #254	; 0xfe
 8010f74:	18d1      	adds	r1, r2, r3
 8010f76:	461f      	mov	r7, r3
 8010f78:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010f7c:	9100      	str	r1, [sp, #0]
 8010f7e:	2830      	cmp	r0, #48	; 0x30
 8010f80:	d0f8      	beq.n	8010f74 <__gethex+0x3c>
 8010f82:	f7ff ffc3 	bl	8010f0c <__hexdig_fun>
 8010f86:	4604      	mov	r4, r0
 8010f88:	2800      	cmp	r0, #0
 8010f8a:	d13a      	bne.n	8011002 <__gethex+0xca>
 8010f8c:	9901      	ldr	r1, [sp, #4]
 8010f8e:	4652      	mov	r2, sl
 8010f90:	4638      	mov	r0, r7
 8010f92:	f001 fab1 	bl	80124f8 <strncmp>
 8010f96:	4605      	mov	r5, r0
 8010f98:	2800      	cmp	r0, #0
 8010f9a:	d168      	bne.n	801106e <__gethex+0x136>
 8010f9c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8010fa0:	eb07 060a 	add.w	r6, r7, sl
 8010fa4:	f7ff ffb2 	bl	8010f0c <__hexdig_fun>
 8010fa8:	2800      	cmp	r0, #0
 8010faa:	d062      	beq.n	8011072 <__gethex+0x13a>
 8010fac:	4633      	mov	r3, r6
 8010fae:	7818      	ldrb	r0, [r3, #0]
 8010fb0:	2830      	cmp	r0, #48	; 0x30
 8010fb2:	461f      	mov	r7, r3
 8010fb4:	f103 0301 	add.w	r3, r3, #1
 8010fb8:	d0f9      	beq.n	8010fae <__gethex+0x76>
 8010fba:	f7ff ffa7 	bl	8010f0c <__hexdig_fun>
 8010fbe:	2301      	movs	r3, #1
 8010fc0:	fab0 f480 	clz	r4, r0
 8010fc4:	0964      	lsrs	r4, r4, #5
 8010fc6:	4635      	mov	r5, r6
 8010fc8:	9300      	str	r3, [sp, #0]
 8010fca:	463a      	mov	r2, r7
 8010fcc:	4616      	mov	r6, r2
 8010fce:	3201      	adds	r2, #1
 8010fd0:	7830      	ldrb	r0, [r6, #0]
 8010fd2:	f7ff ff9b 	bl	8010f0c <__hexdig_fun>
 8010fd6:	2800      	cmp	r0, #0
 8010fd8:	d1f8      	bne.n	8010fcc <__gethex+0x94>
 8010fda:	9901      	ldr	r1, [sp, #4]
 8010fdc:	4652      	mov	r2, sl
 8010fde:	4630      	mov	r0, r6
 8010fe0:	f001 fa8a 	bl	80124f8 <strncmp>
 8010fe4:	b980      	cbnz	r0, 8011008 <__gethex+0xd0>
 8010fe6:	b94d      	cbnz	r5, 8010ffc <__gethex+0xc4>
 8010fe8:	eb06 050a 	add.w	r5, r6, sl
 8010fec:	462a      	mov	r2, r5
 8010fee:	4616      	mov	r6, r2
 8010ff0:	3201      	adds	r2, #1
 8010ff2:	7830      	ldrb	r0, [r6, #0]
 8010ff4:	f7ff ff8a 	bl	8010f0c <__hexdig_fun>
 8010ff8:	2800      	cmp	r0, #0
 8010ffa:	d1f8      	bne.n	8010fee <__gethex+0xb6>
 8010ffc:	1bad      	subs	r5, r5, r6
 8010ffe:	00ad      	lsls	r5, r5, #2
 8011000:	e004      	b.n	801100c <__gethex+0xd4>
 8011002:	2400      	movs	r4, #0
 8011004:	4625      	mov	r5, r4
 8011006:	e7e0      	b.n	8010fca <__gethex+0x92>
 8011008:	2d00      	cmp	r5, #0
 801100a:	d1f7      	bne.n	8010ffc <__gethex+0xc4>
 801100c:	7833      	ldrb	r3, [r6, #0]
 801100e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011012:	2b50      	cmp	r3, #80	; 0x50
 8011014:	d13b      	bne.n	801108e <__gethex+0x156>
 8011016:	7873      	ldrb	r3, [r6, #1]
 8011018:	2b2b      	cmp	r3, #43	; 0x2b
 801101a:	d02c      	beq.n	8011076 <__gethex+0x13e>
 801101c:	2b2d      	cmp	r3, #45	; 0x2d
 801101e:	d02e      	beq.n	801107e <__gethex+0x146>
 8011020:	1c71      	adds	r1, r6, #1
 8011022:	f04f 0900 	mov.w	r9, #0
 8011026:	7808      	ldrb	r0, [r1, #0]
 8011028:	f7ff ff70 	bl	8010f0c <__hexdig_fun>
 801102c:	1e43      	subs	r3, r0, #1
 801102e:	b2db      	uxtb	r3, r3
 8011030:	2b18      	cmp	r3, #24
 8011032:	d82c      	bhi.n	801108e <__gethex+0x156>
 8011034:	f1a0 0210 	sub.w	r2, r0, #16
 8011038:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801103c:	f7ff ff66 	bl	8010f0c <__hexdig_fun>
 8011040:	1e43      	subs	r3, r0, #1
 8011042:	b2db      	uxtb	r3, r3
 8011044:	2b18      	cmp	r3, #24
 8011046:	d91d      	bls.n	8011084 <__gethex+0x14c>
 8011048:	f1b9 0f00 	cmp.w	r9, #0
 801104c:	d000      	beq.n	8011050 <__gethex+0x118>
 801104e:	4252      	negs	r2, r2
 8011050:	4415      	add	r5, r2
 8011052:	f8cb 1000 	str.w	r1, [fp]
 8011056:	b1e4      	cbz	r4, 8011092 <__gethex+0x15a>
 8011058:	9b00      	ldr	r3, [sp, #0]
 801105a:	2b00      	cmp	r3, #0
 801105c:	bf14      	ite	ne
 801105e:	2700      	movne	r7, #0
 8011060:	2706      	moveq	r7, #6
 8011062:	4638      	mov	r0, r7
 8011064:	b009      	add	sp, #36	; 0x24
 8011066:	ecbd 8b02 	vpop	{d8}
 801106a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801106e:	463e      	mov	r6, r7
 8011070:	4625      	mov	r5, r4
 8011072:	2401      	movs	r4, #1
 8011074:	e7ca      	b.n	801100c <__gethex+0xd4>
 8011076:	f04f 0900 	mov.w	r9, #0
 801107a:	1cb1      	adds	r1, r6, #2
 801107c:	e7d3      	b.n	8011026 <__gethex+0xee>
 801107e:	f04f 0901 	mov.w	r9, #1
 8011082:	e7fa      	b.n	801107a <__gethex+0x142>
 8011084:	230a      	movs	r3, #10
 8011086:	fb03 0202 	mla	r2, r3, r2, r0
 801108a:	3a10      	subs	r2, #16
 801108c:	e7d4      	b.n	8011038 <__gethex+0x100>
 801108e:	4631      	mov	r1, r6
 8011090:	e7df      	b.n	8011052 <__gethex+0x11a>
 8011092:	1bf3      	subs	r3, r6, r7
 8011094:	3b01      	subs	r3, #1
 8011096:	4621      	mov	r1, r4
 8011098:	2b07      	cmp	r3, #7
 801109a:	dc0b      	bgt.n	80110b4 <__gethex+0x17c>
 801109c:	ee18 0a10 	vmov	r0, s16
 80110a0:	f000 fa94 	bl	80115cc <_Balloc>
 80110a4:	4604      	mov	r4, r0
 80110a6:	b940      	cbnz	r0, 80110ba <__gethex+0x182>
 80110a8:	4b5d      	ldr	r3, [pc, #372]	; (8011220 <__gethex+0x2e8>)
 80110aa:	4602      	mov	r2, r0
 80110ac:	21de      	movs	r1, #222	; 0xde
 80110ae:	485d      	ldr	r0, [pc, #372]	; (8011224 <__gethex+0x2ec>)
 80110b0:	f7ff f830 	bl	8010114 <__assert_func>
 80110b4:	3101      	adds	r1, #1
 80110b6:	105b      	asrs	r3, r3, #1
 80110b8:	e7ee      	b.n	8011098 <__gethex+0x160>
 80110ba:	f100 0914 	add.w	r9, r0, #20
 80110be:	f04f 0b00 	mov.w	fp, #0
 80110c2:	f1ca 0301 	rsb	r3, sl, #1
 80110c6:	f8cd 9008 	str.w	r9, [sp, #8]
 80110ca:	f8cd b000 	str.w	fp, [sp]
 80110ce:	9306      	str	r3, [sp, #24]
 80110d0:	42b7      	cmp	r7, r6
 80110d2:	d340      	bcc.n	8011156 <__gethex+0x21e>
 80110d4:	9802      	ldr	r0, [sp, #8]
 80110d6:	9b00      	ldr	r3, [sp, #0]
 80110d8:	f840 3b04 	str.w	r3, [r0], #4
 80110dc:	eba0 0009 	sub.w	r0, r0, r9
 80110e0:	1080      	asrs	r0, r0, #2
 80110e2:	0146      	lsls	r6, r0, #5
 80110e4:	6120      	str	r0, [r4, #16]
 80110e6:	4618      	mov	r0, r3
 80110e8:	f000 fb62 	bl	80117b0 <__hi0bits>
 80110ec:	1a30      	subs	r0, r6, r0
 80110ee:	f8d8 6000 	ldr.w	r6, [r8]
 80110f2:	42b0      	cmp	r0, r6
 80110f4:	dd63      	ble.n	80111be <__gethex+0x286>
 80110f6:	1b87      	subs	r7, r0, r6
 80110f8:	4639      	mov	r1, r7
 80110fa:	4620      	mov	r0, r4
 80110fc:	f000 ff06 	bl	8011f0c <__any_on>
 8011100:	4682      	mov	sl, r0
 8011102:	b1a8      	cbz	r0, 8011130 <__gethex+0x1f8>
 8011104:	1e7b      	subs	r3, r7, #1
 8011106:	1159      	asrs	r1, r3, #5
 8011108:	f003 021f 	and.w	r2, r3, #31
 801110c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8011110:	f04f 0a01 	mov.w	sl, #1
 8011114:	fa0a f202 	lsl.w	r2, sl, r2
 8011118:	420a      	tst	r2, r1
 801111a:	d009      	beq.n	8011130 <__gethex+0x1f8>
 801111c:	4553      	cmp	r3, sl
 801111e:	dd05      	ble.n	801112c <__gethex+0x1f4>
 8011120:	1eb9      	subs	r1, r7, #2
 8011122:	4620      	mov	r0, r4
 8011124:	f000 fef2 	bl	8011f0c <__any_on>
 8011128:	2800      	cmp	r0, #0
 801112a:	d145      	bne.n	80111b8 <__gethex+0x280>
 801112c:	f04f 0a02 	mov.w	sl, #2
 8011130:	4639      	mov	r1, r7
 8011132:	4620      	mov	r0, r4
 8011134:	f7ff fe98 	bl	8010e68 <rshift>
 8011138:	443d      	add	r5, r7
 801113a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801113e:	42ab      	cmp	r3, r5
 8011140:	da4c      	bge.n	80111dc <__gethex+0x2a4>
 8011142:	ee18 0a10 	vmov	r0, s16
 8011146:	4621      	mov	r1, r4
 8011148:	f000 fa80 	bl	801164c <_Bfree>
 801114c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801114e:	2300      	movs	r3, #0
 8011150:	6013      	str	r3, [r2, #0]
 8011152:	27a3      	movs	r7, #163	; 0xa3
 8011154:	e785      	b.n	8011062 <__gethex+0x12a>
 8011156:	1e73      	subs	r3, r6, #1
 8011158:	9a05      	ldr	r2, [sp, #20]
 801115a:	9303      	str	r3, [sp, #12]
 801115c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011160:	4293      	cmp	r3, r2
 8011162:	d019      	beq.n	8011198 <__gethex+0x260>
 8011164:	f1bb 0f20 	cmp.w	fp, #32
 8011168:	d107      	bne.n	801117a <__gethex+0x242>
 801116a:	9b02      	ldr	r3, [sp, #8]
 801116c:	9a00      	ldr	r2, [sp, #0]
 801116e:	f843 2b04 	str.w	r2, [r3], #4
 8011172:	9302      	str	r3, [sp, #8]
 8011174:	2300      	movs	r3, #0
 8011176:	9300      	str	r3, [sp, #0]
 8011178:	469b      	mov	fp, r3
 801117a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801117e:	f7ff fec5 	bl	8010f0c <__hexdig_fun>
 8011182:	9b00      	ldr	r3, [sp, #0]
 8011184:	f000 000f 	and.w	r0, r0, #15
 8011188:	fa00 f00b 	lsl.w	r0, r0, fp
 801118c:	4303      	orrs	r3, r0
 801118e:	9300      	str	r3, [sp, #0]
 8011190:	f10b 0b04 	add.w	fp, fp, #4
 8011194:	9b03      	ldr	r3, [sp, #12]
 8011196:	e00d      	b.n	80111b4 <__gethex+0x27c>
 8011198:	9b03      	ldr	r3, [sp, #12]
 801119a:	9a06      	ldr	r2, [sp, #24]
 801119c:	4413      	add	r3, r2
 801119e:	42bb      	cmp	r3, r7
 80111a0:	d3e0      	bcc.n	8011164 <__gethex+0x22c>
 80111a2:	4618      	mov	r0, r3
 80111a4:	9901      	ldr	r1, [sp, #4]
 80111a6:	9307      	str	r3, [sp, #28]
 80111a8:	4652      	mov	r2, sl
 80111aa:	f001 f9a5 	bl	80124f8 <strncmp>
 80111ae:	9b07      	ldr	r3, [sp, #28]
 80111b0:	2800      	cmp	r0, #0
 80111b2:	d1d7      	bne.n	8011164 <__gethex+0x22c>
 80111b4:	461e      	mov	r6, r3
 80111b6:	e78b      	b.n	80110d0 <__gethex+0x198>
 80111b8:	f04f 0a03 	mov.w	sl, #3
 80111bc:	e7b8      	b.n	8011130 <__gethex+0x1f8>
 80111be:	da0a      	bge.n	80111d6 <__gethex+0x29e>
 80111c0:	1a37      	subs	r7, r6, r0
 80111c2:	4621      	mov	r1, r4
 80111c4:	ee18 0a10 	vmov	r0, s16
 80111c8:	463a      	mov	r2, r7
 80111ca:	f000 fc5b 	bl	8011a84 <__lshift>
 80111ce:	1bed      	subs	r5, r5, r7
 80111d0:	4604      	mov	r4, r0
 80111d2:	f100 0914 	add.w	r9, r0, #20
 80111d6:	f04f 0a00 	mov.w	sl, #0
 80111da:	e7ae      	b.n	801113a <__gethex+0x202>
 80111dc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80111e0:	42a8      	cmp	r0, r5
 80111e2:	dd72      	ble.n	80112ca <__gethex+0x392>
 80111e4:	1b45      	subs	r5, r0, r5
 80111e6:	42ae      	cmp	r6, r5
 80111e8:	dc36      	bgt.n	8011258 <__gethex+0x320>
 80111ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80111ee:	2b02      	cmp	r3, #2
 80111f0:	d02a      	beq.n	8011248 <__gethex+0x310>
 80111f2:	2b03      	cmp	r3, #3
 80111f4:	d02c      	beq.n	8011250 <__gethex+0x318>
 80111f6:	2b01      	cmp	r3, #1
 80111f8:	d11c      	bne.n	8011234 <__gethex+0x2fc>
 80111fa:	42ae      	cmp	r6, r5
 80111fc:	d11a      	bne.n	8011234 <__gethex+0x2fc>
 80111fe:	2e01      	cmp	r6, #1
 8011200:	d112      	bne.n	8011228 <__gethex+0x2f0>
 8011202:	9a04      	ldr	r2, [sp, #16]
 8011204:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011208:	6013      	str	r3, [r2, #0]
 801120a:	2301      	movs	r3, #1
 801120c:	6123      	str	r3, [r4, #16]
 801120e:	f8c9 3000 	str.w	r3, [r9]
 8011212:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011214:	2762      	movs	r7, #98	; 0x62
 8011216:	601c      	str	r4, [r3, #0]
 8011218:	e723      	b.n	8011062 <__gethex+0x12a>
 801121a:	bf00      	nop
 801121c:	08013e14 	.word	0x08013e14
 8011220:	08013d9d 	.word	0x08013d9d
 8011224:	08013dae 	.word	0x08013dae
 8011228:	1e71      	subs	r1, r6, #1
 801122a:	4620      	mov	r0, r4
 801122c:	f000 fe6e 	bl	8011f0c <__any_on>
 8011230:	2800      	cmp	r0, #0
 8011232:	d1e6      	bne.n	8011202 <__gethex+0x2ca>
 8011234:	ee18 0a10 	vmov	r0, s16
 8011238:	4621      	mov	r1, r4
 801123a:	f000 fa07 	bl	801164c <_Bfree>
 801123e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011240:	2300      	movs	r3, #0
 8011242:	6013      	str	r3, [r2, #0]
 8011244:	2750      	movs	r7, #80	; 0x50
 8011246:	e70c      	b.n	8011062 <__gethex+0x12a>
 8011248:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801124a:	2b00      	cmp	r3, #0
 801124c:	d1f2      	bne.n	8011234 <__gethex+0x2fc>
 801124e:	e7d8      	b.n	8011202 <__gethex+0x2ca>
 8011250:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011252:	2b00      	cmp	r3, #0
 8011254:	d1d5      	bne.n	8011202 <__gethex+0x2ca>
 8011256:	e7ed      	b.n	8011234 <__gethex+0x2fc>
 8011258:	1e6f      	subs	r7, r5, #1
 801125a:	f1ba 0f00 	cmp.w	sl, #0
 801125e:	d131      	bne.n	80112c4 <__gethex+0x38c>
 8011260:	b127      	cbz	r7, 801126c <__gethex+0x334>
 8011262:	4639      	mov	r1, r7
 8011264:	4620      	mov	r0, r4
 8011266:	f000 fe51 	bl	8011f0c <__any_on>
 801126a:	4682      	mov	sl, r0
 801126c:	117b      	asrs	r3, r7, #5
 801126e:	2101      	movs	r1, #1
 8011270:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8011274:	f007 071f 	and.w	r7, r7, #31
 8011278:	fa01 f707 	lsl.w	r7, r1, r7
 801127c:	421f      	tst	r7, r3
 801127e:	4629      	mov	r1, r5
 8011280:	4620      	mov	r0, r4
 8011282:	bf18      	it	ne
 8011284:	f04a 0a02 	orrne.w	sl, sl, #2
 8011288:	1b76      	subs	r6, r6, r5
 801128a:	f7ff fded 	bl	8010e68 <rshift>
 801128e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011292:	2702      	movs	r7, #2
 8011294:	f1ba 0f00 	cmp.w	sl, #0
 8011298:	d048      	beq.n	801132c <__gethex+0x3f4>
 801129a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801129e:	2b02      	cmp	r3, #2
 80112a0:	d015      	beq.n	80112ce <__gethex+0x396>
 80112a2:	2b03      	cmp	r3, #3
 80112a4:	d017      	beq.n	80112d6 <__gethex+0x39e>
 80112a6:	2b01      	cmp	r3, #1
 80112a8:	d109      	bne.n	80112be <__gethex+0x386>
 80112aa:	f01a 0f02 	tst.w	sl, #2
 80112ae:	d006      	beq.n	80112be <__gethex+0x386>
 80112b0:	f8d9 0000 	ldr.w	r0, [r9]
 80112b4:	ea4a 0a00 	orr.w	sl, sl, r0
 80112b8:	f01a 0f01 	tst.w	sl, #1
 80112bc:	d10e      	bne.n	80112dc <__gethex+0x3a4>
 80112be:	f047 0710 	orr.w	r7, r7, #16
 80112c2:	e033      	b.n	801132c <__gethex+0x3f4>
 80112c4:	f04f 0a01 	mov.w	sl, #1
 80112c8:	e7d0      	b.n	801126c <__gethex+0x334>
 80112ca:	2701      	movs	r7, #1
 80112cc:	e7e2      	b.n	8011294 <__gethex+0x35c>
 80112ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80112d0:	f1c3 0301 	rsb	r3, r3, #1
 80112d4:	9315      	str	r3, [sp, #84]	; 0x54
 80112d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d0f0      	beq.n	80112be <__gethex+0x386>
 80112dc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80112e0:	f104 0314 	add.w	r3, r4, #20
 80112e4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80112e8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80112ec:	f04f 0c00 	mov.w	ip, #0
 80112f0:	4618      	mov	r0, r3
 80112f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80112f6:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80112fa:	d01c      	beq.n	8011336 <__gethex+0x3fe>
 80112fc:	3201      	adds	r2, #1
 80112fe:	6002      	str	r2, [r0, #0]
 8011300:	2f02      	cmp	r7, #2
 8011302:	f104 0314 	add.w	r3, r4, #20
 8011306:	d13f      	bne.n	8011388 <__gethex+0x450>
 8011308:	f8d8 2000 	ldr.w	r2, [r8]
 801130c:	3a01      	subs	r2, #1
 801130e:	42b2      	cmp	r2, r6
 8011310:	d10a      	bne.n	8011328 <__gethex+0x3f0>
 8011312:	1171      	asrs	r1, r6, #5
 8011314:	2201      	movs	r2, #1
 8011316:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801131a:	f006 061f 	and.w	r6, r6, #31
 801131e:	fa02 f606 	lsl.w	r6, r2, r6
 8011322:	421e      	tst	r6, r3
 8011324:	bf18      	it	ne
 8011326:	4617      	movne	r7, r2
 8011328:	f047 0720 	orr.w	r7, r7, #32
 801132c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801132e:	601c      	str	r4, [r3, #0]
 8011330:	9b04      	ldr	r3, [sp, #16]
 8011332:	601d      	str	r5, [r3, #0]
 8011334:	e695      	b.n	8011062 <__gethex+0x12a>
 8011336:	4299      	cmp	r1, r3
 8011338:	f843 cc04 	str.w	ip, [r3, #-4]
 801133c:	d8d8      	bhi.n	80112f0 <__gethex+0x3b8>
 801133e:	68a3      	ldr	r3, [r4, #8]
 8011340:	459b      	cmp	fp, r3
 8011342:	db19      	blt.n	8011378 <__gethex+0x440>
 8011344:	6861      	ldr	r1, [r4, #4]
 8011346:	ee18 0a10 	vmov	r0, s16
 801134a:	3101      	adds	r1, #1
 801134c:	f000 f93e 	bl	80115cc <_Balloc>
 8011350:	4681      	mov	r9, r0
 8011352:	b918      	cbnz	r0, 801135c <__gethex+0x424>
 8011354:	4b1a      	ldr	r3, [pc, #104]	; (80113c0 <__gethex+0x488>)
 8011356:	4602      	mov	r2, r0
 8011358:	2184      	movs	r1, #132	; 0x84
 801135a:	e6a8      	b.n	80110ae <__gethex+0x176>
 801135c:	6922      	ldr	r2, [r4, #16]
 801135e:	3202      	adds	r2, #2
 8011360:	f104 010c 	add.w	r1, r4, #12
 8011364:	0092      	lsls	r2, r2, #2
 8011366:	300c      	adds	r0, #12
 8011368:	f000 f916 	bl	8011598 <memcpy>
 801136c:	4621      	mov	r1, r4
 801136e:	ee18 0a10 	vmov	r0, s16
 8011372:	f000 f96b 	bl	801164c <_Bfree>
 8011376:	464c      	mov	r4, r9
 8011378:	6923      	ldr	r3, [r4, #16]
 801137a:	1c5a      	adds	r2, r3, #1
 801137c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011380:	6122      	str	r2, [r4, #16]
 8011382:	2201      	movs	r2, #1
 8011384:	615a      	str	r2, [r3, #20]
 8011386:	e7bb      	b.n	8011300 <__gethex+0x3c8>
 8011388:	6922      	ldr	r2, [r4, #16]
 801138a:	455a      	cmp	r2, fp
 801138c:	dd0b      	ble.n	80113a6 <__gethex+0x46e>
 801138e:	2101      	movs	r1, #1
 8011390:	4620      	mov	r0, r4
 8011392:	f7ff fd69 	bl	8010e68 <rshift>
 8011396:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801139a:	3501      	adds	r5, #1
 801139c:	42ab      	cmp	r3, r5
 801139e:	f6ff aed0 	blt.w	8011142 <__gethex+0x20a>
 80113a2:	2701      	movs	r7, #1
 80113a4:	e7c0      	b.n	8011328 <__gethex+0x3f0>
 80113a6:	f016 061f 	ands.w	r6, r6, #31
 80113aa:	d0fa      	beq.n	80113a2 <__gethex+0x46a>
 80113ac:	4453      	add	r3, sl
 80113ae:	f1c6 0620 	rsb	r6, r6, #32
 80113b2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80113b6:	f000 f9fb 	bl	80117b0 <__hi0bits>
 80113ba:	42b0      	cmp	r0, r6
 80113bc:	dbe7      	blt.n	801138e <__gethex+0x456>
 80113be:	e7f0      	b.n	80113a2 <__gethex+0x46a>
 80113c0:	08013d9d 	.word	0x08013d9d

080113c4 <L_shift>:
 80113c4:	f1c2 0208 	rsb	r2, r2, #8
 80113c8:	0092      	lsls	r2, r2, #2
 80113ca:	b570      	push	{r4, r5, r6, lr}
 80113cc:	f1c2 0620 	rsb	r6, r2, #32
 80113d0:	6843      	ldr	r3, [r0, #4]
 80113d2:	6804      	ldr	r4, [r0, #0]
 80113d4:	fa03 f506 	lsl.w	r5, r3, r6
 80113d8:	432c      	orrs	r4, r5
 80113da:	40d3      	lsrs	r3, r2
 80113dc:	6004      	str	r4, [r0, #0]
 80113de:	f840 3f04 	str.w	r3, [r0, #4]!
 80113e2:	4288      	cmp	r0, r1
 80113e4:	d3f4      	bcc.n	80113d0 <L_shift+0xc>
 80113e6:	bd70      	pop	{r4, r5, r6, pc}

080113e8 <__match>:
 80113e8:	b530      	push	{r4, r5, lr}
 80113ea:	6803      	ldr	r3, [r0, #0]
 80113ec:	3301      	adds	r3, #1
 80113ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80113f2:	b914      	cbnz	r4, 80113fa <__match+0x12>
 80113f4:	6003      	str	r3, [r0, #0]
 80113f6:	2001      	movs	r0, #1
 80113f8:	bd30      	pop	{r4, r5, pc}
 80113fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80113fe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011402:	2d19      	cmp	r5, #25
 8011404:	bf98      	it	ls
 8011406:	3220      	addls	r2, #32
 8011408:	42a2      	cmp	r2, r4
 801140a:	d0f0      	beq.n	80113ee <__match+0x6>
 801140c:	2000      	movs	r0, #0
 801140e:	e7f3      	b.n	80113f8 <__match+0x10>

08011410 <__hexnan>:
 8011410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011414:	680b      	ldr	r3, [r1, #0]
 8011416:	115e      	asrs	r6, r3, #5
 8011418:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801141c:	f013 031f 	ands.w	r3, r3, #31
 8011420:	b087      	sub	sp, #28
 8011422:	bf18      	it	ne
 8011424:	3604      	addne	r6, #4
 8011426:	2500      	movs	r5, #0
 8011428:	1f37      	subs	r7, r6, #4
 801142a:	4690      	mov	r8, r2
 801142c:	6802      	ldr	r2, [r0, #0]
 801142e:	9301      	str	r3, [sp, #4]
 8011430:	4682      	mov	sl, r0
 8011432:	f846 5c04 	str.w	r5, [r6, #-4]
 8011436:	46b9      	mov	r9, r7
 8011438:	463c      	mov	r4, r7
 801143a:	9502      	str	r5, [sp, #8]
 801143c:	46ab      	mov	fp, r5
 801143e:	7851      	ldrb	r1, [r2, #1]
 8011440:	1c53      	adds	r3, r2, #1
 8011442:	9303      	str	r3, [sp, #12]
 8011444:	b341      	cbz	r1, 8011498 <__hexnan+0x88>
 8011446:	4608      	mov	r0, r1
 8011448:	9205      	str	r2, [sp, #20]
 801144a:	9104      	str	r1, [sp, #16]
 801144c:	f7ff fd5e 	bl	8010f0c <__hexdig_fun>
 8011450:	2800      	cmp	r0, #0
 8011452:	d14f      	bne.n	80114f4 <__hexnan+0xe4>
 8011454:	9904      	ldr	r1, [sp, #16]
 8011456:	9a05      	ldr	r2, [sp, #20]
 8011458:	2920      	cmp	r1, #32
 801145a:	d818      	bhi.n	801148e <__hexnan+0x7e>
 801145c:	9b02      	ldr	r3, [sp, #8]
 801145e:	459b      	cmp	fp, r3
 8011460:	dd13      	ble.n	801148a <__hexnan+0x7a>
 8011462:	454c      	cmp	r4, r9
 8011464:	d206      	bcs.n	8011474 <__hexnan+0x64>
 8011466:	2d07      	cmp	r5, #7
 8011468:	dc04      	bgt.n	8011474 <__hexnan+0x64>
 801146a:	462a      	mov	r2, r5
 801146c:	4649      	mov	r1, r9
 801146e:	4620      	mov	r0, r4
 8011470:	f7ff ffa8 	bl	80113c4 <L_shift>
 8011474:	4544      	cmp	r4, r8
 8011476:	d950      	bls.n	801151a <__hexnan+0x10a>
 8011478:	2300      	movs	r3, #0
 801147a:	f1a4 0904 	sub.w	r9, r4, #4
 801147e:	f844 3c04 	str.w	r3, [r4, #-4]
 8011482:	f8cd b008 	str.w	fp, [sp, #8]
 8011486:	464c      	mov	r4, r9
 8011488:	461d      	mov	r5, r3
 801148a:	9a03      	ldr	r2, [sp, #12]
 801148c:	e7d7      	b.n	801143e <__hexnan+0x2e>
 801148e:	2929      	cmp	r1, #41	; 0x29
 8011490:	d156      	bne.n	8011540 <__hexnan+0x130>
 8011492:	3202      	adds	r2, #2
 8011494:	f8ca 2000 	str.w	r2, [sl]
 8011498:	f1bb 0f00 	cmp.w	fp, #0
 801149c:	d050      	beq.n	8011540 <__hexnan+0x130>
 801149e:	454c      	cmp	r4, r9
 80114a0:	d206      	bcs.n	80114b0 <__hexnan+0xa0>
 80114a2:	2d07      	cmp	r5, #7
 80114a4:	dc04      	bgt.n	80114b0 <__hexnan+0xa0>
 80114a6:	462a      	mov	r2, r5
 80114a8:	4649      	mov	r1, r9
 80114aa:	4620      	mov	r0, r4
 80114ac:	f7ff ff8a 	bl	80113c4 <L_shift>
 80114b0:	4544      	cmp	r4, r8
 80114b2:	d934      	bls.n	801151e <__hexnan+0x10e>
 80114b4:	f1a8 0204 	sub.w	r2, r8, #4
 80114b8:	4623      	mov	r3, r4
 80114ba:	f853 1b04 	ldr.w	r1, [r3], #4
 80114be:	f842 1f04 	str.w	r1, [r2, #4]!
 80114c2:	429f      	cmp	r7, r3
 80114c4:	d2f9      	bcs.n	80114ba <__hexnan+0xaa>
 80114c6:	1b3b      	subs	r3, r7, r4
 80114c8:	f023 0303 	bic.w	r3, r3, #3
 80114cc:	3304      	adds	r3, #4
 80114ce:	3401      	adds	r4, #1
 80114d0:	3e03      	subs	r6, #3
 80114d2:	42b4      	cmp	r4, r6
 80114d4:	bf88      	it	hi
 80114d6:	2304      	movhi	r3, #4
 80114d8:	4443      	add	r3, r8
 80114da:	2200      	movs	r2, #0
 80114dc:	f843 2b04 	str.w	r2, [r3], #4
 80114e0:	429f      	cmp	r7, r3
 80114e2:	d2fb      	bcs.n	80114dc <__hexnan+0xcc>
 80114e4:	683b      	ldr	r3, [r7, #0]
 80114e6:	b91b      	cbnz	r3, 80114f0 <__hexnan+0xe0>
 80114e8:	4547      	cmp	r7, r8
 80114ea:	d127      	bne.n	801153c <__hexnan+0x12c>
 80114ec:	2301      	movs	r3, #1
 80114ee:	603b      	str	r3, [r7, #0]
 80114f0:	2005      	movs	r0, #5
 80114f2:	e026      	b.n	8011542 <__hexnan+0x132>
 80114f4:	3501      	adds	r5, #1
 80114f6:	2d08      	cmp	r5, #8
 80114f8:	f10b 0b01 	add.w	fp, fp, #1
 80114fc:	dd06      	ble.n	801150c <__hexnan+0xfc>
 80114fe:	4544      	cmp	r4, r8
 8011500:	d9c3      	bls.n	801148a <__hexnan+0x7a>
 8011502:	2300      	movs	r3, #0
 8011504:	f844 3c04 	str.w	r3, [r4, #-4]
 8011508:	2501      	movs	r5, #1
 801150a:	3c04      	subs	r4, #4
 801150c:	6822      	ldr	r2, [r4, #0]
 801150e:	f000 000f 	and.w	r0, r0, #15
 8011512:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8011516:	6022      	str	r2, [r4, #0]
 8011518:	e7b7      	b.n	801148a <__hexnan+0x7a>
 801151a:	2508      	movs	r5, #8
 801151c:	e7b5      	b.n	801148a <__hexnan+0x7a>
 801151e:	9b01      	ldr	r3, [sp, #4]
 8011520:	2b00      	cmp	r3, #0
 8011522:	d0df      	beq.n	80114e4 <__hexnan+0xd4>
 8011524:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011528:	f1c3 0320 	rsb	r3, r3, #32
 801152c:	fa22 f303 	lsr.w	r3, r2, r3
 8011530:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011534:	401a      	ands	r2, r3
 8011536:	f846 2c04 	str.w	r2, [r6, #-4]
 801153a:	e7d3      	b.n	80114e4 <__hexnan+0xd4>
 801153c:	3f04      	subs	r7, #4
 801153e:	e7d1      	b.n	80114e4 <__hexnan+0xd4>
 8011540:	2004      	movs	r0, #4
 8011542:	b007      	add	sp, #28
 8011544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011548 <_gettimeofday_r>:
 8011548:	b538      	push	{r3, r4, r5, lr}
 801154a:	4d07      	ldr	r5, [pc, #28]	; (8011568 <_gettimeofday_r+0x20>)
 801154c:	2300      	movs	r3, #0
 801154e:	4604      	mov	r4, r0
 8011550:	4608      	mov	r0, r1
 8011552:	4611      	mov	r1, r2
 8011554:	602b      	str	r3, [r5, #0]
 8011556:	f001 fc1b 	bl	8012d90 <_gettimeofday>
 801155a:	1c43      	adds	r3, r0, #1
 801155c:	d102      	bne.n	8011564 <_gettimeofday_r+0x1c>
 801155e:	682b      	ldr	r3, [r5, #0]
 8011560:	b103      	cbz	r3, 8011564 <_gettimeofday_r+0x1c>
 8011562:	6023      	str	r3, [r4, #0]
 8011564:	bd38      	pop	{r3, r4, r5, pc}
 8011566:	bf00      	nop
 8011568:	20012ef8 	.word	0x20012ef8

0801156c <_localeconv_r>:
 801156c:	4800      	ldr	r0, [pc, #0]	; (8011570 <_localeconv_r+0x4>)
 801156e:	4770      	bx	lr
 8011570:	200003d0 	.word	0x200003d0

08011574 <__ascii_mbtowc>:
 8011574:	b082      	sub	sp, #8
 8011576:	b901      	cbnz	r1, 801157a <__ascii_mbtowc+0x6>
 8011578:	a901      	add	r1, sp, #4
 801157a:	b142      	cbz	r2, 801158e <__ascii_mbtowc+0x1a>
 801157c:	b14b      	cbz	r3, 8011592 <__ascii_mbtowc+0x1e>
 801157e:	7813      	ldrb	r3, [r2, #0]
 8011580:	600b      	str	r3, [r1, #0]
 8011582:	7812      	ldrb	r2, [r2, #0]
 8011584:	1e10      	subs	r0, r2, #0
 8011586:	bf18      	it	ne
 8011588:	2001      	movne	r0, #1
 801158a:	b002      	add	sp, #8
 801158c:	4770      	bx	lr
 801158e:	4610      	mov	r0, r2
 8011590:	e7fb      	b.n	801158a <__ascii_mbtowc+0x16>
 8011592:	f06f 0001 	mvn.w	r0, #1
 8011596:	e7f8      	b.n	801158a <__ascii_mbtowc+0x16>

08011598 <memcpy>:
 8011598:	440a      	add	r2, r1
 801159a:	4291      	cmp	r1, r2
 801159c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80115a0:	d100      	bne.n	80115a4 <memcpy+0xc>
 80115a2:	4770      	bx	lr
 80115a4:	b510      	push	{r4, lr}
 80115a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80115aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80115ae:	4291      	cmp	r1, r2
 80115b0:	d1f9      	bne.n	80115a6 <memcpy+0xe>
 80115b2:	bd10      	pop	{r4, pc}

080115b4 <__malloc_lock>:
 80115b4:	4801      	ldr	r0, [pc, #4]	; (80115bc <__malloc_lock+0x8>)
 80115b6:	f001 ba41 	b.w	8012a3c <__retarget_lock_acquire_recursive>
 80115ba:	bf00      	nop
 80115bc:	20012efc 	.word	0x20012efc

080115c0 <__malloc_unlock>:
 80115c0:	4801      	ldr	r0, [pc, #4]	; (80115c8 <__malloc_unlock+0x8>)
 80115c2:	f001 ba3c 	b.w	8012a3e <__retarget_lock_release_recursive>
 80115c6:	bf00      	nop
 80115c8:	20012efc 	.word	0x20012efc

080115cc <_Balloc>:
 80115cc:	b570      	push	{r4, r5, r6, lr}
 80115ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80115d0:	4604      	mov	r4, r0
 80115d2:	460d      	mov	r5, r1
 80115d4:	b976      	cbnz	r6, 80115f4 <_Balloc+0x28>
 80115d6:	2010      	movs	r0, #16
 80115d8:	f7fc fec2 	bl	800e360 <malloc>
 80115dc:	4602      	mov	r2, r0
 80115de:	6260      	str	r0, [r4, #36]	; 0x24
 80115e0:	b920      	cbnz	r0, 80115ec <_Balloc+0x20>
 80115e2:	4b18      	ldr	r3, [pc, #96]	; (8011644 <_Balloc+0x78>)
 80115e4:	4818      	ldr	r0, [pc, #96]	; (8011648 <_Balloc+0x7c>)
 80115e6:	2166      	movs	r1, #102	; 0x66
 80115e8:	f7fe fd94 	bl	8010114 <__assert_func>
 80115ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80115f0:	6006      	str	r6, [r0, #0]
 80115f2:	60c6      	str	r6, [r0, #12]
 80115f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80115f6:	68f3      	ldr	r3, [r6, #12]
 80115f8:	b183      	cbz	r3, 801161c <_Balloc+0x50>
 80115fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80115fc:	68db      	ldr	r3, [r3, #12]
 80115fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011602:	b9b8      	cbnz	r0, 8011634 <_Balloc+0x68>
 8011604:	2101      	movs	r1, #1
 8011606:	fa01 f605 	lsl.w	r6, r1, r5
 801160a:	1d72      	adds	r2, r6, #5
 801160c:	0092      	lsls	r2, r2, #2
 801160e:	4620      	mov	r0, r4
 8011610:	f000 fc9d 	bl	8011f4e <_calloc_r>
 8011614:	b160      	cbz	r0, 8011630 <_Balloc+0x64>
 8011616:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801161a:	e00e      	b.n	801163a <_Balloc+0x6e>
 801161c:	2221      	movs	r2, #33	; 0x21
 801161e:	2104      	movs	r1, #4
 8011620:	4620      	mov	r0, r4
 8011622:	f000 fc94 	bl	8011f4e <_calloc_r>
 8011626:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011628:	60f0      	str	r0, [r6, #12]
 801162a:	68db      	ldr	r3, [r3, #12]
 801162c:	2b00      	cmp	r3, #0
 801162e:	d1e4      	bne.n	80115fa <_Balloc+0x2e>
 8011630:	2000      	movs	r0, #0
 8011632:	bd70      	pop	{r4, r5, r6, pc}
 8011634:	6802      	ldr	r2, [r0, #0]
 8011636:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801163a:	2300      	movs	r3, #0
 801163c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011640:	e7f7      	b.n	8011632 <_Balloc+0x66>
 8011642:	bf00      	nop
 8011644:	08013b35 	.word	0x08013b35
 8011648:	08013e28 	.word	0x08013e28

0801164c <_Bfree>:
 801164c:	b570      	push	{r4, r5, r6, lr}
 801164e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011650:	4605      	mov	r5, r0
 8011652:	460c      	mov	r4, r1
 8011654:	b976      	cbnz	r6, 8011674 <_Bfree+0x28>
 8011656:	2010      	movs	r0, #16
 8011658:	f7fc fe82 	bl	800e360 <malloc>
 801165c:	4602      	mov	r2, r0
 801165e:	6268      	str	r0, [r5, #36]	; 0x24
 8011660:	b920      	cbnz	r0, 801166c <_Bfree+0x20>
 8011662:	4b09      	ldr	r3, [pc, #36]	; (8011688 <_Bfree+0x3c>)
 8011664:	4809      	ldr	r0, [pc, #36]	; (801168c <_Bfree+0x40>)
 8011666:	218a      	movs	r1, #138	; 0x8a
 8011668:	f7fe fd54 	bl	8010114 <__assert_func>
 801166c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011670:	6006      	str	r6, [r0, #0]
 8011672:	60c6      	str	r6, [r0, #12]
 8011674:	b13c      	cbz	r4, 8011686 <_Bfree+0x3a>
 8011676:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011678:	6862      	ldr	r2, [r4, #4]
 801167a:	68db      	ldr	r3, [r3, #12]
 801167c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011680:	6021      	str	r1, [r4, #0]
 8011682:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011686:	bd70      	pop	{r4, r5, r6, pc}
 8011688:	08013b35 	.word	0x08013b35
 801168c:	08013e28 	.word	0x08013e28

08011690 <__multadd>:
 8011690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011694:	690d      	ldr	r5, [r1, #16]
 8011696:	4607      	mov	r7, r0
 8011698:	460c      	mov	r4, r1
 801169a:	461e      	mov	r6, r3
 801169c:	f101 0c14 	add.w	ip, r1, #20
 80116a0:	2000      	movs	r0, #0
 80116a2:	f8dc 3000 	ldr.w	r3, [ip]
 80116a6:	b299      	uxth	r1, r3
 80116a8:	fb02 6101 	mla	r1, r2, r1, r6
 80116ac:	0c1e      	lsrs	r6, r3, #16
 80116ae:	0c0b      	lsrs	r3, r1, #16
 80116b0:	fb02 3306 	mla	r3, r2, r6, r3
 80116b4:	b289      	uxth	r1, r1
 80116b6:	3001      	adds	r0, #1
 80116b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80116bc:	4285      	cmp	r5, r0
 80116be:	f84c 1b04 	str.w	r1, [ip], #4
 80116c2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80116c6:	dcec      	bgt.n	80116a2 <__multadd+0x12>
 80116c8:	b30e      	cbz	r6, 801170e <__multadd+0x7e>
 80116ca:	68a3      	ldr	r3, [r4, #8]
 80116cc:	42ab      	cmp	r3, r5
 80116ce:	dc19      	bgt.n	8011704 <__multadd+0x74>
 80116d0:	6861      	ldr	r1, [r4, #4]
 80116d2:	4638      	mov	r0, r7
 80116d4:	3101      	adds	r1, #1
 80116d6:	f7ff ff79 	bl	80115cc <_Balloc>
 80116da:	4680      	mov	r8, r0
 80116dc:	b928      	cbnz	r0, 80116ea <__multadd+0x5a>
 80116de:	4602      	mov	r2, r0
 80116e0:	4b0c      	ldr	r3, [pc, #48]	; (8011714 <__multadd+0x84>)
 80116e2:	480d      	ldr	r0, [pc, #52]	; (8011718 <__multadd+0x88>)
 80116e4:	21b5      	movs	r1, #181	; 0xb5
 80116e6:	f7fe fd15 	bl	8010114 <__assert_func>
 80116ea:	6922      	ldr	r2, [r4, #16]
 80116ec:	3202      	adds	r2, #2
 80116ee:	f104 010c 	add.w	r1, r4, #12
 80116f2:	0092      	lsls	r2, r2, #2
 80116f4:	300c      	adds	r0, #12
 80116f6:	f7ff ff4f 	bl	8011598 <memcpy>
 80116fa:	4621      	mov	r1, r4
 80116fc:	4638      	mov	r0, r7
 80116fe:	f7ff ffa5 	bl	801164c <_Bfree>
 8011702:	4644      	mov	r4, r8
 8011704:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011708:	3501      	adds	r5, #1
 801170a:	615e      	str	r6, [r3, #20]
 801170c:	6125      	str	r5, [r4, #16]
 801170e:	4620      	mov	r0, r4
 8011710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011714:	08013d9d 	.word	0x08013d9d
 8011718:	08013e28 	.word	0x08013e28

0801171c <__s2b>:
 801171c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011720:	460c      	mov	r4, r1
 8011722:	4615      	mov	r5, r2
 8011724:	461f      	mov	r7, r3
 8011726:	2209      	movs	r2, #9
 8011728:	3308      	adds	r3, #8
 801172a:	4606      	mov	r6, r0
 801172c:	fb93 f3f2 	sdiv	r3, r3, r2
 8011730:	2100      	movs	r1, #0
 8011732:	2201      	movs	r2, #1
 8011734:	429a      	cmp	r2, r3
 8011736:	db09      	blt.n	801174c <__s2b+0x30>
 8011738:	4630      	mov	r0, r6
 801173a:	f7ff ff47 	bl	80115cc <_Balloc>
 801173e:	b940      	cbnz	r0, 8011752 <__s2b+0x36>
 8011740:	4602      	mov	r2, r0
 8011742:	4b19      	ldr	r3, [pc, #100]	; (80117a8 <__s2b+0x8c>)
 8011744:	4819      	ldr	r0, [pc, #100]	; (80117ac <__s2b+0x90>)
 8011746:	21ce      	movs	r1, #206	; 0xce
 8011748:	f7fe fce4 	bl	8010114 <__assert_func>
 801174c:	0052      	lsls	r2, r2, #1
 801174e:	3101      	adds	r1, #1
 8011750:	e7f0      	b.n	8011734 <__s2b+0x18>
 8011752:	9b08      	ldr	r3, [sp, #32]
 8011754:	6143      	str	r3, [r0, #20]
 8011756:	2d09      	cmp	r5, #9
 8011758:	f04f 0301 	mov.w	r3, #1
 801175c:	6103      	str	r3, [r0, #16]
 801175e:	dd16      	ble.n	801178e <__s2b+0x72>
 8011760:	f104 0909 	add.w	r9, r4, #9
 8011764:	46c8      	mov	r8, r9
 8011766:	442c      	add	r4, r5
 8011768:	f818 3b01 	ldrb.w	r3, [r8], #1
 801176c:	4601      	mov	r1, r0
 801176e:	3b30      	subs	r3, #48	; 0x30
 8011770:	220a      	movs	r2, #10
 8011772:	4630      	mov	r0, r6
 8011774:	f7ff ff8c 	bl	8011690 <__multadd>
 8011778:	45a0      	cmp	r8, r4
 801177a:	d1f5      	bne.n	8011768 <__s2b+0x4c>
 801177c:	f1a5 0408 	sub.w	r4, r5, #8
 8011780:	444c      	add	r4, r9
 8011782:	1b2d      	subs	r5, r5, r4
 8011784:	1963      	adds	r3, r4, r5
 8011786:	42bb      	cmp	r3, r7
 8011788:	db04      	blt.n	8011794 <__s2b+0x78>
 801178a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801178e:	340a      	adds	r4, #10
 8011790:	2509      	movs	r5, #9
 8011792:	e7f6      	b.n	8011782 <__s2b+0x66>
 8011794:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011798:	4601      	mov	r1, r0
 801179a:	3b30      	subs	r3, #48	; 0x30
 801179c:	220a      	movs	r2, #10
 801179e:	4630      	mov	r0, r6
 80117a0:	f7ff ff76 	bl	8011690 <__multadd>
 80117a4:	e7ee      	b.n	8011784 <__s2b+0x68>
 80117a6:	bf00      	nop
 80117a8:	08013d9d 	.word	0x08013d9d
 80117ac:	08013e28 	.word	0x08013e28

080117b0 <__hi0bits>:
 80117b0:	0c03      	lsrs	r3, r0, #16
 80117b2:	041b      	lsls	r3, r3, #16
 80117b4:	b9d3      	cbnz	r3, 80117ec <__hi0bits+0x3c>
 80117b6:	0400      	lsls	r0, r0, #16
 80117b8:	2310      	movs	r3, #16
 80117ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80117be:	bf04      	itt	eq
 80117c0:	0200      	lsleq	r0, r0, #8
 80117c2:	3308      	addeq	r3, #8
 80117c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80117c8:	bf04      	itt	eq
 80117ca:	0100      	lsleq	r0, r0, #4
 80117cc:	3304      	addeq	r3, #4
 80117ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80117d2:	bf04      	itt	eq
 80117d4:	0080      	lsleq	r0, r0, #2
 80117d6:	3302      	addeq	r3, #2
 80117d8:	2800      	cmp	r0, #0
 80117da:	db05      	blt.n	80117e8 <__hi0bits+0x38>
 80117dc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80117e0:	f103 0301 	add.w	r3, r3, #1
 80117e4:	bf08      	it	eq
 80117e6:	2320      	moveq	r3, #32
 80117e8:	4618      	mov	r0, r3
 80117ea:	4770      	bx	lr
 80117ec:	2300      	movs	r3, #0
 80117ee:	e7e4      	b.n	80117ba <__hi0bits+0xa>

080117f0 <__lo0bits>:
 80117f0:	6803      	ldr	r3, [r0, #0]
 80117f2:	f013 0207 	ands.w	r2, r3, #7
 80117f6:	4601      	mov	r1, r0
 80117f8:	d00b      	beq.n	8011812 <__lo0bits+0x22>
 80117fa:	07da      	lsls	r2, r3, #31
 80117fc:	d423      	bmi.n	8011846 <__lo0bits+0x56>
 80117fe:	0798      	lsls	r0, r3, #30
 8011800:	bf49      	itett	mi
 8011802:	085b      	lsrmi	r3, r3, #1
 8011804:	089b      	lsrpl	r3, r3, #2
 8011806:	2001      	movmi	r0, #1
 8011808:	600b      	strmi	r3, [r1, #0]
 801180a:	bf5c      	itt	pl
 801180c:	600b      	strpl	r3, [r1, #0]
 801180e:	2002      	movpl	r0, #2
 8011810:	4770      	bx	lr
 8011812:	b298      	uxth	r0, r3
 8011814:	b9a8      	cbnz	r0, 8011842 <__lo0bits+0x52>
 8011816:	0c1b      	lsrs	r3, r3, #16
 8011818:	2010      	movs	r0, #16
 801181a:	b2da      	uxtb	r2, r3
 801181c:	b90a      	cbnz	r2, 8011822 <__lo0bits+0x32>
 801181e:	3008      	adds	r0, #8
 8011820:	0a1b      	lsrs	r3, r3, #8
 8011822:	071a      	lsls	r2, r3, #28
 8011824:	bf04      	itt	eq
 8011826:	091b      	lsreq	r3, r3, #4
 8011828:	3004      	addeq	r0, #4
 801182a:	079a      	lsls	r2, r3, #30
 801182c:	bf04      	itt	eq
 801182e:	089b      	lsreq	r3, r3, #2
 8011830:	3002      	addeq	r0, #2
 8011832:	07da      	lsls	r2, r3, #31
 8011834:	d403      	bmi.n	801183e <__lo0bits+0x4e>
 8011836:	085b      	lsrs	r3, r3, #1
 8011838:	f100 0001 	add.w	r0, r0, #1
 801183c:	d005      	beq.n	801184a <__lo0bits+0x5a>
 801183e:	600b      	str	r3, [r1, #0]
 8011840:	4770      	bx	lr
 8011842:	4610      	mov	r0, r2
 8011844:	e7e9      	b.n	801181a <__lo0bits+0x2a>
 8011846:	2000      	movs	r0, #0
 8011848:	4770      	bx	lr
 801184a:	2020      	movs	r0, #32
 801184c:	4770      	bx	lr
	...

08011850 <__i2b>:
 8011850:	b510      	push	{r4, lr}
 8011852:	460c      	mov	r4, r1
 8011854:	2101      	movs	r1, #1
 8011856:	f7ff feb9 	bl	80115cc <_Balloc>
 801185a:	4602      	mov	r2, r0
 801185c:	b928      	cbnz	r0, 801186a <__i2b+0x1a>
 801185e:	4b05      	ldr	r3, [pc, #20]	; (8011874 <__i2b+0x24>)
 8011860:	4805      	ldr	r0, [pc, #20]	; (8011878 <__i2b+0x28>)
 8011862:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011866:	f7fe fc55 	bl	8010114 <__assert_func>
 801186a:	2301      	movs	r3, #1
 801186c:	6144      	str	r4, [r0, #20]
 801186e:	6103      	str	r3, [r0, #16]
 8011870:	bd10      	pop	{r4, pc}
 8011872:	bf00      	nop
 8011874:	08013d9d 	.word	0x08013d9d
 8011878:	08013e28 	.word	0x08013e28

0801187c <__multiply>:
 801187c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011880:	4691      	mov	r9, r2
 8011882:	690a      	ldr	r2, [r1, #16]
 8011884:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011888:	429a      	cmp	r2, r3
 801188a:	bfb8      	it	lt
 801188c:	460b      	movlt	r3, r1
 801188e:	460c      	mov	r4, r1
 8011890:	bfbc      	itt	lt
 8011892:	464c      	movlt	r4, r9
 8011894:	4699      	movlt	r9, r3
 8011896:	6927      	ldr	r7, [r4, #16]
 8011898:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801189c:	68a3      	ldr	r3, [r4, #8]
 801189e:	6861      	ldr	r1, [r4, #4]
 80118a0:	eb07 060a 	add.w	r6, r7, sl
 80118a4:	42b3      	cmp	r3, r6
 80118a6:	b085      	sub	sp, #20
 80118a8:	bfb8      	it	lt
 80118aa:	3101      	addlt	r1, #1
 80118ac:	f7ff fe8e 	bl	80115cc <_Balloc>
 80118b0:	b930      	cbnz	r0, 80118c0 <__multiply+0x44>
 80118b2:	4602      	mov	r2, r0
 80118b4:	4b44      	ldr	r3, [pc, #272]	; (80119c8 <__multiply+0x14c>)
 80118b6:	4845      	ldr	r0, [pc, #276]	; (80119cc <__multiply+0x150>)
 80118b8:	f240 115d 	movw	r1, #349	; 0x15d
 80118bc:	f7fe fc2a 	bl	8010114 <__assert_func>
 80118c0:	f100 0514 	add.w	r5, r0, #20
 80118c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80118c8:	462b      	mov	r3, r5
 80118ca:	2200      	movs	r2, #0
 80118cc:	4543      	cmp	r3, r8
 80118ce:	d321      	bcc.n	8011914 <__multiply+0x98>
 80118d0:	f104 0314 	add.w	r3, r4, #20
 80118d4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80118d8:	f109 0314 	add.w	r3, r9, #20
 80118dc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80118e0:	9202      	str	r2, [sp, #8]
 80118e2:	1b3a      	subs	r2, r7, r4
 80118e4:	3a15      	subs	r2, #21
 80118e6:	f022 0203 	bic.w	r2, r2, #3
 80118ea:	3204      	adds	r2, #4
 80118ec:	f104 0115 	add.w	r1, r4, #21
 80118f0:	428f      	cmp	r7, r1
 80118f2:	bf38      	it	cc
 80118f4:	2204      	movcc	r2, #4
 80118f6:	9201      	str	r2, [sp, #4]
 80118f8:	9a02      	ldr	r2, [sp, #8]
 80118fa:	9303      	str	r3, [sp, #12]
 80118fc:	429a      	cmp	r2, r3
 80118fe:	d80c      	bhi.n	801191a <__multiply+0x9e>
 8011900:	2e00      	cmp	r6, #0
 8011902:	dd03      	ble.n	801190c <__multiply+0x90>
 8011904:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011908:	2b00      	cmp	r3, #0
 801190a:	d05a      	beq.n	80119c2 <__multiply+0x146>
 801190c:	6106      	str	r6, [r0, #16]
 801190e:	b005      	add	sp, #20
 8011910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011914:	f843 2b04 	str.w	r2, [r3], #4
 8011918:	e7d8      	b.n	80118cc <__multiply+0x50>
 801191a:	f8b3 a000 	ldrh.w	sl, [r3]
 801191e:	f1ba 0f00 	cmp.w	sl, #0
 8011922:	d024      	beq.n	801196e <__multiply+0xf2>
 8011924:	f104 0e14 	add.w	lr, r4, #20
 8011928:	46a9      	mov	r9, r5
 801192a:	f04f 0c00 	mov.w	ip, #0
 801192e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011932:	f8d9 1000 	ldr.w	r1, [r9]
 8011936:	fa1f fb82 	uxth.w	fp, r2
 801193a:	b289      	uxth	r1, r1
 801193c:	fb0a 110b 	mla	r1, sl, fp, r1
 8011940:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011944:	f8d9 2000 	ldr.w	r2, [r9]
 8011948:	4461      	add	r1, ip
 801194a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801194e:	fb0a c20b 	mla	r2, sl, fp, ip
 8011952:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011956:	b289      	uxth	r1, r1
 8011958:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801195c:	4577      	cmp	r7, lr
 801195e:	f849 1b04 	str.w	r1, [r9], #4
 8011962:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011966:	d8e2      	bhi.n	801192e <__multiply+0xb2>
 8011968:	9a01      	ldr	r2, [sp, #4]
 801196a:	f845 c002 	str.w	ip, [r5, r2]
 801196e:	9a03      	ldr	r2, [sp, #12]
 8011970:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011974:	3304      	adds	r3, #4
 8011976:	f1b9 0f00 	cmp.w	r9, #0
 801197a:	d020      	beq.n	80119be <__multiply+0x142>
 801197c:	6829      	ldr	r1, [r5, #0]
 801197e:	f104 0c14 	add.w	ip, r4, #20
 8011982:	46ae      	mov	lr, r5
 8011984:	f04f 0a00 	mov.w	sl, #0
 8011988:	f8bc b000 	ldrh.w	fp, [ip]
 801198c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011990:	fb09 220b 	mla	r2, r9, fp, r2
 8011994:	4492      	add	sl, r2
 8011996:	b289      	uxth	r1, r1
 8011998:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801199c:	f84e 1b04 	str.w	r1, [lr], #4
 80119a0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80119a4:	f8be 1000 	ldrh.w	r1, [lr]
 80119a8:	0c12      	lsrs	r2, r2, #16
 80119aa:	fb09 1102 	mla	r1, r9, r2, r1
 80119ae:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80119b2:	4567      	cmp	r7, ip
 80119b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80119b8:	d8e6      	bhi.n	8011988 <__multiply+0x10c>
 80119ba:	9a01      	ldr	r2, [sp, #4]
 80119bc:	50a9      	str	r1, [r5, r2]
 80119be:	3504      	adds	r5, #4
 80119c0:	e79a      	b.n	80118f8 <__multiply+0x7c>
 80119c2:	3e01      	subs	r6, #1
 80119c4:	e79c      	b.n	8011900 <__multiply+0x84>
 80119c6:	bf00      	nop
 80119c8:	08013d9d 	.word	0x08013d9d
 80119cc:	08013e28 	.word	0x08013e28

080119d0 <__pow5mult>:
 80119d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80119d4:	4615      	mov	r5, r2
 80119d6:	f012 0203 	ands.w	r2, r2, #3
 80119da:	4606      	mov	r6, r0
 80119dc:	460f      	mov	r7, r1
 80119de:	d007      	beq.n	80119f0 <__pow5mult+0x20>
 80119e0:	4c25      	ldr	r4, [pc, #148]	; (8011a78 <__pow5mult+0xa8>)
 80119e2:	3a01      	subs	r2, #1
 80119e4:	2300      	movs	r3, #0
 80119e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80119ea:	f7ff fe51 	bl	8011690 <__multadd>
 80119ee:	4607      	mov	r7, r0
 80119f0:	10ad      	asrs	r5, r5, #2
 80119f2:	d03d      	beq.n	8011a70 <__pow5mult+0xa0>
 80119f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80119f6:	b97c      	cbnz	r4, 8011a18 <__pow5mult+0x48>
 80119f8:	2010      	movs	r0, #16
 80119fa:	f7fc fcb1 	bl	800e360 <malloc>
 80119fe:	4602      	mov	r2, r0
 8011a00:	6270      	str	r0, [r6, #36]	; 0x24
 8011a02:	b928      	cbnz	r0, 8011a10 <__pow5mult+0x40>
 8011a04:	4b1d      	ldr	r3, [pc, #116]	; (8011a7c <__pow5mult+0xac>)
 8011a06:	481e      	ldr	r0, [pc, #120]	; (8011a80 <__pow5mult+0xb0>)
 8011a08:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011a0c:	f7fe fb82 	bl	8010114 <__assert_func>
 8011a10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011a14:	6004      	str	r4, [r0, #0]
 8011a16:	60c4      	str	r4, [r0, #12]
 8011a18:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011a1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011a20:	b94c      	cbnz	r4, 8011a36 <__pow5mult+0x66>
 8011a22:	f240 2171 	movw	r1, #625	; 0x271
 8011a26:	4630      	mov	r0, r6
 8011a28:	f7ff ff12 	bl	8011850 <__i2b>
 8011a2c:	2300      	movs	r3, #0
 8011a2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8011a32:	4604      	mov	r4, r0
 8011a34:	6003      	str	r3, [r0, #0]
 8011a36:	f04f 0900 	mov.w	r9, #0
 8011a3a:	07eb      	lsls	r3, r5, #31
 8011a3c:	d50a      	bpl.n	8011a54 <__pow5mult+0x84>
 8011a3e:	4639      	mov	r1, r7
 8011a40:	4622      	mov	r2, r4
 8011a42:	4630      	mov	r0, r6
 8011a44:	f7ff ff1a 	bl	801187c <__multiply>
 8011a48:	4639      	mov	r1, r7
 8011a4a:	4680      	mov	r8, r0
 8011a4c:	4630      	mov	r0, r6
 8011a4e:	f7ff fdfd 	bl	801164c <_Bfree>
 8011a52:	4647      	mov	r7, r8
 8011a54:	106d      	asrs	r5, r5, #1
 8011a56:	d00b      	beq.n	8011a70 <__pow5mult+0xa0>
 8011a58:	6820      	ldr	r0, [r4, #0]
 8011a5a:	b938      	cbnz	r0, 8011a6c <__pow5mult+0x9c>
 8011a5c:	4622      	mov	r2, r4
 8011a5e:	4621      	mov	r1, r4
 8011a60:	4630      	mov	r0, r6
 8011a62:	f7ff ff0b 	bl	801187c <__multiply>
 8011a66:	6020      	str	r0, [r4, #0]
 8011a68:	f8c0 9000 	str.w	r9, [r0]
 8011a6c:	4604      	mov	r4, r0
 8011a6e:	e7e4      	b.n	8011a3a <__pow5mult+0x6a>
 8011a70:	4638      	mov	r0, r7
 8011a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011a76:	bf00      	nop
 8011a78:	08013f78 	.word	0x08013f78
 8011a7c:	08013b35 	.word	0x08013b35
 8011a80:	08013e28 	.word	0x08013e28

08011a84 <__lshift>:
 8011a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011a88:	460c      	mov	r4, r1
 8011a8a:	6849      	ldr	r1, [r1, #4]
 8011a8c:	6923      	ldr	r3, [r4, #16]
 8011a8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011a92:	68a3      	ldr	r3, [r4, #8]
 8011a94:	4607      	mov	r7, r0
 8011a96:	4691      	mov	r9, r2
 8011a98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011a9c:	f108 0601 	add.w	r6, r8, #1
 8011aa0:	42b3      	cmp	r3, r6
 8011aa2:	db0b      	blt.n	8011abc <__lshift+0x38>
 8011aa4:	4638      	mov	r0, r7
 8011aa6:	f7ff fd91 	bl	80115cc <_Balloc>
 8011aaa:	4605      	mov	r5, r0
 8011aac:	b948      	cbnz	r0, 8011ac2 <__lshift+0x3e>
 8011aae:	4602      	mov	r2, r0
 8011ab0:	4b2a      	ldr	r3, [pc, #168]	; (8011b5c <__lshift+0xd8>)
 8011ab2:	482b      	ldr	r0, [pc, #172]	; (8011b60 <__lshift+0xdc>)
 8011ab4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011ab8:	f7fe fb2c 	bl	8010114 <__assert_func>
 8011abc:	3101      	adds	r1, #1
 8011abe:	005b      	lsls	r3, r3, #1
 8011ac0:	e7ee      	b.n	8011aa0 <__lshift+0x1c>
 8011ac2:	2300      	movs	r3, #0
 8011ac4:	f100 0114 	add.w	r1, r0, #20
 8011ac8:	f100 0210 	add.w	r2, r0, #16
 8011acc:	4618      	mov	r0, r3
 8011ace:	4553      	cmp	r3, sl
 8011ad0:	db37      	blt.n	8011b42 <__lshift+0xbe>
 8011ad2:	6920      	ldr	r0, [r4, #16]
 8011ad4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011ad8:	f104 0314 	add.w	r3, r4, #20
 8011adc:	f019 091f 	ands.w	r9, r9, #31
 8011ae0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011ae4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011ae8:	d02f      	beq.n	8011b4a <__lshift+0xc6>
 8011aea:	f1c9 0e20 	rsb	lr, r9, #32
 8011aee:	468a      	mov	sl, r1
 8011af0:	f04f 0c00 	mov.w	ip, #0
 8011af4:	681a      	ldr	r2, [r3, #0]
 8011af6:	fa02 f209 	lsl.w	r2, r2, r9
 8011afa:	ea42 020c 	orr.w	r2, r2, ip
 8011afe:	f84a 2b04 	str.w	r2, [sl], #4
 8011b02:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b06:	4298      	cmp	r0, r3
 8011b08:	fa22 fc0e 	lsr.w	ip, r2, lr
 8011b0c:	d8f2      	bhi.n	8011af4 <__lshift+0x70>
 8011b0e:	1b03      	subs	r3, r0, r4
 8011b10:	3b15      	subs	r3, #21
 8011b12:	f023 0303 	bic.w	r3, r3, #3
 8011b16:	3304      	adds	r3, #4
 8011b18:	f104 0215 	add.w	r2, r4, #21
 8011b1c:	4290      	cmp	r0, r2
 8011b1e:	bf38      	it	cc
 8011b20:	2304      	movcc	r3, #4
 8011b22:	f841 c003 	str.w	ip, [r1, r3]
 8011b26:	f1bc 0f00 	cmp.w	ip, #0
 8011b2a:	d001      	beq.n	8011b30 <__lshift+0xac>
 8011b2c:	f108 0602 	add.w	r6, r8, #2
 8011b30:	3e01      	subs	r6, #1
 8011b32:	4638      	mov	r0, r7
 8011b34:	612e      	str	r6, [r5, #16]
 8011b36:	4621      	mov	r1, r4
 8011b38:	f7ff fd88 	bl	801164c <_Bfree>
 8011b3c:	4628      	mov	r0, r5
 8011b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b42:	f842 0f04 	str.w	r0, [r2, #4]!
 8011b46:	3301      	adds	r3, #1
 8011b48:	e7c1      	b.n	8011ace <__lshift+0x4a>
 8011b4a:	3904      	subs	r1, #4
 8011b4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b50:	f841 2f04 	str.w	r2, [r1, #4]!
 8011b54:	4298      	cmp	r0, r3
 8011b56:	d8f9      	bhi.n	8011b4c <__lshift+0xc8>
 8011b58:	e7ea      	b.n	8011b30 <__lshift+0xac>
 8011b5a:	bf00      	nop
 8011b5c:	08013d9d 	.word	0x08013d9d
 8011b60:	08013e28 	.word	0x08013e28

08011b64 <__mcmp>:
 8011b64:	b530      	push	{r4, r5, lr}
 8011b66:	6902      	ldr	r2, [r0, #16]
 8011b68:	690c      	ldr	r4, [r1, #16]
 8011b6a:	1b12      	subs	r2, r2, r4
 8011b6c:	d10e      	bne.n	8011b8c <__mcmp+0x28>
 8011b6e:	f100 0314 	add.w	r3, r0, #20
 8011b72:	3114      	adds	r1, #20
 8011b74:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011b78:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011b7c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011b80:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011b84:	42a5      	cmp	r5, r4
 8011b86:	d003      	beq.n	8011b90 <__mcmp+0x2c>
 8011b88:	d305      	bcc.n	8011b96 <__mcmp+0x32>
 8011b8a:	2201      	movs	r2, #1
 8011b8c:	4610      	mov	r0, r2
 8011b8e:	bd30      	pop	{r4, r5, pc}
 8011b90:	4283      	cmp	r3, r0
 8011b92:	d3f3      	bcc.n	8011b7c <__mcmp+0x18>
 8011b94:	e7fa      	b.n	8011b8c <__mcmp+0x28>
 8011b96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011b9a:	e7f7      	b.n	8011b8c <__mcmp+0x28>

08011b9c <__mdiff>:
 8011b9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ba0:	460c      	mov	r4, r1
 8011ba2:	4606      	mov	r6, r0
 8011ba4:	4611      	mov	r1, r2
 8011ba6:	4620      	mov	r0, r4
 8011ba8:	4690      	mov	r8, r2
 8011baa:	f7ff ffdb 	bl	8011b64 <__mcmp>
 8011bae:	1e05      	subs	r5, r0, #0
 8011bb0:	d110      	bne.n	8011bd4 <__mdiff+0x38>
 8011bb2:	4629      	mov	r1, r5
 8011bb4:	4630      	mov	r0, r6
 8011bb6:	f7ff fd09 	bl	80115cc <_Balloc>
 8011bba:	b930      	cbnz	r0, 8011bca <__mdiff+0x2e>
 8011bbc:	4b3a      	ldr	r3, [pc, #232]	; (8011ca8 <__mdiff+0x10c>)
 8011bbe:	4602      	mov	r2, r0
 8011bc0:	f240 2132 	movw	r1, #562	; 0x232
 8011bc4:	4839      	ldr	r0, [pc, #228]	; (8011cac <__mdiff+0x110>)
 8011bc6:	f7fe faa5 	bl	8010114 <__assert_func>
 8011bca:	2301      	movs	r3, #1
 8011bcc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011bd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bd4:	bfa4      	itt	ge
 8011bd6:	4643      	movge	r3, r8
 8011bd8:	46a0      	movge	r8, r4
 8011bda:	4630      	mov	r0, r6
 8011bdc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011be0:	bfa6      	itte	ge
 8011be2:	461c      	movge	r4, r3
 8011be4:	2500      	movge	r5, #0
 8011be6:	2501      	movlt	r5, #1
 8011be8:	f7ff fcf0 	bl	80115cc <_Balloc>
 8011bec:	b920      	cbnz	r0, 8011bf8 <__mdiff+0x5c>
 8011bee:	4b2e      	ldr	r3, [pc, #184]	; (8011ca8 <__mdiff+0x10c>)
 8011bf0:	4602      	mov	r2, r0
 8011bf2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011bf6:	e7e5      	b.n	8011bc4 <__mdiff+0x28>
 8011bf8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011bfc:	6926      	ldr	r6, [r4, #16]
 8011bfe:	60c5      	str	r5, [r0, #12]
 8011c00:	f104 0914 	add.w	r9, r4, #20
 8011c04:	f108 0514 	add.w	r5, r8, #20
 8011c08:	f100 0e14 	add.w	lr, r0, #20
 8011c0c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011c10:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011c14:	f108 0210 	add.w	r2, r8, #16
 8011c18:	46f2      	mov	sl, lr
 8011c1a:	2100      	movs	r1, #0
 8011c1c:	f859 3b04 	ldr.w	r3, [r9], #4
 8011c20:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011c24:	fa1f f883 	uxth.w	r8, r3
 8011c28:	fa11 f18b 	uxtah	r1, r1, fp
 8011c2c:	0c1b      	lsrs	r3, r3, #16
 8011c2e:	eba1 0808 	sub.w	r8, r1, r8
 8011c32:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011c36:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011c3a:	fa1f f888 	uxth.w	r8, r8
 8011c3e:	1419      	asrs	r1, r3, #16
 8011c40:	454e      	cmp	r6, r9
 8011c42:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011c46:	f84a 3b04 	str.w	r3, [sl], #4
 8011c4a:	d8e7      	bhi.n	8011c1c <__mdiff+0x80>
 8011c4c:	1b33      	subs	r3, r6, r4
 8011c4e:	3b15      	subs	r3, #21
 8011c50:	f023 0303 	bic.w	r3, r3, #3
 8011c54:	3304      	adds	r3, #4
 8011c56:	3415      	adds	r4, #21
 8011c58:	42a6      	cmp	r6, r4
 8011c5a:	bf38      	it	cc
 8011c5c:	2304      	movcc	r3, #4
 8011c5e:	441d      	add	r5, r3
 8011c60:	4473      	add	r3, lr
 8011c62:	469e      	mov	lr, r3
 8011c64:	462e      	mov	r6, r5
 8011c66:	4566      	cmp	r6, ip
 8011c68:	d30e      	bcc.n	8011c88 <__mdiff+0xec>
 8011c6a:	f10c 0203 	add.w	r2, ip, #3
 8011c6e:	1b52      	subs	r2, r2, r5
 8011c70:	f022 0203 	bic.w	r2, r2, #3
 8011c74:	3d03      	subs	r5, #3
 8011c76:	45ac      	cmp	ip, r5
 8011c78:	bf38      	it	cc
 8011c7a:	2200      	movcc	r2, #0
 8011c7c:	441a      	add	r2, r3
 8011c7e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8011c82:	b17b      	cbz	r3, 8011ca4 <__mdiff+0x108>
 8011c84:	6107      	str	r7, [r0, #16]
 8011c86:	e7a3      	b.n	8011bd0 <__mdiff+0x34>
 8011c88:	f856 8b04 	ldr.w	r8, [r6], #4
 8011c8c:	fa11 f288 	uxtah	r2, r1, r8
 8011c90:	1414      	asrs	r4, r2, #16
 8011c92:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011c96:	b292      	uxth	r2, r2
 8011c98:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8011c9c:	f84e 2b04 	str.w	r2, [lr], #4
 8011ca0:	1421      	asrs	r1, r4, #16
 8011ca2:	e7e0      	b.n	8011c66 <__mdiff+0xca>
 8011ca4:	3f01      	subs	r7, #1
 8011ca6:	e7ea      	b.n	8011c7e <__mdiff+0xe2>
 8011ca8:	08013d9d 	.word	0x08013d9d
 8011cac:	08013e28 	.word	0x08013e28

08011cb0 <__ulp>:
 8011cb0:	b082      	sub	sp, #8
 8011cb2:	ed8d 0b00 	vstr	d0, [sp]
 8011cb6:	9b01      	ldr	r3, [sp, #4]
 8011cb8:	4912      	ldr	r1, [pc, #72]	; (8011d04 <__ulp+0x54>)
 8011cba:	4019      	ands	r1, r3
 8011cbc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8011cc0:	2900      	cmp	r1, #0
 8011cc2:	dd05      	ble.n	8011cd0 <__ulp+0x20>
 8011cc4:	2200      	movs	r2, #0
 8011cc6:	460b      	mov	r3, r1
 8011cc8:	ec43 2b10 	vmov	d0, r2, r3
 8011ccc:	b002      	add	sp, #8
 8011cce:	4770      	bx	lr
 8011cd0:	4249      	negs	r1, r1
 8011cd2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8011cd6:	ea4f 5021 	mov.w	r0, r1, asr #20
 8011cda:	f04f 0200 	mov.w	r2, #0
 8011cde:	f04f 0300 	mov.w	r3, #0
 8011ce2:	da04      	bge.n	8011cee <__ulp+0x3e>
 8011ce4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8011ce8:	fa41 f300 	asr.w	r3, r1, r0
 8011cec:	e7ec      	b.n	8011cc8 <__ulp+0x18>
 8011cee:	f1a0 0114 	sub.w	r1, r0, #20
 8011cf2:	291e      	cmp	r1, #30
 8011cf4:	bfda      	itte	le
 8011cf6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8011cfa:	fa20 f101 	lsrle.w	r1, r0, r1
 8011cfe:	2101      	movgt	r1, #1
 8011d00:	460a      	mov	r2, r1
 8011d02:	e7e1      	b.n	8011cc8 <__ulp+0x18>
 8011d04:	7ff00000 	.word	0x7ff00000

08011d08 <__b2d>:
 8011d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d0a:	6905      	ldr	r5, [r0, #16]
 8011d0c:	f100 0714 	add.w	r7, r0, #20
 8011d10:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8011d14:	1f2e      	subs	r6, r5, #4
 8011d16:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8011d1a:	4620      	mov	r0, r4
 8011d1c:	f7ff fd48 	bl	80117b0 <__hi0bits>
 8011d20:	f1c0 0320 	rsb	r3, r0, #32
 8011d24:	280a      	cmp	r0, #10
 8011d26:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8011da4 <__b2d+0x9c>
 8011d2a:	600b      	str	r3, [r1, #0]
 8011d2c:	dc14      	bgt.n	8011d58 <__b2d+0x50>
 8011d2e:	f1c0 0e0b 	rsb	lr, r0, #11
 8011d32:	fa24 f10e 	lsr.w	r1, r4, lr
 8011d36:	42b7      	cmp	r7, r6
 8011d38:	ea41 030c 	orr.w	r3, r1, ip
 8011d3c:	bf34      	ite	cc
 8011d3e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011d42:	2100      	movcs	r1, #0
 8011d44:	3015      	adds	r0, #21
 8011d46:	fa04 f000 	lsl.w	r0, r4, r0
 8011d4a:	fa21 f10e 	lsr.w	r1, r1, lr
 8011d4e:	ea40 0201 	orr.w	r2, r0, r1
 8011d52:	ec43 2b10 	vmov	d0, r2, r3
 8011d56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d58:	42b7      	cmp	r7, r6
 8011d5a:	bf3a      	itte	cc
 8011d5c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011d60:	f1a5 0608 	subcc.w	r6, r5, #8
 8011d64:	2100      	movcs	r1, #0
 8011d66:	380b      	subs	r0, #11
 8011d68:	d017      	beq.n	8011d9a <__b2d+0x92>
 8011d6a:	f1c0 0c20 	rsb	ip, r0, #32
 8011d6e:	fa04 f500 	lsl.w	r5, r4, r0
 8011d72:	42be      	cmp	r6, r7
 8011d74:	fa21 f40c 	lsr.w	r4, r1, ip
 8011d78:	ea45 0504 	orr.w	r5, r5, r4
 8011d7c:	bf8c      	ite	hi
 8011d7e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8011d82:	2400      	movls	r4, #0
 8011d84:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8011d88:	fa01 f000 	lsl.w	r0, r1, r0
 8011d8c:	fa24 f40c 	lsr.w	r4, r4, ip
 8011d90:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011d94:	ea40 0204 	orr.w	r2, r0, r4
 8011d98:	e7db      	b.n	8011d52 <__b2d+0x4a>
 8011d9a:	ea44 030c 	orr.w	r3, r4, ip
 8011d9e:	460a      	mov	r2, r1
 8011da0:	e7d7      	b.n	8011d52 <__b2d+0x4a>
 8011da2:	bf00      	nop
 8011da4:	3ff00000 	.word	0x3ff00000

08011da8 <__d2b>:
 8011da8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011dac:	4689      	mov	r9, r1
 8011dae:	2101      	movs	r1, #1
 8011db0:	ec57 6b10 	vmov	r6, r7, d0
 8011db4:	4690      	mov	r8, r2
 8011db6:	f7ff fc09 	bl	80115cc <_Balloc>
 8011dba:	4604      	mov	r4, r0
 8011dbc:	b930      	cbnz	r0, 8011dcc <__d2b+0x24>
 8011dbe:	4602      	mov	r2, r0
 8011dc0:	4b25      	ldr	r3, [pc, #148]	; (8011e58 <__d2b+0xb0>)
 8011dc2:	4826      	ldr	r0, [pc, #152]	; (8011e5c <__d2b+0xb4>)
 8011dc4:	f240 310a 	movw	r1, #778	; 0x30a
 8011dc8:	f7fe f9a4 	bl	8010114 <__assert_func>
 8011dcc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011dd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011dd4:	bb35      	cbnz	r5, 8011e24 <__d2b+0x7c>
 8011dd6:	2e00      	cmp	r6, #0
 8011dd8:	9301      	str	r3, [sp, #4]
 8011dda:	d028      	beq.n	8011e2e <__d2b+0x86>
 8011ddc:	4668      	mov	r0, sp
 8011dde:	9600      	str	r6, [sp, #0]
 8011de0:	f7ff fd06 	bl	80117f0 <__lo0bits>
 8011de4:	9900      	ldr	r1, [sp, #0]
 8011de6:	b300      	cbz	r0, 8011e2a <__d2b+0x82>
 8011de8:	9a01      	ldr	r2, [sp, #4]
 8011dea:	f1c0 0320 	rsb	r3, r0, #32
 8011dee:	fa02 f303 	lsl.w	r3, r2, r3
 8011df2:	430b      	orrs	r3, r1
 8011df4:	40c2      	lsrs	r2, r0
 8011df6:	6163      	str	r3, [r4, #20]
 8011df8:	9201      	str	r2, [sp, #4]
 8011dfa:	9b01      	ldr	r3, [sp, #4]
 8011dfc:	61a3      	str	r3, [r4, #24]
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	bf14      	ite	ne
 8011e02:	2202      	movne	r2, #2
 8011e04:	2201      	moveq	r2, #1
 8011e06:	6122      	str	r2, [r4, #16]
 8011e08:	b1d5      	cbz	r5, 8011e40 <__d2b+0x98>
 8011e0a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011e0e:	4405      	add	r5, r0
 8011e10:	f8c9 5000 	str.w	r5, [r9]
 8011e14:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011e18:	f8c8 0000 	str.w	r0, [r8]
 8011e1c:	4620      	mov	r0, r4
 8011e1e:	b003      	add	sp, #12
 8011e20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011e24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011e28:	e7d5      	b.n	8011dd6 <__d2b+0x2e>
 8011e2a:	6161      	str	r1, [r4, #20]
 8011e2c:	e7e5      	b.n	8011dfa <__d2b+0x52>
 8011e2e:	a801      	add	r0, sp, #4
 8011e30:	f7ff fcde 	bl	80117f0 <__lo0bits>
 8011e34:	9b01      	ldr	r3, [sp, #4]
 8011e36:	6163      	str	r3, [r4, #20]
 8011e38:	2201      	movs	r2, #1
 8011e3a:	6122      	str	r2, [r4, #16]
 8011e3c:	3020      	adds	r0, #32
 8011e3e:	e7e3      	b.n	8011e08 <__d2b+0x60>
 8011e40:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011e44:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011e48:	f8c9 0000 	str.w	r0, [r9]
 8011e4c:	6918      	ldr	r0, [r3, #16]
 8011e4e:	f7ff fcaf 	bl	80117b0 <__hi0bits>
 8011e52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011e56:	e7df      	b.n	8011e18 <__d2b+0x70>
 8011e58:	08013d9d 	.word	0x08013d9d
 8011e5c:	08013e28 	.word	0x08013e28

08011e60 <__ratio>:
 8011e60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e64:	4688      	mov	r8, r1
 8011e66:	4669      	mov	r1, sp
 8011e68:	4681      	mov	r9, r0
 8011e6a:	f7ff ff4d 	bl	8011d08 <__b2d>
 8011e6e:	a901      	add	r1, sp, #4
 8011e70:	4640      	mov	r0, r8
 8011e72:	ec55 4b10 	vmov	r4, r5, d0
 8011e76:	f7ff ff47 	bl	8011d08 <__b2d>
 8011e7a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011e7e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011e82:	eba3 0c02 	sub.w	ip, r3, r2
 8011e86:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011e8a:	1a9b      	subs	r3, r3, r2
 8011e8c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8011e90:	ec51 0b10 	vmov	r0, r1, d0
 8011e94:	2b00      	cmp	r3, #0
 8011e96:	bfd6      	itet	le
 8011e98:	460a      	movle	r2, r1
 8011e9a:	462a      	movgt	r2, r5
 8011e9c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011ea0:	468b      	mov	fp, r1
 8011ea2:	462f      	mov	r7, r5
 8011ea4:	bfd4      	ite	le
 8011ea6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8011eaa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011eae:	4620      	mov	r0, r4
 8011eb0:	ee10 2a10 	vmov	r2, s0
 8011eb4:	465b      	mov	r3, fp
 8011eb6:	4639      	mov	r1, r7
 8011eb8:	f7ee fcf0 	bl	800089c <__aeabi_ddiv>
 8011ebc:	ec41 0b10 	vmov	d0, r0, r1
 8011ec0:	b003      	add	sp, #12
 8011ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011ec6 <__copybits>:
 8011ec6:	3901      	subs	r1, #1
 8011ec8:	b570      	push	{r4, r5, r6, lr}
 8011eca:	1149      	asrs	r1, r1, #5
 8011ecc:	6914      	ldr	r4, [r2, #16]
 8011ece:	3101      	adds	r1, #1
 8011ed0:	f102 0314 	add.w	r3, r2, #20
 8011ed4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011ed8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011edc:	1f05      	subs	r5, r0, #4
 8011ede:	42a3      	cmp	r3, r4
 8011ee0:	d30c      	bcc.n	8011efc <__copybits+0x36>
 8011ee2:	1aa3      	subs	r3, r4, r2
 8011ee4:	3b11      	subs	r3, #17
 8011ee6:	f023 0303 	bic.w	r3, r3, #3
 8011eea:	3211      	adds	r2, #17
 8011eec:	42a2      	cmp	r2, r4
 8011eee:	bf88      	it	hi
 8011ef0:	2300      	movhi	r3, #0
 8011ef2:	4418      	add	r0, r3
 8011ef4:	2300      	movs	r3, #0
 8011ef6:	4288      	cmp	r0, r1
 8011ef8:	d305      	bcc.n	8011f06 <__copybits+0x40>
 8011efa:	bd70      	pop	{r4, r5, r6, pc}
 8011efc:	f853 6b04 	ldr.w	r6, [r3], #4
 8011f00:	f845 6f04 	str.w	r6, [r5, #4]!
 8011f04:	e7eb      	b.n	8011ede <__copybits+0x18>
 8011f06:	f840 3b04 	str.w	r3, [r0], #4
 8011f0a:	e7f4      	b.n	8011ef6 <__copybits+0x30>

08011f0c <__any_on>:
 8011f0c:	f100 0214 	add.w	r2, r0, #20
 8011f10:	6900      	ldr	r0, [r0, #16]
 8011f12:	114b      	asrs	r3, r1, #5
 8011f14:	4298      	cmp	r0, r3
 8011f16:	b510      	push	{r4, lr}
 8011f18:	db11      	blt.n	8011f3e <__any_on+0x32>
 8011f1a:	dd0a      	ble.n	8011f32 <__any_on+0x26>
 8011f1c:	f011 011f 	ands.w	r1, r1, #31
 8011f20:	d007      	beq.n	8011f32 <__any_on+0x26>
 8011f22:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011f26:	fa24 f001 	lsr.w	r0, r4, r1
 8011f2a:	fa00 f101 	lsl.w	r1, r0, r1
 8011f2e:	428c      	cmp	r4, r1
 8011f30:	d10b      	bne.n	8011f4a <__any_on+0x3e>
 8011f32:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011f36:	4293      	cmp	r3, r2
 8011f38:	d803      	bhi.n	8011f42 <__any_on+0x36>
 8011f3a:	2000      	movs	r0, #0
 8011f3c:	bd10      	pop	{r4, pc}
 8011f3e:	4603      	mov	r3, r0
 8011f40:	e7f7      	b.n	8011f32 <__any_on+0x26>
 8011f42:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011f46:	2900      	cmp	r1, #0
 8011f48:	d0f5      	beq.n	8011f36 <__any_on+0x2a>
 8011f4a:	2001      	movs	r0, #1
 8011f4c:	e7f6      	b.n	8011f3c <__any_on+0x30>

08011f4e <_calloc_r>:
 8011f4e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011f50:	fba1 2402 	umull	r2, r4, r1, r2
 8011f54:	b94c      	cbnz	r4, 8011f6a <_calloc_r+0x1c>
 8011f56:	4611      	mov	r1, r2
 8011f58:	9201      	str	r2, [sp, #4]
 8011f5a:	f7fc fa85 	bl	800e468 <_malloc_r>
 8011f5e:	9a01      	ldr	r2, [sp, #4]
 8011f60:	4605      	mov	r5, r0
 8011f62:	b930      	cbnz	r0, 8011f72 <_calloc_r+0x24>
 8011f64:	4628      	mov	r0, r5
 8011f66:	b003      	add	sp, #12
 8011f68:	bd30      	pop	{r4, r5, pc}
 8011f6a:	220c      	movs	r2, #12
 8011f6c:	6002      	str	r2, [r0, #0]
 8011f6e:	2500      	movs	r5, #0
 8011f70:	e7f8      	b.n	8011f64 <_calloc_r+0x16>
 8011f72:	4621      	mov	r1, r4
 8011f74:	f7fc fa04 	bl	800e380 <memset>
 8011f78:	e7f4      	b.n	8011f64 <_calloc_r+0x16>

08011f7a <__ssputs_r>:
 8011f7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011f7e:	688e      	ldr	r6, [r1, #8]
 8011f80:	429e      	cmp	r6, r3
 8011f82:	4682      	mov	sl, r0
 8011f84:	460c      	mov	r4, r1
 8011f86:	4690      	mov	r8, r2
 8011f88:	461f      	mov	r7, r3
 8011f8a:	d838      	bhi.n	8011ffe <__ssputs_r+0x84>
 8011f8c:	898a      	ldrh	r2, [r1, #12]
 8011f8e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011f92:	d032      	beq.n	8011ffa <__ssputs_r+0x80>
 8011f94:	6825      	ldr	r5, [r4, #0]
 8011f96:	6909      	ldr	r1, [r1, #16]
 8011f98:	eba5 0901 	sub.w	r9, r5, r1
 8011f9c:	6965      	ldr	r5, [r4, #20]
 8011f9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011fa2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011fa6:	3301      	adds	r3, #1
 8011fa8:	444b      	add	r3, r9
 8011faa:	106d      	asrs	r5, r5, #1
 8011fac:	429d      	cmp	r5, r3
 8011fae:	bf38      	it	cc
 8011fb0:	461d      	movcc	r5, r3
 8011fb2:	0553      	lsls	r3, r2, #21
 8011fb4:	d531      	bpl.n	801201a <__ssputs_r+0xa0>
 8011fb6:	4629      	mov	r1, r5
 8011fb8:	f7fc fa56 	bl	800e468 <_malloc_r>
 8011fbc:	4606      	mov	r6, r0
 8011fbe:	b950      	cbnz	r0, 8011fd6 <__ssputs_r+0x5c>
 8011fc0:	230c      	movs	r3, #12
 8011fc2:	f8ca 3000 	str.w	r3, [sl]
 8011fc6:	89a3      	ldrh	r3, [r4, #12]
 8011fc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011fcc:	81a3      	strh	r3, [r4, #12]
 8011fce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011fd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011fd6:	6921      	ldr	r1, [r4, #16]
 8011fd8:	464a      	mov	r2, r9
 8011fda:	f7ff fadd 	bl	8011598 <memcpy>
 8011fde:	89a3      	ldrh	r3, [r4, #12]
 8011fe0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011fe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011fe8:	81a3      	strh	r3, [r4, #12]
 8011fea:	6126      	str	r6, [r4, #16]
 8011fec:	6165      	str	r5, [r4, #20]
 8011fee:	444e      	add	r6, r9
 8011ff0:	eba5 0509 	sub.w	r5, r5, r9
 8011ff4:	6026      	str	r6, [r4, #0]
 8011ff6:	60a5      	str	r5, [r4, #8]
 8011ff8:	463e      	mov	r6, r7
 8011ffa:	42be      	cmp	r6, r7
 8011ffc:	d900      	bls.n	8012000 <__ssputs_r+0x86>
 8011ffe:	463e      	mov	r6, r7
 8012000:	6820      	ldr	r0, [r4, #0]
 8012002:	4632      	mov	r2, r6
 8012004:	4641      	mov	r1, r8
 8012006:	f000 fd81 	bl	8012b0c <memmove>
 801200a:	68a3      	ldr	r3, [r4, #8]
 801200c:	1b9b      	subs	r3, r3, r6
 801200e:	60a3      	str	r3, [r4, #8]
 8012010:	6823      	ldr	r3, [r4, #0]
 8012012:	4433      	add	r3, r6
 8012014:	6023      	str	r3, [r4, #0]
 8012016:	2000      	movs	r0, #0
 8012018:	e7db      	b.n	8011fd2 <__ssputs_r+0x58>
 801201a:	462a      	mov	r2, r5
 801201c:	f000 fd90 	bl	8012b40 <_realloc_r>
 8012020:	4606      	mov	r6, r0
 8012022:	2800      	cmp	r0, #0
 8012024:	d1e1      	bne.n	8011fea <__ssputs_r+0x70>
 8012026:	6921      	ldr	r1, [r4, #16]
 8012028:	4650      	mov	r0, sl
 801202a:	f7fc f9b1 	bl	800e390 <_free_r>
 801202e:	e7c7      	b.n	8011fc0 <__ssputs_r+0x46>

08012030 <_svfiprintf_r>:
 8012030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012034:	4698      	mov	r8, r3
 8012036:	898b      	ldrh	r3, [r1, #12]
 8012038:	061b      	lsls	r3, r3, #24
 801203a:	b09d      	sub	sp, #116	; 0x74
 801203c:	4607      	mov	r7, r0
 801203e:	460d      	mov	r5, r1
 8012040:	4614      	mov	r4, r2
 8012042:	d50e      	bpl.n	8012062 <_svfiprintf_r+0x32>
 8012044:	690b      	ldr	r3, [r1, #16]
 8012046:	b963      	cbnz	r3, 8012062 <_svfiprintf_r+0x32>
 8012048:	2140      	movs	r1, #64	; 0x40
 801204a:	f7fc fa0d 	bl	800e468 <_malloc_r>
 801204e:	6028      	str	r0, [r5, #0]
 8012050:	6128      	str	r0, [r5, #16]
 8012052:	b920      	cbnz	r0, 801205e <_svfiprintf_r+0x2e>
 8012054:	230c      	movs	r3, #12
 8012056:	603b      	str	r3, [r7, #0]
 8012058:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801205c:	e0d1      	b.n	8012202 <_svfiprintf_r+0x1d2>
 801205e:	2340      	movs	r3, #64	; 0x40
 8012060:	616b      	str	r3, [r5, #20]
 8012062:	2300      	movs	r3, #0
 8012064:	9309      	str	r3, [sp, #36]	; 0x24
 8012066:	2320      	movs	r3, #32
 8012068:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801206c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012070:	2330      	movs	r3, #48	; 0x30
 8012072:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801221c <_svfiprintf_r+0x1ec>
 8012076:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801207a:	f04f 0901 	mov.w	r9, #1
 801207e:	4623      	mov	r3, r4
 8012080:	469a      	mov	sl, r3
 8012082:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012086:	b10a      	cbz	r2, 801208c <_svfiprintf_r+0x5c>
 8012088:	2a25      	cmp	r2, #37	; 0x25
 801208a:	d1f9      	bne.n	8012080 <_svfiprintf_r+0x50>
 801208c:	ebba 0b04 	subs.w	fp, sl, r4
 8012090:	d00b      	beq.n	80120aa <_svfiprintf_r+0x7a>
 8012092:	465b      	mov	r3, fp
 8012094:	4622      	mov	r2, r4
 8012096:	4629      	mov	r1, r5
 8012098:	4638      	mov	r0, r7
 801209a:	f7ff ff6e 	bl	8011f7a <__ssputs_r>
 801209e:	3001      	adds	r0, #1
 80120a0:	f000 80aa 	beq.w	80121f8 <_svfiprintf_r+0x1c8>
 80120a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80120a6:	445a      	add	r2, fp
 80120a8:	9209      	str	r2, [sp, #36]	; 0x24
 80120aa:	f89a 3000 	ldrb.w	r3, [sl]
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	f000 80a2 	beq.w	80121f8 <_svfiprintf_r+0x1c8>
 80120b4:	2300      	movs	r3, #0
 80120b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80120ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80120be:	f10a 0a01 	add.w	sl, sl, #1
 80120c2:	9304      	str	r3, [sp, #16]
 80120c4:	9307      	str	r3, [sp, #28]
 80120c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80120ca:	931a      	str	r3, [sp, #104]	; 0x68
 80120cc:	4654      	mov	r4, sl
 80120ce:	2205      	movs	r2, #5
 80120d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120d4:	4851      	ldr	r0, [pc, #324]	; (801221c <_svfiprintf_r+0x1ec>)
 80120d6:	f7ee f8ab 	bl	8000230 <memchr>
 80120da:	9a04      	ldr	r2, [sp, #16]
 80120dc:	b9d8      	cbnz	r0, 8012116 <_svfiprintf_r+0xe6>
 80120de:	06d0      	lsls	r0, r2, #27
 80120e0:	bf44      	itt	mi
 80120e2:	2320      	movmi	r3, #32
 80120e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80120e8:	0711      	lsls	r1, r2, #28
 80120ea:	bf44      	itt	mi
 80120ec:	232b      	movmi	r3, #43	; 0x2b
 80120ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80120f2:	f89a 3000 	ldrb.w	r3, [sl]
 80120f6:	2b2a      	cmp	r3, #42	; 0x2a
 80120f8:	d015      	beq.n	8012126 <_svfiprintf_r+0xf6>
 80120fa:	9a07      	ldr	r2, [sp, #28]
 80120fc:	4654      	mov	r4, sl
 80120fe:	2000      	movs	r0, #0
 8012100:	f04f 0c0a 	mov.w	ip, #10
 8012104:	4621      	mov	r1, r4
 8012106:	f811 3b01 	ldrb.w	r3, [r1], #1
 801210a:	3b30      	subs	r3, #48	; 0x30
 801210c:	2b09      	cmp	r3, #9
 801210e:	d94e      	bls.n	80121ae <_svfiprintf_r+0x17e>
 8012110:	b1b0      	cbz	r0, 8012140 <_svfiprintf_r+0x110>
 8012112:	9207      	str	r2, [sp, #28]
 8012114:	e014      	b.n	8012140 <_svfiprintf_r+0x110>
 8012116:	eba0 0308 	sub.w	r3, r0, r8
 801211a:	fa09 f303 	lsl.w	r3, r9, r3
 801211e:	4313      	orrs	r3, r2
 8012120:	9304      	str	r3, [sp, #16]
 8012122:	46a2      	mov	sl, r4
 8012124:	e7d2      	b.n	80120cc <_svfiprintf_r+0x9c>
 8012126:	9b03      	ldr	r3, [sp, #12]
 8012128:	1d19      	adds	r1, r3, #4
 801212a:	681b      	ldr	r3, [r3, #0]
 801212c:	9103      	str	r1, [sp, #12]
 801212e:	2b00      	cmp	r3, #0
 8012130:	bfbb      	ittet	lt
 8012132:	425b      	neglt	r3, r3
 8012134:	f042 0202 	orrlt.w	r2, r2, #2
 8012138:	9307      	strge	r3, [sp, #28]
 801213a:	9307      	strlt	r3, [sp, #28]
 801213c:	bfb8      	it	lt
 801213e:	9204      	strlt	r2, [sp, #16]
 8012140:	7823      	ldrb	r3, [r4, #0]
 8012142:	2b2e      	cmp	r3, #46	; 0x2e
 8012144:	d10c      	bne.n	8012160 <_svfiprintf_r+0x130>
 8012146:	7863      	ldrb	r3, [r4, #1]
 8012148:	2b2a      	cmp	r3, #42	; 0x2a
 801214a:	d135      	bne.n	80121b8 <_svfiprintf_r+0x188>
 801214c:	9b03      	ldr	r3, [sp, #12]
 801214e:	1d1a      	adds	r2, r3, #4
 8012150:	681b      	ldr	r3, [r3, #0]
 8012152:	9203      	str	r2, [sp, #12]
 8012154:	2b00      	cmp	r3, #0
 8012156:	bfb8      	it	lt
 8012158:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801215c:	3402      	adds	r4, #2
 801215e:	9305      	str	r3, [sp, #20]
 8012160:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801222c <_svfiprintf_r+0x1fc>
 8012164:	7821      	ldrb	r1, [r4, #0]
 8012166:	2203      	movs	r2, #3
 8012168:	4650      	mov	r0, sl
 801216a:	f7ee f861 	bl	8000230 <memchr>
 801216e:	b140      	cbz	r0, 8012182 <_svfiprintf_r+0x152>
 8012170:	2340      	movs	r3, #64	; 0x40
 8012172:	eba0 000a 	sub.w	r0, r0, sl
 8012176:	fa03 f000 	lsl.w	r0, r3, r0
 801217a:	9b04      	ldr	r3, [sp, #16]
 801217c:	4303      	orrs	r3, r0
 801217e:	3401      	adds	r4, #1
 8012180:	9304      	str	r3, [sp, #16]
 8012182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012186:	4826      	ldr	r0, [pc, #152]	; (8012220 <_svfiprintf_r+0x1f0>)
 8012188:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801218c:	2206      	movs	r2, #6
 801218e:	f7ee f84f 	bl	8000230 <memchr>
 8012192:	2800      	cmp	r0, #0
 8012194:	d038      	beq.n	8012208 <_svfiprintf_r+0x1d8>
 8012196:	4b23      	ldr	r3, [pc, #140]	; (8012224 <_svfiprintf_r+0x1f4>)
 8012198:	bb1b      	cbnz	r3, 80121e2 <_svfiprintf_r+0x1b2>
 801219a:	9b03      	ldr	r3, [sp, #12]
 801219c:	3307      	adds	r3, #7
 801219e:	f023 0307 	bic.w	r3, r3, #7
 80121a2:	3308      	adds	r3, #8
 80121a4:	9303      	str	r3, [sp, #12]
 80121a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80121a8:	4433      	add	r3, r6
 80121aa:	9309      	str	r3, [sp, #36]	; 0x24
 80121ac:	e767      	b.n	801207e <_svfiprintf_r+0x4e>
 80121ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80121b2:	460c      	mov	r4, r1
 80121b4:	2001      	movs	r0, #1
 80121b6:	e7a5      	b.n	8012104 <_svfiprintf_r+0xd4>
 80121b8:	2300      	movs	r3, #0
 80121ba:	3401      	adds	r4, #1
 80121bc:	9305      	str	r3, [sp, #20]
 80121be:	4619      	mov	r1, r3
 80121c0:	f04f 0c0a 	mov.w	ip, #10
 80121c4:	4620      	mov	r0, r4
 80121c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80121ca:	3a30      	subs	r2, #48	; 0x30
 80121cc:	2a09      	cmp	r2, #9
 80121ce:	d903      	bls.n	80121d8 <_svfiprintf_r+0x1a8>
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d0c5      	beq.n	8012160 <_svfiprintf_r+0x130>
 80121d4:	9105      	str	r1, [sp, #20]
 80121d6:	e7c3      	b.n	8012160 <_svfiprintf_r+0x130>
 80121d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80121dc:	4604      	mov	r4, r0
 80121de:	2301      	movs	r3, #1
 80121e0:	e7f0      	b.n	80121c4 <_svfiprintf_r+0x194>
 80121e2:	ab03      	add	r3, sp, #12
 80121e4:	9300      	str	r3, [sp, #0]
 80121e6:	462a      	mov	r2, r5
 80121e8:	4b0f      	ldr	r3, [pc, #60]	; (8012228 <_svfiprintf_r+0x1f8>)
 80121ea:	a904      	add	r1, sp, #16
 80121ec:	4638      	mov	r0, r7
 80121ee:	f7fc fa4f 	bl	800e690 <_printf_float>
 80121f2:	1c42      	adds	r2, r0, #1
 80121f4:	4606      	mov	r6, r0
 80121f6:	d1d6      	bne.n	80121a6 <_svfiprintf_r+0x176>
 80121f8:	89ab      	ldrh	r3, [r5, #12]
 80121fa:	065b      	lsls	r3, r3, #25
 80121fc:	f53f af2c 	bmi.w	8012058 <_svfiprintf_r+0x28>
 8012200:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012202:	b01d      	add	sp, #116	; 0x74
 8012204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012208:	ab03      	add	r3, sp, #12
 801220a:	9300      	str	r3, [sp, #0]
 801220c:	462a      	mov	r2, r5
 801220e:	4b06      	ldr	r3, [pc, #24]	; (8012228 <_svfiprintf_r+0x1f8>)
 8012210:	a904      	add	r1, sp, #16
 8012212:	4638      	mov	r0, r7
 8012214:	f7fc fce0 	bl	800ebd8 <_printf_i>
 8012218:	e7eb      	b.n	80121f2 <_svfiprintf_r+0x1c2>
 801221a:	bf00      	nop
 801221c:	08013f84 	.word	0x08013f84
 8012220:	08013f8e 	.word	0x08013f8e
 8012224:	0800e691 	.word	0x0800e691
 8012228:	08011f7b 	.word	0x08011f7b
 801222c:	08013f8a 	.word	0x08013f8a

08012230 <__sfputc_r>:
 8012230:	6893      	ldr	r3, [r2, #8]
 8012232:	3b01      	subs	r3, #1
 8012234:	2b00      	cmp	r3, #0
 8012236:	b410      	push	{r4}
 8012238:	6093      	str	r3, [r2, #8]
 801223a:	da08      	bge.n	801224e <__sfputc_r+0x1e>
 801223c:	6994      	ldr	r4, [r2, #24]
 801223e:	42a3      	cmp	r3, r4
 8012240:	db01      	blt.n	8012246 <__sfputc_r+0x16>
 8012242:	290a      	cmp	r1, #10
 8012244:	d103      	bne.n	801224e <__sfputc_r+0x1e>
 8012246:	f85d 4b04 	ldr.w	r4, [sp], #4
 801224a:	f000 b969 	b.w	8012520 <__swbuf_r>
 801224e:	6813      	ldr	r3, [r2, #0]
 8012250:	1c58      	adds	r0, r3, #1
 8012252:	6010      	str	r0, [r2, #0]
 8012254:	7019      	strb	r1, [r3, #0]
 8012256:	4608      	mov	r0, r1
 8012258:	f85d 4b04 	ldr.w	r4, [sp], #4
 801225c:	4770      	bx	lr

0801225e <__sfputs_r>:
 801225e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012260:	4606      	mov	r6, r0
 8012262:	460f      	mov	r7, r1
 8012264:	4614      	mov	r4, r2
 8012266:	18d5      	adds	r5, r2, r3
 8012268:	42ac      	cmp	r4, r5
 801226a:	d101      	bne.n	8012270 <__sfputs_r+0x12>
 801226c:	2000      	movs	r0, #0
 801226e:	e007      	b.n	8012280 <__sfputs_r+0x22>
 8012270:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012274:	463a      	mov	r2, r7
 8012276:	4630      	mov	r0, r6
 8012278:	f7ff ffda 	bl	8012230 <__sfputc_r>
 801227c:	1c43      	adds	r3, r0, #1
 801227e:	d1f3      	bne.n	8012268 <__sfputs_r+0xa>
 8012280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012284 <_vfiprintf_r>:
 8012284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012288:	460d      	mov	r5, r1
 801228a:	b09d      	sub	sp, #116	; 0x74
 801228c:	4614      	mov	r4, r2
 801228e:	4698      	mov	r8, r3
 8012290:	4606      	mov	r6, r0
 8012292:	b118      	cbz	r0, 801229c <_vfiprintf_r+0x18>
 8012294:	6983      	ldr	r3, [r0, #24]
 8012296:	b90b      	cbnz	r3, 801229c <_vfiprintf_r+0x18>
 8012298:	f000 fb32 	bl	8012900 <__sinit>
 801229c:	4b89      	ldr	r3, [pc, #548]	; (80124c4 <_vfiprintf_r+0x240>)
 801229e:	429d      	cmp	r5, r3
 80122a0:	d11b      	bne.n	80122da <_vfiprintf_r+0x56>
 80122a2:	6875      	ldr	r5, [r6, #4]
 80122a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80122a6:	07d9      	lsls	r1, r3, #31
 80122a8:	d405      	bmi.n	80122b6 <_vfiprintf_r+0x32>
 80122aa:	89ab      	ldrh	r3, [r5, #12]
 80122ac:	059a      	lsls	r2, r3, #22
 80122ae:	d402      	bmi.n	80122b6 <_vfiprintf_r+0x32>
 80122b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80122b2:	f000 fbc3 	bl	8012a3c <__retarget_lock_acquire_recursive>
 80122b6:	89ab      	ldrh	r3, [r5, #12]
 80122b8:	071b      	lsls	r3, r3, #28
 80122ba:	d501      	bpl.n	80122c0 <_vfiprintf_r+0x3c>
 80122bc:	692b      	ldr	r3, [r5, #16]
 80122be:	b9eb      	cbnz	r3, 80122fc <_vfiprintf_r+0x78>
 80122c0:	4629      	mov	r1, r5
 80122c2:	4630      	mov	r0, r6
 80122c4:	f000 f98c 	bl	80125e0 <__swsetup_r>
 80122c8:	b1c0      	cbz	r0, 80122fc <_vfiprintf_r+0x78>
 80122ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80122cc:	07dc      	lsls	r4, r3, #31
 80122ce:	d50e      	bpl.n	80122ee <_vfiprintf_r+0x6a>
 80122d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80122d4:	b01d      	add	sp, #116	; 0x74
 80122d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122da:	4b7b      	ldr	r3, [pc, #492]	; (80124c8 <_vfiprintf_r+0x244>)
 80122dc:	429d      	cmp	r5, r3
 80122de:	d101      	bne.n	80122e4 <_vfiprintf_r+0x60>
 80122e0:	68b5      	ldr	r5, [r6, #8]
 80122e2:	e7df      	b.n	80122a4 <_vfiprintf_r+0x20>
 80122e4:	4b79      	ldr	r3, [pc, #484]	; (80124cc <_vfiprintf_r+0x248>)
 80122e6:	429d      	cmp	r5, r3
 80122e8:	bf08      	it	eq
 80122ea:	68f5      	ldreq	r5, [r6, #12]
 80122ec:	e7da      	b.n	80122a4 <_vfiprintf_r+0x20>
 80122ee:	89ab      	ldrh	r3, [r5, #12]
 80122f0:	0598      	lsls	r0, r3, #22
 80122f2:	d4ed      	bmi.n	80122d0 <_vfiprintf_r+0x4c>
 80122f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80122f6:	f000 fba2 	bl	8012a3e <__retarget_lock_release_recursive>
 80122fa:	e7e9      	b.n	80122d0 <_vfiprintf_r+0x4c>
 80122fc:	2300      	movs	r3, #0
 80122fe:	9309      	str	r3, [sp, #36]	; 0x24
 8012300:	2320      	movs	r3, #32
 8012302:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012306:	f8cd 800c 	str.w	r8, [sp, #12]
 801230a:	2330      	movs	r3, #48	; 0x30
 801230c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80124d0 <_vfiprintf_r+0x24c>
 8012310:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012314:	f04f 0901 	mov.w	r9, #1
 8012318:	4623      	mov	r3, r4
 801231a:	469a      	mov	sl, r3
 801231c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012320:	b10a      	cbz	r2, 8012326 <_vfiprintf_r+0xa2>
 8012322:	2a25      	cmp	r2, #37	; 0x25
 8012324:	d1f9      	bne.n	801231a <_vfiprintf_r+0x96>
 8012326:	ebba 0b04 	subs.w	fp, sl, r4
 801232a:	d00b      	beq.n	8012344 <_vfiprintf_r+0xc0>
 801232c:	465b      	mov	r3, fp
 801232e:	4622      	mov	r2, r4
 8012330:	4629      	mov	r1, r5
 8012332:	4630      	mov	r0, r6
 8012334:	f7ff ff93 	bl	801225e <__sfputs_r>
 8012338:	3001      	adds	r0, #1
 801233a:	f000 80aa 	beq.w	8012492 <_vfiprintf_r+0x20e>
 801233e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012340:	445a      	add	r2, fp
 8012342:	9209      	str	r2, [sp, #36]	; 0x24
 8012344:	f89a 3000 	ldrb.w	r3, [sl]
 8012348:	2b00      	cmp	r3, #0
 801234a:	f000 80a2 	beq.w	8012492 <_vfiprintf_r+0x20e>
 801234e:	2300      	movs	r3, #0
 8012350:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012354:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012358:	f10a 0a01 	add.w	sl, sl, #1
 801235c:	9304      	str	r3, [sp, #16]
 801235e:	9307      	str	r3, [sp, #28]
 8012360:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012364:	931a      	str	r3, [sp, #104]	; 0x68
 8012366:	4654      	mov	r4, sl
 8012368:	2205      	movs	r2, #5
 801236a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801236e:	4858      	ldr	r0, [pc, #352]	; (80124d0 <_vfiprintf_r+0x24c>)
 8012370:	f7ed ff5e 	bl	8000230 <memchr>
 8012374:	9a04      	ldr	r2, [sp, #16]
 8012376:	b9d8      	cbnz	r0, 80123b0 <_vfiprintf_r+0x12c>
 8012378:	06d1      	lsls	r1, r2, #27
 801237a:	bf44      	itt	mi
 801237c:	2320      	movmi	r3, #32
 801237e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012382:	0713      	lsls	r3, r2, #28
 8012384:	bf44      	itt	mi
 8012386:	232b      	movmi	r3, #43	; 0x2b
 8012388:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801238c:	f89a 3000 	ldrb.w	r3, [sl]
 8012390:	2b2a      	cmp	r3, #42	; 0x2a
 8012392:	d015      	beq.n	80123c0 <_vfiprintf_r+0x13c>
 8012394:	9a07      	ldr	r2, [sp, #28]
 8012396:	4654      	mov	r4, sl
 8012398:	2000      	movs	r0, #0
 801239a:	f04f 0c0a 	mov.w	ip, #10
 801239e:	4621      	mov	r1, r4
 80123a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80123a4:	3b30      	subs	r3, #48	; 0x30
 80123a6:	2b09      	cmp	r3, #9
 80123a8:	d94e      	bls.n	8012448 <_vfiprintf_r+0x1c4>
 80123aa:	b1b0      	cbz	r0, 80123da <_vfiprintf_r+0x156>
 80123ac:	9207      	str	r2, [sp, #28]
 80123ae:	e014      	b.n	80123da <_vfiprintf_r+0x156>
 80123b0:	eba0 0308 	sub.w	r3, r0, r8
 80123b4:	fa09 f303 	lsl.w	r3, r9, r3
 80123b8:	4313      	orrs	r3, r2
 80123ba:	9304      	str	r3, [sp, #16]
 80123bc:	46a2      	mov	sl, r4
 80123be:	e7d2      	b.n	8012366 <_vfiprintf_r+0xe2>
 80123c0:	9b03      	ldr	r3, [sp, #12]
 80123c2:	1d19      	adds	r1, r3, #4
 80123c4:	681b      	ldr	r3, [r3, #0]
 80123c6:	9103      	str	r1, [sp, #12]
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	bfbb      	ittet	lt
 80123cc:	425b      	neglt	r3, r3
 80123ce:	f042 0202 	orrlt.w	r2, r2, #2
 80123d2:	9307      	strge	r3, [sp, #28]
 80123d4:	9307      	strlt	r3, [sp, #28]
 80123d6:	bfb8      	it	lt
 80123d8:	9204      	strlt	r2, [sp, #16]
 80123da:	7823      	ldrb	r3, [r4, #0]
 80123dc:	2b2e      	cmp	r3, #46	; 0x2e
 80123de:	d10c      	bne.n	80123fa <_vfiprintf_r+0x176>
 80123e0:	7863      	ldrb	r3, [r4, #1]
 80123e2:	2b2a      	cmp	r3, #42	; 0x2a
 80123e4:	d135      	bne.n	8012452 <_vfiprintf_r+0x1ce>
 80123e6:	9b03      	ldr	r3, [sp, #12]
 80123e8:	1d1a      	adds	r2, r3, #4
 80123ea:	681b      	ldr	r3, [r3, #0]
 80123ec:	9203      	str	r2, [sp, #12]
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	bfb8      	it	lt
 80123f2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80123f6:	3402      	adds	r4, #2
 80123f8:	9305      	str	r3, [sp, #20]
 80123fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80124e0 <_vfiprintf_r+0x25c>
 80123fe:	7821      	ldrb	r1, [r4, #0]
 8012400:	2203      	movs	r2, #3
 8012402:	4650      	mov	r0, sl
 8012404:	f7ed ff14 	bl	8000230 <memchr>
 8012408:	b140      	cbz	r0, 801241c <_vfiprintf_r+0x198>
 801240a:	2340      	movs	r3, #64	; 0x40
 801240c:	eba0 000a 	sub.w	r0, r0, sl
 8012410:	fa03 f000 	lsl.w	r0, r3, r0
 8012414:	9b04      	ldr	r3, [sp, #16]
 8012416:	4303      	orrs	r3, r0
 8012418:	3401      	adds	r4, #1
 801241a:	9304      	str	r3, [sp, #16]
 801241c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012420:	482c      	ldr	r0, [pc, #176]	; (80124d4 <_vfiprintf_r+0x250>)
 8012422:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012426:	2206      	movs	r2, #6
 8012428:	f7ed ff02 	bl	8000230 <memchr>
 801242c:	2800      	cmp	r0, #0
 801242e:	d03f      	beq.n	80124b0 <_vfiprintf_r+0x22c>
 8012430:	4b29      	ldr	r3, [pc, #164]	; (80124d8 <_vfiprintf_r+0x254>)
 8012432:	bb1b      	cbnz	r3, 801247c <_vfiprintf_r+0x1f8>
 8012434:	9b03      	ldr	r3, [sp, #12]
 8012436:	3307      	adds	r3, #7
 8012438:	f023 0307 	bic.w	r3, r3, #7
 801243c:	3308      	adds	r3, #8
 801243e:	9303      	str	r3, [sp, #12]
 8012440:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012442:	443b      	add	r3, r7
 8012444:	9309      	str	r3, [sp, #36]	; 0x24
 8012446:	e767      	b.n	8012318 <_vfiprintf_r+0x94>
 8012448:	fb0c 3202 	mla	r2, ip, r2, r3
 801244c:	460c      	mov	r4, r1
 801244e:	2001      	movs	r0, #1
 8012450:	e7a5      	b.n	801239e <_vfiprintf_r+0x11a>
 8012452:	2300      	movs	r3, #0
 8012454:	3401      	adds	r4, #1
 8012456:	9305      	str	r3, [sp, #20]
 8012458:	4619      	mov	r1, r3
 801245a:	f04f 0c0a 	mov.w	ip, #10
 801245e:	4620      	mov	r0, r4
 8012460:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012464:	3a30      	subs	r2, #48	; 0x30
 8012466:	2a09      	cmp	r2, #9
 8012468:	d903      	bls.n	8012472 <_vfiprintf_r+0x1ee>
 801246a:	2b00      	cmp	r3, #0
 801246c:	d0c5      	beq.n	80123fa <_vfiprintf_r+0x176>
 801246e:	9105      	str	r1, [sp, #20]
 8012470:	e7c3      	b.n	80123fa <_vfiprintf_r+0x176>
 8012472:	fb0c 2101 	mla	r1, ip, r1, r2
 8012476:	4604      	mov	r4, r0
 8012478:	2301      	movs	r3, #1
 801247a:	e7f0      	b.n	801245e <_vfiprintf_r+0x1da>
 801247c:	ab03      	add	r3, sp, #12
 801247e:	9300      	str	r3, [sp, #0]
 8012480:	462a      	mov	r2, r5
 8012482:	4b16      	ldr	r3, [pc, #88]	; (80124dc <_vfiprintf_r+0x258>)
 8012484:	a904      	add	r1, sp, #16
 8012486:	4630      	mov	r0, r6
 8012488:	f7fc f902 	bl	800e690 <_printf_float>
 801248c:	4607      	mov	r7, r0
 801248e:	1c78      	adds	r0, r7, #1
 8012490:	d1d6      	bne.n	8012440 <_vfiprintf_r+0x1bc>
 8012492:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012494:	07d9      	lsls	r1, r3, #31
 8012496:	d405      	bmi.n	80124a4 <_vfiprintf_r+0x220>
 8012498:	89ab      	ldrh	r3, [r5, #12]
 801249a:	059a      	lsls	r2, r3, #22
 801249c:	d402      	bmi.n	80124a4 <_vfiprintf_r+0x220>
 801249e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80124a0:	f000 facd 	bl	8012a3e <__retarget_lock_release_recursive>
 80124a4:	89ab      	ldrh	r3, [r5, #12]
 80124a6:	065b      	lsls	r3, r3, #25
 80124a8:	f53f af12 	bmi.w	80122d0 <_vfiprintf_r+0x4c>
 80124ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80124ae:	e711      	b.n	80122d4 <_vfiprintf_r+0x50>
 80124b0:	ab03      	add	r3, sp, #12
 80124b2:	9300      	str	r3, [sp, #0]
 80124b4:	462a      	mov	r2, r5
 80124b6:	4b09      	ldr	r3, [pc, #36]	; (80124dc <_vfiprintf_r+0x258>)
 80124b8:	a904      	add	r1, sp, #16
 80124ba:	4630      	mov	r0, r6
 80124bc:	f7fc fb8c 	bl	800ebd8 <_printf_i>
 80124c0:	e7e4      	b.n	801248c <_vfiprintf_r+0x208>
 80124c2:	bf00      	nop
 80124c4:	08013fb8 	.word	0x08013fb8
 80124c8:	08013fd8 	.word	0x08013fd8
 80124cc:	08013f98 	.word	0x08013f98
 80124d0:	08013f84 	.word	0x08013f84
 80124d4:	08013f8e 	.word	0x08013f8e
 80124d8:	0800e691 	.word	0x0800e691
 80124dc:	0801225f 	.word	0x0801225f
 80124e0:	08013f8a 	.word	0x08013f8a
 80124e4:	00000000 	.word	0x00000000

080124e8 <nan>:
 80124e8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80124f0 <nan+0x8>
 80124ec:	4770      	bx	lr
 80124ee:	bf00      	nop
 80124f0:	00000000 	.word	0x00000000
 80124f4:	7ff80000 	.word	0x7ff80000

080124f8 <strncmp>:
 80124f8:	b510      	push	{r4, lr}
 80124fa:	b17a      	cbz	r2, 801251c <strncmp+0x24>
 80124fc:	4603      	mov	r3, r0
 80124fe:	3901      	subs	r1, #1
 8012500:	1884      	adds	r4, r0, r2
 8012502:	f813 0b01 	ldrb.w	r0, [r3], #1
 8012506:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801250a:	4290      	cmp	r0, r2
 801250c:	d101      	bne.n	8012512 <strncmp+0x1a>
 801250e:	42a3      	cmp	r3, r4
 8012510:	d101      	bne.n	8012516 <strncmp+0x1e>
 8012512:	1a80      	subs	r0, r0, r2
 8012514:	bd10      	pop	{r4, pc}
 8012516:	2800      	cmp	r0, #0
 8012518:	d1f3      	bne.n	8012502 <strncmp+0xa>
 801251a:	e7fa      	b.n	8012512 <strncmp+0x1a>
 801251c:	4610      	mov	r0, r2
 801251e:	e7f9      	b.n	8012514 <strncmp+0x1c>

08012520 <__swbuf_r>:
 8012520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012522:	460e      	mov	r6, r1
 8012524:	4614      	mov	r4, r2
 8012526:	4605      	mov	r5, r0
 8012528:	b118      	cbz	r0, 8012532 <__swbuf_r+0x12>
 801252a:	6983      	ldr	r3, [r0, #24]
 801252c:	b90b      	cbnz	r3, 8012532 <__swbuf_r+0x12>
 801252e:	f000 f9e7 	bl	8012900 <__sinit>
 8012532:	4b21      	ldr	r3, [pc, #132]	; (80125b8 <__swbuf_r+0x98>)
 8012534:	429c      	cmp	r4, r3
 8012536:	d12b      	bne.n	8012590 <__swbuf_r+0x70>
 8012538:	686c      	ldr	r4, [r5, #4]
 801253a:	69a3      	ldr	r3, [r4, #24]
 801253c:	60a3      	str	r3, [r4, #8]
 801253e:	89a3      	ldrh	r3, [r4, #12]
 8012540:	071a      	lsls	r2, r3, #28
 8012542:	d52f      	bpl.n	80125a4 <__swbuf_r+0x84>
 8012544:	6923      	ldr	r3, [r4, #16]
 8012546:	b36b      	cbz	r3, 80125a4 <__swbuf_r+0x84>
 8012548:	6923      	ldr	r3, [r4, #16]
 801254a:	6820      	ldr	r0, [r4, #0]
 801254c:	1ac0      	subs	r0, r0, r3
 801254e:	6963      	ldr	r3, [r4, #20]
 8012550:	b2f6      	uxtb	r6, r6
 8012552:	4283      	cmp	r3, r0
 8012554:	4637      	mov	r7, r6
 8012556:	dc04      	bgt.n	8012562 <__swbuf_r+0x42>
 8012558:	4621      	mov	r1, r4
 801255a:	4628      	mov	r0, r5
 801255c:	f000 f93c 	bl	80127d8 <_fflush_r>
 8012560:	bb30      	cbnz	r0, 80125b0 <__swbuf_r+0x90>
 8012562:	68a3      	ldr	r3, [r4, #8]
 8012564:	3b01      	subs	r3, #1
 8012566:	60a3      	str	r3, [r4, #8]
 8012568:	6823      	ldr	r3, [r4, #0]
 801256a:	1c5a      	adds	r2, r3, #1
 801256c:	6022      	str	r2, [r4, #0]
 801256e:	701e      	strb	r6, [r3, #0]
 8012570:	6963      	ldr	r3, [r4, #20]
 8012572:	3001      	adds	r0, #1
 8012574:	4283      	cmp	r3, r0
 8012576:	d004      	beq.n	8012582 <__swbuf_r+0x62>
 8012578:	89a3      	ldrh	r3, [r4, #12]
 801257a:	07db      	lsls	r3, r3, #31
 801257c:	d506      	bpl.n	801258c <__swbuf_r+0x6c>
 801257e:	2e0a      	cmp	r6, #10
 8012580:	d104      	bne.n	801258c <__swbuf_r+0x6c>
 8012582:	4621      	mov	r1, r4
 8012584:	4628      	mov	r0, r5
 8012586:	f000 f927 	bl	80127d8 <_fflush_r>
 801258a:	b988      	cbnz	r0, 80125b0 <__swbuf_r+0x90>
 801258c:	4638      	mov	r0, r7
 801258e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012590:	4b0a      	ldr	r3, [pc, #40]	; (80125bc <__swbuf_r+0x9c>)
 8012592:	429c      	cmp	r4, r3
 8012594:	d101      	bne.n	801259a <__swbuf_r+0x7a>
 8012596:	68ac      	ldr	r4, [r5, #8]
 8012598:	e7cf      	b.n	801253a <__swbuf_r+0x1a>
 801259a:	4b09      	ldr	r3, [pc, #36]	; (80125c0 <__swbuf_r+0xa0>)
 801259c:	429c      	cmp	r4, r3
 801259e:	bf08      	it	eq
 80125a0:	68ec      	ldreq	r4, [r5, #12]
 80125a2:	e7ca      	b.n	801253a <__swbuf_r+0x1a>
 80125a4:	4621      	mov	r1, r4
 80125a6:	4628      	mov	r0, r5
 80125a8:	f000 f81a 	bl	80125e0 <__swsetup_r>
 80125ac:	2800      	cmp	r0, #0
 80125ae:	d0cb      	beq.n	8012548 <__swbuf_r+0x28>
 80125b0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80125b4:	e7ea      	b.n	801258c <__swbuf_r+0x6c>
 80125b6:	bf00      	nop
 80125b8:	08013fb8 	.word	0x08013fb8
 80125bc:	08013fd8 	.word	0x08013fd8
 80125c0:	08013f98 	.word	0x08013f98

080125c4 <__ascii_wctomb>:
 80125c4:	b149      	cbz	r1, 80125da <__ascii_wctomb+0x16>
 80125c6:	2aff      	cmp	r2, #255	; 0xff
 80125c8:	bf85      	ittet	hi
 80125ca:	238a      	movhi	r3, #138	; 0x8a
 80125cc:	6003      	strhi	r3, [r0, #0]
 80125ce:	700a      	strbls	r2, [r1, #0]
 80125d0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80125d4:	bf98      	it	ls
 80125d6:	2001      	movls	r0, #1
 80125d8:	4770      	bx	lr
 80125da:	4608      	mov	r0, r1
 80125dc:	4770      	bx	lr
	...

080125e0 <__swsetup_r>:
 80125e0:	4b32      	ldr	r3, [pc, #200]	; (80126ac <__swsetup_r+0xcc>)
 80125e2:	b570      	push	{r4, r5, r6, lr}
 80125e4:	681d      	ldr	r5, [r3, #0]
 80125e6:	4606      	mov	r6, r0
 80125e8:	460c      	mov	r4, r1
 80125ea:	b125      	cbz	r5, 80125f6 <__swsetup_r+0x16>
 80125ec:	69ab      	ldr	r3, [r5, #24]
 80125ee:	b913      	cbnz	r3, 80125f6 <__swsetup_r+0x16>
 80125f0:	4628      	mov	r0, r5
 80125f2:	f000 f985 	bl	8012900 <__sinit>
 80125f6:	4b2e      	ldr	r3, [pc, #184]	; (80126b0 <__swsetup_r+0xd0>)
 80125f8:	429c      	cmp	r4, r3
 80125fa:	d10f      	bne.n	801261c <__swsetup_r+0x3c>
 80125fc:	686c      	ldr	r4, [r5, #4]
 80125fe:	89a3      	ldrh	r3, [r4, #12]
 8012600:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012604:	0719      	lsls	r1, r3, #28
 8012606:	d42c      	bmi.n	8012662 <__swsetup_r+0x82>
 8012608:	06dd      	lsls	r5, r3, #27
 801260a:	d411      	bmi.n	8012630 <__swsetup_r+0x50>
 801260c:	2309      	movs	r3, #9
 801260e:	6033      	str	r3, [r6, #0]
 8012610:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012614:	81a3      	strh	r3, [r4, #12]
 8012616:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801261a:	e03e      	b.n	801269a <__swsetup_r+0xba>
 801261c:	4b25      	ldr	r3, [pc, #148]	; (80126b4 <__swsetup_r+0xd4>)
 801261e:	429c      	cmp	r4, r3
 8012620:	d101      	bne.n	8012626 <__swsetup_r+0x46>
 8012622:	68ac      	ldr	r4, [r5, #8]
 8012624:	e7eb      	b.n	80125fe <__swsetup_r+0x1e>
 8012626:	4b24      	ldr	r3, [pc, #144]	; (80126b8 <__swsetup_r+0xd8>)
 8012628:	429c      	cmp	r4, r3
 801262a:	bf08      	it	eq
 801262c:	68ec      	ldreq	r4, [r5, #12]
 801262e:	e7e6      	b.n	80125fe <__swsetup_r+0x1e>
 8012630:	0758      	lsls	r0, r3, #29
 8012632:	d512      	bpl.n	801265a <__swsetup_r+0x7a>
 8012634:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012636:	b141      	cbz	r1, 801264a <__swsetup_r+0x6a>
 8012638:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801263c:	4299      	cmp	r1, r3
 801263e:	d002      	beq.n	8012646 <__swsetup_r+0x66>
 8012640:	4630      	mov	r0, r6
 8012642:	f7fb fea5 	bl	800e390 <_free_r>
 8012646:	2300      	movs	r3, #0
 8012648:	6363      	str	r3, [r4, #52]	; 0x34
 801264a:	89a3      	ldrh	r3, [r4, #12]
 801264c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012650:	81a3      	strh	r3, [r4, #12]
 8012652:	2300      	movs	r3, #0
 8012654:	6063      	str	r3, [r4, #4]
 8012656:	6923      	ldr	r3, [r4, #16]
 8012658:	6023      	str	r3, [r4, #0]
 801265a:	89a3      	ldrh	r3, [r4, #12]
 801265c:	f043 0308 	orr.w	r3, r3, #8
 8012660:	81a3      	strh	r3, [r4, #12]
 8012662:	6923      	ldr	r3, [r4, #16]
 8012664:	b94b      	cbnz	r3, 801267a <__swsetup_r+0x9a>
 8012666:	89a3      	ldrh	r3, [r4, #12]
 8012668:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801266c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012670:	d003      	beq.n	801267a <__swsetup_r+0x9a>
 8012672:	4621      	mov	r1, r4
 8012674:	4630      	mov	r0, r6
 8012676:	f000 fa09 	bl	8012a8c <__smakebuf_r>
 801267a:	89a0      	ldrh	r0, [r4, #12]
 801267c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012680:	f010 0301 	ands.w	r3, r0, #1
 8012684:	d00a      	beq.n	801269c <__swsetup_r+0xbc>
 8012686:	2300      	movs	r3, #0
 8012688:	60a3      	str	r3, [r4, #8]
 801268a:	6963      	ldr	r3, [r4, #20]
 801268c:	425b      	negs	r3, r3
 801268e:	61a3      	str	r3, [r4, #24]
 8012690:	6923      	ldr	r3, [r4, #16]
 8012692:	b943      	cbnz	r3, 80126a6 <__swsetup_r+0xc6>
 8012694:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012698:	d1ba      	bne.n	8012610 <__swsetup_r+0x30>
 801269a:	bd70      	pop	{r4, r5, r6, pc}
 801269c:	0781      	lsls	r1, r0, #30
 801269e:	bf58      	it	pl
 80126a0:	6963      	ldrpl	r3, [r4, #20]
 80126a2:	60a3      	str	r3, [r4, #8]
 80126a4:	e7f4      	b.n	8012690 <__swsetup_r+0xb0>
 80126a6:	2000      	movs	r0, #0
 80126a8:	e7f7      	b.n	801269a <__swsetup_r+0xba>
 80126aa:	bf00      	nop
 80126ac:	20000278 	.word	0x20000278
 80126b0:	08013fb8 	.word	0x08013fb8
 80126b4:	08013fd8 	.word	0x08013fd8
 80126b8:	08013f98 	.word	0x08013f98

080126bc <abort>:
 80126bc:	b508      	push	{r3, lr}
 80126be:	2006      	movs	r0, #6
 80126c0:	f000 fa96 	bl	8012bf0 <raise>
 80126c4:	2001      	movs	r0, #1
 80126c6:	f7f1 fd75 	bl	80041b4 <_exit>
	...

080126cc <__sflush_r>:
 80126cc:	898a      	ldrh	r2, [r1, #12]
 80126ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126d2:	4605      	mov	r5, r0
 80126d4:	0710      	lsls	r0, r2, #28
 80126d6:	460c      	mov	r4, r1
 80126d8:	d458      	bmi.n	801278c <__sflush_r+0xc0>
 80126da:	684b      	ldr	r3, [r1, #4]
 80126dc:	2b00      	cmp	r3, #0
 80126de:	dc05      	bgt.n	80126ec <__sflush_r+0x20>
 80126e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	dc02      	bgt.n	80126ec <__sflush_r+0x20>
 80126e6:	2000      	movs	r0, #0
 80126e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80126ee:	2e00      	cmp	r6, #0
 80126f0:	d0f9      	beq.n	80126e6 <__sflush_r+0x1a>
 80126f2:	2300      	movs	r3, #0
 80126f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80126f8:	682f      	ldr	r7, [r5, #0]
 80126fa:	602b      	str	r3, [r5, #0]
 80126fc:	d032      	beq.n	8012764 <__sflush_r+0x98>
 80126fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012700:	89a3      	ldrh	r3, [r4, #12]
 8012702:	075a      	lsls	r2, r3, #29
 8012704:	d505      	bpl.n	8012712 <__sflush_r+0x46>
 8012706:	6863      	ldr	r3, [r4, #4]
 8012708:	1ac0      	subs	r0, r0, r3
 801270a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801270c:	b10b      	cbz	r3, 8012712 <__sflush_r+0x46>
 801270e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012710:	1ac0      	subs	r0, r0, r3
 8012712:	2300      	movs	r3, #0
 8012714:	4602      	mov	r2, r0
 8012716:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012718:	6a21      	ldr	r1, [r4, #32]
 801271a:	4628      	mov	r0, r5
 801271c:	47b0      	blx	r6
 801271e:	1c43      	adds	r3, r0, #1
 8012720:	89a3      	ldrh	r3, [r4, #12]
 8012722:	d106      	bne.n	8012732 <__sflush_r+0x66>
 8012724:	6829      	ldr	r1, [r5, #0]
 8012726:	291d      	cmp	r1, #29
 8012728:	d82c      	bhi.n	8012784 <__sflush_r+0xb8>
 801272a:	4a2a      	ldr	r2, [pc, #168]	; (80127d4 <__sflush_r+0x108>)
 801272c:	40ca      	lsrs	r2, r1
 801272e:	07d6      	lsls	r6, r2, #31
 8012730:	d528      	bpl.n	8012784 <__sflush_r+0xb8>
 8012732:	2200      	movs	r2, #0
 8012734:	6062      	str	r2, [r4, #4]
 8012736:	04d9      	lsls	r1, r3, #19
 8012738:	6922      	ldr	r2, [r4, #16]
 801273a:	6022      	str	r2, [r4, #0]
 801273c:	d504      	bpl.n	8012748 <__sflush_r+0x7c>
 801273e:	1c42      	adds	r2, r0, #1
 8012740:	d101      	bne.n	8012746 <__sflush_r+0x7a>
 8012742:	682b      	ldr	r3, [r5, #0]
 8012744:	b903      	cbnz	r3, 8012748 <__sflush_r+0x7c>
 8012746:	6560      	str	r0, [r4, #84]	; 0x54
 8012748:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801274a:	602f      	str	r7, [r5, #0]
 801274c:	2900      	cmp	r1, #0
 801274e:	d0ca      	beq.n	80126e6 <__sflush_r+0x1a>
 8012750:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012754:	4299      	cmp	r1, r3
 8012756:	d002      	beq.n	801275e <__sflush_r+0x92>
 8012758:	4628      	mov	r0, r5
 801275a:	f7fb fe19 	bl	800e390 <_free_r>
 801275e:	2000      	movs	r0, #0
 8012760:	6360      	str	r0, [r4, #52]	; 0x34
 8012762:	e7c1      	b.n	80126e8 <__sflush_r+0x1c>
 8012764:	6a21      	ldr	r1, [r4, #32]
 8012766:	2301      	movs	r3, #1
 8012768:	4628      	mov	r0, r5
 801276a:	47b0      	blx	r6
 801276c:	1c41      	adds	r1, r0, #1
 801276e:	d1c7      	bne.n	8012700 <__sflush_r+0x34>
 8012770:	682b      	ldr	r3, [r5, #0]
 8012772:	2b00      	cmp	r3, #0
 8012774:	d0c4      	beq.n	8012700 <__sflush_r+0x34>
 8012776:	2b1d      	cmp	r3, #29
 8012778:	d001      	beq.n	801277e <__sflush_r+0xb2>
 801277a:	2b16      	cmp	r3, #22
 801277c:	d101      	bne.n	8012782 <__sflush_r+0xb6>
 801277e:	602f      	str	r7, [r5, #0]
 8012780:	e7b1      	b.n	80126e6 <__sflush_r+0x1a>
 8012782:	89a3      	ldrh	r3, [r4, #12]
 8012784:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012788:	81a3      	strh	r3, [r4, #12]
 801278a:	e7ad      	b.n	80126e8 <__sflush_r+0x1c>
 801278c:	690f      	ldr	r7, [r1, #16]
 801278e:	2f00      	cmp	r7, #0
 8012790:	d0a9      	beq.n	80126e6 <__sflush_r+0x1a>
 8012792:	0793      	lsls	r3, r2, #30
 8012794:	680e      	ldr	r6, [r1, #0]
 8012796:	bf08      	it	eq
 8012798:	694b      	ldreq	r3, [r1, #20]
 801279a:	600f      	str	r7, [r1, #0]
 801279c:	bf18      	it	ne
 801279e:	2300      	movne	r3, #0
 80127a0:	eba6 0807 	sub.w	r8, r6, r7
 80127a4:	608b      	str	r3, [r1, #8]
 80127a6:	f1b8 0f00 	cmp.w	r8, #0
 80127aa:	dd9c      	ble.n	80126e6 <__sflush_r+0x1a>
 80127ac:	6a21      	ldr	r1, [r4, #32]
 80127ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80127b0:	4643      	mov	r3, r8
 80127b2:	463a      	mov	r2, r7
 80127b4:	4628      	mov	r0, r5
 80127b6:	47b0      	blx	r6
 80127b8:	2800      	cmp	r0, #0
 80127ba:	dc06      	bgt.n	80127ca <__sflush_r+0xfe>
 80127bc:	89a3      	ldrh	r3, [r4, #12]
 80127be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80127c2:	81a3      	strh	r3, [r4, #12]
 80127c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80127c8:	e78e      	b.n	80126e8 <__sflush_r+0x1c>
 80127ca:	4407      	add	r7, r0
 80127cc:	eba8 0800 	sub.w	r8, r8, r0
 80127d0:	e7e9      	b.n	80127a6 <__sflush_r+0xda>
 80127d2:	bf00      	nop
 80127d4:	20400001 	.word	0x20400001

080127d8 <_fflush_r>:
 80127d8:	b538      	push	{r3, r4, r5, lr}
 80127da:	690b      	ldr	r3, [r1, #16]
 80127dc:	4605      	mov	r5, r0
 80127de:	460c      	mov	r4, r1
 80127e0:	b913      	cbnz	r3, 80127e8 <_fflush_r+0x10>
 80127e2:	2500      	movs	r5, #0
 80127e4:	4628      	mov	r0, r5
 80127e6:	bd38      	pop	{r3, r4, r5, pc}
 80127e8:	b118      	cbz	r0, 80127f2 <_fflush_r+0x1a>
 80127ea:	6983      	ldr	r3, [r0, #24]
 80127ec:	b90b      	cbnz	r3, 80127f2 <_fflush_r+0x1a>
 80127ee:	f000 f887 	bl	8012900 <__sinit>
 80127f2:	4b14      	ldr	r3, [pc, #80]	; (8012844 <_fflush_r+0x6c>)
 80127f4:	429c      	cmp	r4, r3
 80127f6:	d11b      	bne.n	8012830 <_fflush_r+0x58>
 80127f8:	686c      	ldr	r4, [r5, #4]
 80127fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d0ef      	beq.n	80127e2 <_fflush_r+0xa>
 8012802:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012804:	07d0      	lsls	r0, r2, #31
 8012806:	d404      	bmi.n	8012812 <_fflush_r+0x3a>
 8012808:	0599      	lsls	r1, r3, #22
 801280a:	d402      	bmi.n	8012812 <_fflush_r+0x3a>
 801280c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801280e:	f000 f915 	bl	8012a3c <__retarget_lock_acquire_recursive>
 8012812:	4628      	mov	r0, r5
 8012814:	4621      	mov	r1, r4
 8012816:	f7ff ff59 	bl	80126cc <__sflush_r>
 801281a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801281c:	07da      	lsls	r2, r3, #31
 801281e:	4605      	mov	r5, r0
 8012820:	d4e0      	bmi.n	80127e4 <_fflush_r+0xc>
 8012822:	89a3      	ldrh	r3, [r4, #12]
 8012824:	059b      	lsls	r3, r3, #22
 8012826:	d4dd      	bmi.n	80127e4 <_fflush_r+0xc>
 8012828:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801282a:	f000 f908 	bl	8012a3e <__retarget_lock_release_recursive>
 801282e:	e7d9      	b.n	80127e4 <_fflush_r+0xc>
 8012830:	4b05      	ldr	r3, [pc, #20]	; (8012848 <_fflush_r+0x70>)
 8012832:	429c      	cmp	r4, r3
 8012834:	d101      	bne.n	801283a <_fflush_r+0x62>
 8012836:	68ac      	ldr	r4, [r5, #8]
 8012838:	e7df      	b.n	80127fa <_fflush_r+0x22>
 801283a:	4b04      	ldr	r3, [pc, #16]	; (801284c <_fflush_r+0x74>)
 801283c:	429c      	cmp	r4, r3
 801283e:	bf08      	it	eq
 8012840:	68ec      	ldreq	r4, [r5, #12]
 8012842:	e7da      	b.n	80127fa <_fflush_r+0x22>
 8012844:	08013fb8 	.word	0x08013fb8
 8012848:	08013fd8 	.word	0x08013fd8
 801284c:	08013f98 	.word	0x08013f98

08012850 <std>:
 8012850:	2300      	movs	r3, #0
 8012852:	b510      	push	{r4, lr}
 8012854:	4604      	mov	r4, r0
 8012856:	e9c0 3300 	strd	r3, r3, [r0]
 801285a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801285e:	6083      	str	r3, [r0, #8]
 8012860:	8181      	strh	r1, [r0, #12]
 8012862:	6643      	str	r3, [r0, #100]	; 0x64
 8012864:	81c2      	strh	r2, [r0, #14]
 8012866:	6183      	str	r3, [r0, #24]
 8012868:	4619      	mov	r1, r3
 801286a:	2208      	movs	r2, #8
 801286c:	305c      	adds	r0, #92	; 0x5c
 801286e:	f7fb fd87 	bl	800e380 <memset>
 8012872:	4b05      	ldr	r3, [pc, #20]	; (8012888 <std+0x38>)
 8012874:	6263      	str	r3, [r4, #36]	; 0x24
 8012876:	4b05      	ldr	r3, [pc, #20]	; (801288c <std+0x3c>)
 8012878:	62a3      	str	r3, [r4, #40]	; 0x28
 801287a:	4b05      	ldr	r3, [pc, #20]	; (8012890 <std+0x40>)
 801287c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801287e:	4b05      	ldr	r3, [pc, #20]	; (8012894 <std+0x44>)
 8012880:	6224      	str	r4, [r4, #32]
 8012882:	6323      	str	r3, [r4, #48]	; 0x30
 8012884:	bd10      	pop	{r4, pc}
 8012886:	bf00      	nop
 8012888:	08012c29 	.word	0x08012c29
 801288c:	08012c4b 	.word	0x08012c4b
 8012890:	08012c83 	.word	0x08012c83
 8012894:	08012ca7 	.word	0x08012ca7

08012898 <_cleanup_r>:
 8012898:	4901      	ldr	r1, [pc, #4]	; (80128a0 <_cleanup_r+0x8>)
 801289a:	f000 b8af 	b.w	80129fc <_fwalk_reent>
 801289e:	bf00      	nop
 80128a0:	080127d9 	.word	0x080127d9

080128a4 <__sfmoreglue>:
 80128a4:	b570      	push	{r4, r5, r6, lr}
 80128a6:	2268      	movs	r2, #104	; 0x68
 80128a8:	1e4d      	subs	r5, r1, #1
 80128aa:	4355      	muls	r5, r2
 80128ac:	460e      	mov	r6, r1
 80128ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80128b2:	f7fb fdd9 	bl	800e468 <_malloc_r>
 80128b6:	4604      	mov	r4, r0
 80128b8:	b140      	cbz	r0, 80128cc <__sfmoreglue+0x28>
 80128ba:	2100      	movs	r1, #0
 80128bc:	e9c0 1600 	strd	r1, r6, [r0]
 80128c0:	300c      	adds	r0, #12
 80128c2:	60a0      	str	r0, [r4, #8]
 80128c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80128c8:	f7fb fd5a 	bl	800e380 <memset>
 80128cc:	4620      	mov	r0, r4
 80128ce:	bd70      	pop	{r4, r5, r6, pc}

080128d0 <__sfp_lock_acquire>:
 80128d0:	4801      	ldr	r0, [pc, #4]	; (80128d8 <__sfp_lock_acquire+0x8>)
 80128d2:	f000 b8b3 	b.w	8012a3c <__retarget_lock_acquire_recursive>
 80128d6:	bf00      	nop
 80128d8:	20012efd 	.word	0x20012efd

080128dc <__sfp_lock_release>:
 80128dc:	4801      	ldr	r0, [pc, #4]	; (80128e4 <__sfp_lock_release+0x8>)
 80128de:	f000 b8ae 	b.w	8012a3e <__retarget_lock_release_recursive>
 80128e2:	bf00      	nop
 80128e4:	20012efd 	.word	0x20012efd

080128e8 <__sinit_lock_acquire>:
 80128e8:	4801      	ldr	r0, [pc, #4]	; (80128f0 <__sinit_lock_acquire+0x8>)
 80128ea:	f000 b8a7 	b.w	8012a3c <__retarget_lock_acquire_recursive>
 80128ee:	bf00      	nop
 80128f0:	20012efe 	.word	0x20012efe

080128f4 <__sinit_lock_release>:
 80128f4:	4801      	ldr	r0, [pc, #4]	; (80128fc <__sinit_lock_release+0x8>)
 80128f6:	f000 b8a2 	b.w	8012a3e <__retarget_lock_release_recursive>
 80128fa:	bf00      	nop
 80128fc:	20012efe 	.word	0x20012efe

08012900 <__sinit>:
 8012900:	b510      	push	{r4, lr}
 8012902:	4604      	mov	r4, r0
 8012904:	f7ff fff0 	bl	80128e8 <__sinit_lock_acquire>
 8012908:	69a3      	ldr	r3, [r4, #24]
 801290a:	b11b      	cbz	r3, 8012914 <__sinit+0x14>
 801290c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012910:	f7ff bff0 	b.w	80128f4 <__sinit_lock_release>
 8012914:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012918:	6523      	str	r3, [r4, #80]	; 0x50
 801291a:	4b13      	ldr	r3, [pc, #76]	; (8012968 <__sinit+0x68>)
 801291c:	4a13      	ldr	r2, [pc, #76]	; (801296c <__sinit+0x6c>)
 801291e:	681b      	ldr	r3, [r3, #0]
 8012920:	62a2      	str	r2, [r4, #40]	; 0x28
 8012922:	42a3      	cmp	r3, r4
 8012924:	bf04      	itt	eq
 8012926:	2301      	moveq	r3, #1
 8012928:	61a3      	streq	r3, [r4, #24]
 801292a:	4620      	mov	r0, r4
 801292c:	f000 f820 	bl	8012970 <__sfp>
 8012930:	6060      	str	r0, [r4, #4]
 8012932:	4620      	mov	r0, r4
 8012934:	f000 f81c 	bl	8012970 <__sfp>
 8012938:	60a0      	str	r0, [r4, #8]
 801293a:	4620      	mov	r0, r4
 801293c:	f000 f818 	bl	8012970 <__sfp>
 8012940:	2200      	movs	r2, #0
 8012942:	60e0      	str	r0, [r4, #12]
 8012944:	2104      	movs	r1, #4
 8012946:	6860      	ldr	r0, [r4, #4]
 8012948:	f7ff ff82 	bl	8012850 <std>
 801294c:	68a0      	ldr	r0, [r4, #8]
 801294e:	2201      	movs	r2, #1
 8012950:	2109      	movs	r1, #9
 8012952:	f7ff ff7d 	bl	8012850 <std>
 8012956:	68e0      	ldr	r0, [r4, #12]
 8012958:	2202      	movs	r2, #2
 801295a:	2112      	movs	r1, #18
 801295c:	f7ff ff78 	bl	8012850 <std>
 8012960:	2301      	movs	r3, #1
 8012962:	61a3      	str	r3, [r4, #24]
 8012964:	e7d2      	b.n	801290c <__sinit+0xc>
 8012966:	bf00      	nop
 8012968:	08013af8 	.word	0x08013af8
 801296c:	08012899 	.word	0x08012899

08012970 <__sfp>:
 8012970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012972:	4607      	mov	r7, r0
 8012974:	f7ff ffac 	bl	80128d0 <__sfp_lock_acquire>
 8012978:	4b1e      	ldr	r3, [pc, #120]	; (80129f4 <__sfp+0x84>)
 801297a:	681e      	ldr	r6, [r3, #0]
 801297c:	69b3      	ldr	r3, [r6, #24]
 801297e:	b913      	cbnz	r3, 8012986 <__sfp+0x16>
 8012980:	4630      	mov	r0, r6
 8012982:	f7ff ffbd 	bl	8012900 <__sinit>
 8012986:	3648      	adds	r6, #72	; 0x48
 8012988:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801298c:	3b01      	subs	r3, #1
 801298e:	d503      	bpl.n	8012998 <__sfp+0x28>
 8012990:	6833      	ldr	r3, [r6, #0]
 8012992:	b30b      	cbz	r3, 80129d8 <__sfp+0x68>
 8012994:	6836      	ldr	r6, [r6, #0]
 8012996:	e7f7      	b.n	8012988 <__sfp+0x18>
 8012998:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801299c:	b9d5      	cbnz	r5, 80129d4 <__sfp+0x64>
 801299e:	4b16      	ldr	r3, [pc, #88]	; (80129f8 <__sfp+0x88>)
 80129a0:	60e3      	str	r3, [r4, #12]
 80129a2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80129a6:	6665      	str	r5, [r4, #100]	; 0x64
 80129a8:	f000 f847 	bl	8012a3a <__retarget_lock_init_recursive>
 80129ac:	f7ff ff96 	bl	80128dc <__sfp_lock_release>
 80129b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80129b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80129b8:	6025      	str	r5, [r4, #0]
 80129ba:	61a5      	str	r5, [r4, #24]
 80129bc:	2208      	movs	r2, #8
 80129be:	4629      	mov	r1, r5
 80129c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80129c4:	f7fb fcdc 	bl	800e380 <memset>
 80129c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80129cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80129d0:	4620      	mov	r0, r4
 80129d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80129d4:	3468      	adds	r4, #104	; 0x68
 80129d6:	e7d9      	b.n	801298c <__sfp+0x1c>
 80129d8:	2104      	movs	r1, #4
 80129da:	4638      	mov	r0, r7
 80129dc:	f7ff ff62 	bl	80128a4 <__sfmoreglue>
 80129e0:	4604      	mov	r4, r0
 80129e2:	6030      	str	r0, [r6, #0]
 80129e4:	2800      	cmp	r0, #0
 80129e6:	d1d5      	bne.n	8012994 <__sfp+0x24>
 80129e8:	f7ff ff78 	bl	80128dc <__sfp_lock_release>
 80129ec:	230c      	movs	r3, #12
 80129ee:	603b      	str	r3, [r7, #0]
 80129f0:	e7ee      	b.n	80129d0 <__sfp+0x60>
 80129f2:	bf00      	nop
 80129f4:	08013af8 	.word	0x08013af8
 80129f8:	ffff0001 	.word	0xffff0001

080129fc <_fwalk_reent>:
 80129fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a00:	4606      	mov	r6, r0
 8012a02:	4688      	mov	r8, r1
 8012a04:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012a08:	2700      	movs	r7, #0
 8012a0a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012a0e:	f1b9 0901 	subs.w	r9, r9, #1
 8012a12:	d505      	bpl.n	8012a20 <_fwalk_reent+0x24>
 8012a14:	6824      	ldr	r4, [r4, #0]
 8012a16:	2c00      	cmp	r4, #0
 8012a18:	d1f7      	bne.n	8012a0a <_fwalk_reent+0xe>
 8012a1a:	4638      	mov	r0, r7
 8012a1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012a20:	89ab      	ldrh	r3, [r5, #12]
 8012a22:	2b01      	cmp	r3, #1
 8012a24:	d907      	bls.n	8012a36 <_fwalk_reent+0x3a>
 8012a26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012a2a:	3301      	adds	r3, #1
 8012a2c:	d003      	beq.n	8012a36 <_fwalk_reent+0x3a>
 8012a2e:	4629      	mov	r1, r5
 8012a30:	4630      	mov	r0, r6
 8012a32:	47c0      	blx	r8
 8012a34:	4307      	orrs	r7, r0
 8012a36:	3568      	adds	r5, #104	; 0x68
 8012a38:	e7e9      	b.n	8012a0e <_fwalk_reent+0x12>

08012a3a <__retarget_lock_init_recursive>:
 8012a3a:	4770      	bx	lr

08012a3c <__retarget_lock_acquire_recursive>:
 8012a3c:	4770      	bx	lr

08012a3e <__retarget_lock_release_recursive>:
 8012a3e:	4770      	bx	lr

08012a40 <__swhatbuf_r>:
 8012a40:	b570      	push	{r4, r5, r6, lr}
 8012a42:	460e      	mov	r6, r1
 8012a44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012a48:	2900      	cmp	r1, #0
 8012a4a:	b096      	sub	sp, #88	; 0x58
 8012a4c:	4614      	mov	r4, r2
 8012a4e:	461d      	mov	r5, r3
 8012a50:	da08      	bge.n	8012a64 <__swhatbuf_r+0x24>
 8012a52:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012a56:	2200      	movs	r2, #0
 8012a58:	602a      	str	r2, [r5, #0]
 8012a5a:	061a      	lsls	r2, r3, #24
 8012a5c:	d410      	bmi.n	8012a80 <__swhatbuf_r+0x40>
 8012a5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012a62:	e00e      	b.n	8012a82 <__swhatbuf_r+0x42>
 8012a64:	466a      	mov	r2, sp
 8012a66:	f000 f945 	bl	8012cf4 <_fstat_r>
 8012a6a:	2800      	cmp	r0, #0
 8012a6c:	dbf1      	blt.n	8012a52 <__swhatbuf_r+0x12>
 8012a6e:	9a01      	ldr	r2, [sp, #4]
 8012a70:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012a74:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012a78:	425a      	negs	r2, r3
 8012a7a:	415a      	adcs	r2, r3
 8012a7c:	602a      	str	r2, [r5, #0]
 8012a7e:	e7ee      	b.n	8012a5e <__swhatbuf_r+0x1e>
 8012a80:	2340      	movs	r3, #64	; 0x40
 8012a82:	2000      	movs	r0, #0
 8012a84:	6023      	str	r3, [r4, #0]
 8012a86:	b016      	add	sp, #88	; 0x58
 8012a88:	bd70      	pop	{r4, r5, r6, pc}
	...

08012a8c <__smakebuf_r>:
 8012a8c:	898b      	ldrh	r3, [r1, #12]
 8012a8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012a90:	079d      	lsls	r5, r3, #30
 8012a92:	4606      	mov	r6, r0
 8012a94:	460c      	mov	r4, r1
 8012a96:	d507      	bpl.n	8012aa8 <__smakebuf_r+0x1c>
 8012a98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012a9c:	6023      	str	r3, [r4, #0]
 8012a9e:	6123      	str	r3, [r4, #16]
 8012aa0:	2301      	movs	r3, #1
 8012aa2:	6163      	str	r3, [r4, #20]
 8012aa4:	b002      	add	sp, #8
 8012aa6:	bd70      	pop	{r4, r5, r6, pc}
 8012aa8:	ab01      	add	r3, sp, #4
 8012aaa:	466a      	mov	r2, sp
 8012aac:	f7ff ffc8 	bl	8012a40 <__swhatbuf_r>
 8012ab0:	9900      	ldr	r1, [sp, #0]
 8012ab2:	4605      	mov	r5, r0
 8012ab4:	4630      	mov	r0, r6
 8012ab6:	f7fb fcd7 	bl	800e468 <_malloc_r>
 8012aba:	b948      	cbnz	r0, 8012ad0 <__smakebuf_r+0x44>
 8012abc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ac0:	059a      	lsls	r2, r3, #22
 8012ac2:	d4ef      	bmi.n	8012aa4 <__smakebuf_r+0x18>
 8012ac4:	f023 0303 	bic.w	r3, r3, #3
 8012ac8:	f043 0302 	orr.w	r3, r3, #2
 8012acc:	81a3      	strh	r3, [r4, #12]
 8012ace:	e7e3      	b.n	8012a98 <__smakebuf_r+0xc>
 8012ad0:	4b0d      	ldr	r3, [pc, #52]	; (8012b08 <__smakebuf_r+0x7c>)
 8012ad2:	62b3      	str	r3, [r6, #40]	; 0x28
 8012ad4:	89a3      	ldrh	r3, [r4, #12]
 8012ad6:	6020      	str	r0, [r4, #0]
 8012ad8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012adc:	81a3      	strh	r3, [r4, #12]
 8012ade:	9b00      	ldr	r3, [sp, #0]
 8012ae0:	6163      	str	r3, [r4, #20]
 8012ae2:	9b01      	ldr	r3, [sp, #4]
 8012ae4:	6120      	str	r0, [r4, #16]
 8012ae6:	b15b      	cbz	r3, 8012b00 <__smakebuf_r+0x74>
 8012ae8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012aec:	4630      	mov	r0, r6
 8012aee:	f000 f913 	bl	8012d18 <_isatty_r>
 8012af2:	b128      	cbz	r0, 8012b00 <__smakebuf_r+0x74>
 8012af4:	89a3      	ldrh	r3, [r4, #12]
 8012af6:	f023 0303 	bic.w	r3, r3, #3
 8012afa:	f043 0301 	orr.w	r3, r3, #1
 8012afe:	81a3      	strh	r3, [r4, #12]
 8012b00:	89a0      	ldrh	r0, [r4, #12]
 8012b02:	4305      	orrs	r5, r0
 8012b04:	81a5      	strh	r5, [r4, #12]
 8012b06:	e7cd      	b.n	8012aa4 <__smakebuf_r+0x18>
 8012b08:	08012899 	.word	0x08012899

08012b0c <memmove>:
 8012b0c:	4288      	cmp	r0, r1
 8012b0e:	b510      	push	{r4, lr}
 8012b10:	eb01 0402 	add.w	r4, r1, r2
 8012b14:	d902      	bls.n	8012b1c <memmove+0x10>
 8012b16:	4284      	cmp	r4, r0
 8012b18:	4623      	mov	r3, r4
 8012b1a:	d807      	bhi.n	8012b2c <memmove+0x20>
 8012b1c:	1e43      	subs	r3, r0, #1
 8012b1e:	42a1      	cmp	r1, r4
 8012b20:	d008      	beq.n	8012b34 <memmove+0x28>
 8012b22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012b26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012b2a:	e7f8      	b.n	8012b1e <memmove+0x12>
 8012b2c:	4402      	add	r2, r0
 8012b2e:	4601      	mov	r1, r0
 8012b30:	428a      	cmp	r2, r1
 8012b32:	d100      	bne.n	8012b36 <memmove+0x2a>
 8012b34:	bd10      	pop	{r4, pc}
 8012b36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012b3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012b3e:	e7f7      	b.n	8012b30 <memmove+0x24>

08012b40 <_realloc_r>:
 8012b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b44:	4680      	mov	r8, r0
 8012b46:	4614      	mov	r4, r2
 8012b48:	460e      	mov	r6, r1
 8012b4a:	b921      	cbnz	r1, 8012b56 <_realloc_r+0x16>
 8012b4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012b50:	4611      	mov	r1, r2
 8012b52:	f7fb bc89 	b.w	800e468 <_malloc_r>
 8012b56:	b92a      	cbnz	r2, 8012b64 <_realloc_r+0x24>
 8012b58:	f7fb fc1a 	bl	800e390 <_free_r>
 8012b5c:	4625      	mov	r5, r4
 8012b5e:	4628      	mov	r0, r5
 8012b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b64:	f000 f8fa 	bl	8012d5c <_malloc_usable_size_r>
 8012b68:	4284      	cmp	r4, r0
 8012b6a:	4607      	mov	r7, r0
 8012b6c:	d802      	bhi.n	8012b74 <_realloc_r+0x34>
 8012b6e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012b72:	d812      	bhi.n	8012b9a <_realloc_r+0x5a>
 8012b74:	4621      	mov	r1, r4
 8012b76:	4640      	mov	r0, r8
 8012b78:	f7fb fc76 	bl	800e468 <_malloc_r>
 8012b7c:	4605      	mov	r5, r0
 8012b7e:	2800      	cmp	r0, #0
 8012b80:	d0ed      	beq.n	8012b5e <_realloc_r+0x1e>
 8012b82:	42bc      	cmp	r4, r7
 8012b84:	4622      	mov	r2, r4
 8012b86:	4631      	mov	r1, r6
 8012b88:	bf28      	it	cs
 8012b8a:	463a      	movcs	r2, r7
 8012b8c:	f7fe fd04 	bl	8011598 <memcpy>
 8012b90:	4631      	mov	r1, r6
 8012b92:	4640      	mov	r0, r8
 8012b94:	f7fb fbfc 	bl	800e390 <_free_r>
 8012b98:	e7e1      	b.n	8012b5e <_realloc_r+0x1e>
 8012b9a:	4635      	mov	r5, r6
 8012b9c:	e7df      	b.n	8012b5e <_realloc_r+0x1e>

08012b9e <_raise_r>:
 8012b9e:	291f      	cmp	r1, #31
 8012ba0:	b538      	push	{r3, r4, r5, lr}
 8012ba2:	4604      	mov	r4, r0
 8012ba4:	460d      	mov	r5, r1
 8012ba6:	d904      	bls.n	8012bb2 <_raise_r+0x14>
 8012ba8:	2316      	movs	r3, #22
 8012baa:	6003      	str	r3, [r0, #0]
 8012bac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012bb0:	bd38      	pop	{r3, r4, r5, pc}
 8012bb2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012bb4:	b112      	cbz	r2, 8012bbc <_raise_r+0x1e>
 8012bb6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012bba:	b94b      	cbnz	r3, 8012bd0 <_raise_r+0x32>
 8012bbc:	4620      	mov	r0, r4
 8012bbe:	f000 f831 	bl	8012c24 <_getpid_r>
 8012bc2:	462a      	mov	r2, r5
 8012bc4:	4601      	mov	r1, r0
 8012bc6:	4620      	mov	r0, r4
 8012bc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012bcc:	f000 b818 	b.w	8012c00 <_kill_r>
 8012bd0:	2b01      	cmp	r3, #1
 8012bd2:	d00a      	beq.n	8012bea <_raise_r+0x4c>
 8012bd4:	1c59      	adds	r1, r3, #1
 8012bd6:	d103      	bne.n	8012be0 <_raise_r+0x42>
 8012bd8:	2316      	movs	r3, #22
 8012bda:	6003      	str	r3, [r0, #0]
 8012bdc:	2001      	movs	r0, #1
 8012bde:	e7e7      	b.n	8012bb0 <_raise_r+0x12>
 8012be0:	2400      	movs	r4, #0
 8012be2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012be6:	4628      	mov	r0, r5
 8012be8:	4798      	blx	r3
 8012bea:	2000      	movs	r0, #0
 8012bec:	e7e0      	b.n	8012bb0 <_raise_r+0x12>
	...

08012bf0 <raise>:
 8012bf0:	4b02      	ldr	r3, [pc, #8]	; (8012bfc <raise+0xc>)
 8012bf2:	4601      	mov	r1, r0
 8012bf4:	6818      	ldr	r0, [r3, #0]
 8012bf6:	f7ff bfd2 	b.w	8012b9e <_raise_r>
 8012bfa:	bf00      	nop
 8012bfc:	20000278 	.word	0x20000278

08012c00 <_kill_r>:
 8012c00:	b538      	push	{r3, r4, r5, lr}
 8012c02:	4d07      	ldr	r5, [pc, #28]	; (8012c20 <_kill_r+0x20>)
 8012c04:	2300      	movs	r3, #0
 8012c06:	4604      	mov	r4, r0
 8012c08:	4608      	mov	r0, r1
 8012c0a:	4611      	mov	r1, r2
 8012c0c:	602b      	str	r3, [r5, #0]
 8012c0e:	f7f1 fac9 	bl	80041a4 <_kill>
 8012c12:	1c43      	adds	r3, r0, #1
 8012c14:	d102      	bne.n	8012c1c <_kill_r+0x1c>
 8012c16:	682b      	ldr	r3, [r5, #0]
 8012c18:	b103      	cbz	r3, 8012c1c <_kill_r+0x1c>
 8012c1a:	6023      	str	r3, [r4, #0]
 8012c1c:	bd38      	pop	{r3, r4, r5, pc}
 8012c1e:	bf00      	nop
 8012c20:	20012ef8 	.word	0x20012ef8

08012c24 <_getpid_r>:
 8012c24:	f7f1 babc 	b.w	80041a0 <_getpid>

08012c28 <__sread>:
 8012c28:	b510      	push	{r4, lr}
 8012c2a:	460c      	mov	r4, r1
 8012c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c30:	f000 f89c 	bl	8012d6c <_read_r>
 8012c34:	2800      	cmp	r0, #0
 8012c36:	bfab      	itete	ge
 8012c38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012c3a:	89a3      	ldrhlt	r3, [r4, #12]
 8012c3c:	181b      	addge	r3, r3, r0
 8012c3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012c42:	bfac      	ite	ge
 8012c44:	6563      	strge	r3, [r4, #84]	; 0x54
 8012c46:	81a3      	strhlt	r3, [r4, #12]
 8012c48:	bd10      	pop	{r4, pc}

08012c4a <__swrite>:
 8012c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c4e:	461f      	mov	r7, r3
 8012c50:	898b      	ldrh	r3, [r1, #12]
 8012c52:	05db      	lsls	r3, r3, #23
 8012c54:	4605      	mov	r5, r0
 8012c56:	460c      	mov	r4, r1
 8012c58:	4616      	mov	r6, r2
 8012c5a:	d505      	bpl.n	8012c68 <__swrite+0x1e>
 8012c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c60:	2302      	movs	r3, #2
 8012c62:	2200      	movs	r2, #0
 8012c64:	f000 f868 	bl	8012d38 <_lseek_r>
 8012c68:	89a3      	ldrh	r3, [r4, #12]
 8012c6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012c6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012c72:	81a3      	strh	r3, [r4, #12]
 8012c74:	4632      	mov	r2, r6
 8012c76:	463b      	mov	r3, r7
 8012c78:	4628      	mov	r0, r5
 8012c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c7e:	f000 b817 	b.w	8012cb0 <_write_r>

08012c82 <__sseek>:
 8012c82:	b510      	push	{r4, lr}
 8012c84:	460c      	mov	r4, r1
 8012c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c8a:	f000 f855 	bl	8012d38 <_lseek_r>
 8012c8e:	1c43      	adds	r3, r0, #1
 8012c90:	89a3      	ldrh	r3, [r4, #12]
 8012c92:	bf15      	itete	ne
 8012c94:	6560      	strne	r0, [r4, #84]	; 0x54
 8012c96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012c9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012c9e:	81a3      	strheq	r3, [r4, #12]
 8012ca0:	bf18      	it	ne
 8012ca2:	81a3      	strhne	r3, [r4, #12]
 8012ca4:	bd10      	pop	{r4, pc}

08012ca6 <__sclose>:
 8012ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012caa:	f000 b813 	b.w	8012cd4 <_close_r>
	...

08012cb0 <_write_r>:
 8012cb0:	b538      	push	{r3, r4, r5, lr}
 8012cb2:	4d07      	ldr	r5, [pc, #28]	; (8012cd0 <_write_r+0x20>)
 8012cb4:	4604      	mov	r4, r0
 8012cb6:	4608      	mov	r0, r1
 8012cb8:	4611      	mov	r1, r2
 8012cba:	2200      	movs	r2, #0
 8012cbc:	602a      	str	r2, [r5, #0]
 8012cbe:	461a      	mov	r2, r3
 8012cc0:	f7f1 fa8e 	bl	80041e0 <_write>
 8012cc4:	1c43      	adds	r3, r0, #1
 8012cc6:	d102      	bne.n	8012cce <_write_r+0x1e>
 8012cc8:	682b      	ldr	r3, [r5, #0]
 8012cca:	b103      	cbz	r3, 8012cce <_write_r+0x1e>
 8012ccc:	6023      	str	r3, [r4, #0]
 8012cce:	bd38      	pop	{r3, r4, r5, pc}
 8012cd0:	20012ef8 	.word	0x20012ef8

08012cd4 <_close_r>:
 8012cd4:	b538      	push	{r3, r4, r5, lr}
 8012cd6:	4d06      	ldr	r5, [pc, #24]	; (8012cf0 <_close_r+0x1c>)
 8012cd8:	2300      	movs	r3, #0
 8012cda:	4604      	mov	r4, r0
 8012cdc:	4608      	mov	r0, r1
 8012cde:	602b      	str	r3, [r5, #0]
 8012ce0:	f7f1 fa8c 	bl	80041fc <_close>
 8012ce4:	1c43      	adds	r3, r0, #1
 8012ce6:	d102      	bne.n	8012cee <_close_r+0x1a>
 8012ce8:	682b      	ldr	r3, [r5, #0]
 8012cea:	b103      	cbz	r3, 8012cee <_close_r+0x1a>
 8012cec:	6023      	str	r3, [r4, #0]
 8012cee:	bd38      	pop	{r3, r4, r5, pc}
 8012cf0:	20012ef8 	.word	0x20012ef8

08012cf4 <_fstat_r>:
 8012cf4:	b538      	push	{r3, r4, r5, lr}
 8012cf6:	4d07      	ldr	r5, [pc, #28]	; (8012d14 <_fstat_r+0x20>)
 8012cf8:	2300      	movs	r3, #0
 8012cfa:	4604      	mov	r4, r0
 8012cfc:	4608      	mov	r0, r1
 8012cfe:	4611      	mov	r1, r2
 8012d00:	602b      	str	r3, [r5, #0]
 8012d02:	f7f1 fa7e 	bl	8004202 <_fstat>
 8012d06:	1c43      	adds	r3, r0, #1
 8012d08:	d102      	bne.n	8012d10 <_fstat_r+0x1c>
 8012d0a:	682b      	ldr	r3, [r5, #0]
 8012d0c:	b103      	cbz	r3, 8012d10 <_fstat_r+0x1c>
 8012d0e:	6023      	str	r3, [r4, #0]
 8012d10:	bd38      	pop	{r3, r4, r5, pc}
 8012d12:	bf00      	nop
 8012d14:	20012ef8 	.word	0x20012ef8

08012d18 <_isatty_r>:
 8012d18:	b538      	push	{r3, r4, r5, lr}
 8012d1a:	4d06      	ldr	r5, [pc, #24]	; (8012d34 <_isatty_r+0x1c>)
 8012d1c:	2300      	movs	r3, #0
 8012d1e:	4604      	mov	r4, r0
 8012d20:	4608      	mov	r0, r1
 8012d22:	602b      	str	r3, [r5, #0]
 8012d24:	f7f1 fa72 	bl	800420c <_isatty>
 8012d28:	1c43      	adds	r3, r0, #1
 8012d2a:	d102      	bne.n	8012d32 <_isatty_r+0x1a>
 8012d2c:	682b      	ldr	r3, [r5, #0]
 8012d2e:	b103      	cbz	r3, 8012d32 <_isatty_r+0x1a>
 8012d30:	6023      	str	r3, [r4, #0]
 8012d32:	bd38      	pop	{r3, r4, r5, pc}
 8012d34:	20012ef8 	.word	0x20012ef8

08012d38 <_lseek_r>:
 8012d38:	b538      	push	{r3, r4, r5, lr}
 8012d3a:	4d07      	ldr	r5, [pc, #28]	; (8012d58 <_lseek_r+0x20>)
 8012d3c:	4604      	mov	r4, r0
 8012d3e:	4608      	mov	r0, r1
 8012d40:	4611      	mov	r1, r2
 8012d42:	2200      	movs	r2, #0
 8012d44:	602a      	str	r2, [r5, #0]
 8012d46:	461a      	mov	r2, r3
 8012d48:	f7f1 fa62 	bl	8004210 <_lseek>
 8012d4c:	1c43      	adds	r3, r0, #1
 8012d4e:	d102      	bne.n	8012d56 <_lseek_r+0x1e>
 8012d50:	682b      	ldr	r3, [r5, #0]
 8012d52:	b103      	cbz	r3, 8012d56 <_lseek_r+0x1e>
 8012d54:	6023      	str	r3, [r4, #0]
 8012d56:	bd38      	pop	{r3, r4, r5, pc}
 8012d58:	20012ef8 	.word	0x20012ef8

08012d5c <_malloc_usable_size_r>:
 8012d5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012d60:	1f18      	subs	r0, r3, #4
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	bfbc      	itt	lt
 8012d66:	580b      	ldrlt	r3, [r1, r0]
 8012d68:	18c0      	addlt	r0, r0, r3
 8012d6a:	4770      	bx	lr

08012d6c <_read_r>:
 8012d6c:	b538      	push	{r3, r4, r5, lr}
 8012d6e:	4d07      	ldr	r5, [pc, #28]	; (8012d8c <_read_r+0x20>)
 8012d70:	4604      	mov	r4, r0
 8012d72:	4608      	mov	r0, r1
 8012d74:	4611      	mov	r1, r2
 8012d76:	2200      	movs	r2, #0
 8012d78:	602a      	str	r2, [r5, #0]
 8012d7a:	461a      	mov	r2, r3
 8012d7c:	f7f1 fa20 	bl	80041c0 <_read>
 8012d80:	1c43      	adds	r3, r0, #1
 8012d82:	d102      	bne.n	8012d8a <_read_r+0x1e>
 8012d84:	682b      	ldr	r3, [r5, #0]
 8012d86:	b103      	cbz	r3, 8012d8a <_read_r+0x1e>
 8012d88:	6023      	str	r3, [r4, #0]
 8012d8a:	bd38      	pop	{r3, r4, r5, pc}
 8012d8c:	20012ef8 	.word	0x20012ef8

08012d90 <_gettimeofday>:
 8012d90:	4b02      	ldr	r3, [pc, #8]	; (8012d9c <_gettimeofday+0xc>)
 8012d92:	2258      	movs	r2, #88	; 0x58
 8012d94:	601a      	str	r2, [r3, #0]
 8012d96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012d9a:	4770      	bx	lr
 8012d9c:	20012ef8 	.word	0x20012ef8

08012da0 <_init>:
 8012da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012da2:	bf00      	nop
 8012da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012da6:	bc08      	pop	{r3}
 8012da8:	469e      	mov	lr, r3
 8012daa:	4770      	bx	lr

08012dac <_fini>:
 8012dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012dae:	bf00      	nop
 8012db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012db2:	bc08      	pop	{r3}
 8012db4:	469e      	mov	lr, r3
 8012db6:	4770      	bx	lr
