# compile verilog/system verilog design source files
verilog work  --include "../../../../tmux_regionizer.srcs/sources_1/ip/tmux_clocks" \
"../../../../tmux_regionizer.srcs/sources_1/ip/tmux_clocks/tmux_clocks_clk_wiz.v" \
"../../../../tmux_regionizer.srcs/sources_1/ip/tmux_clocks/tmux_clocks.v" \

verilog xil_defaultlib  --include "../../../../tmux_regionizer.srcs/sources_1/ip/tmux_clocks" \
"../../../../tmux_regionizer.srcs/sources_1/ip/raw_link_buffer_layer0/sim/raw_link_buffer_layer0.v" \
"../../../../tmux_regionizer.srcs/sources_1/ip/physics_object_bram/sim/physics_object_bram.v" \

# compile glbl module
verilog work "glbl.v"

# Do not sort compile order
nosort
