# [TM10028000] - Computer Architecture

This folder is used for my notes for the TM10028000 - Computer Architecture class.

---

## Course Summary #1 ([chapter1-6.pdf](chapter-1/chapter1-6.pdf))
- [Instructor](chapter-1/README.md/#instructor)
- [Table of Contents](chapter-1/README.md/#table-of-contents)
- [Introduction](chapter-1/README.md/#introduction)
- [Class of Computers](chapter-1/README.md/#class-of-computers)
- [Defining Computer Architecture](chapter-1/README.md/#defining-computer-architecture)
- [Trends in Technology](chapter-1/README.md/#trends-in-technology)
- [Define and Quantity Dependability](chapter-1/README.md/#define-and-quantity-dependability)
- [Definition of Performance](chapter-1/README.md/#definition-of-performance)
- [5 Quantitative Principles of Computer Design](chapter-1/README.md/#5-quantitative-principles-of-computer-design)
- [Fallacies and Pitfalls](chapter-1/README.md/#fallacies-and-pitfalls)

---

## Course Summary #2 ([chapter2.pdf](chapter-2/chapter2.pdf))
- [Von Neumann Model: An Execution Model of Computers](chapter-2/README.md/#von-neumann-model-an-execution-model-of-computers)
- [Classifying Instruction Set Architectures](chapter-2/README.md/#classifying-instruction-set-architectures)
- [Classification of Instructions based on Number of Operands](chapter-2/README.md/#classification-of-instructions-based-on-number-of-operands)
- [Memory Addressing](chapter-2/README.md/#memory-addressing)
- [Addressing Mode](chapter-2/README.md/#addressing-mode)
- [Type and Size of Operands](chapter-2/README.md/#type-and-size-of-operands)
- [Operations in the Instruction Set](chapter-2/README.md/#operations-in-the-instruction-set)
- [Instructions for Control Flow](chapter-2/README.md/#instructions-for-control-flow)
- [Encoding an Instruction Set](chapter-2/README.md/#encoding-an-instruction-set)
- [Example: MIPS Architecture](chapter-2/README.md/#example-mips-architecture)
- [Fallacies and Pitfalls](chapter-2/README.md/#fallacies-and-pitfalls)
- [Conclusion](chapter-2/README.md/#conclusion)

---

## Course Summary #3 ([chapter3.pdf](chapter-3/chapter3.pdf))
- [How computers handle machine instructions](chapter-3/README.md/#how-computers-handle-machine-instructions)
    - [How to Process Machine Instructions](chapter-3/README.md/#how-to-process-machine-instructions)
    - [Basic Steps of Execution of Machine Instructions](chapter-3/README.md/#basic-steps-of-execution-of-machine-instructions)
    - [Features of the General-Purpose Register Processor](chapter-3/README.md/#features-of-the-general-purpose-register-processor)
    - [How to Improve Throughput of Machine Instructions Processing](chapter-3/README.md/#how-to-improve-throughput-of-machine-instructions-processing)
- [What is Pipelining?](chapter-3/README.md/#what-is-pipelining)
    - [Pipelining: A Mechanism to Increase the Throughput in General-Purpose Register Architecture Processors](chapter-3/README.md/#pipelining-a-mechanism-to-increase-the-throughput-in-general-purpose-register-architecture-processors)
    - [Example of a Pipelined RISC Processor (Cont’d)](chapter-3/README.md/#example-of-a-pipelined-risc-processor-contd)
    - [A RISC Data Path Drawn in a Pipeline Fashion](chapter-3/README.md/#a-risc-data-path-drawn-in-a-pipeline-fashion)
    - [A Pipeline with Pipeline Registers](chapter-3/README.md/#a-pipeline-with-pipeline-registers)
    - [Basic Performance Issues in Pipelining](chapter-3/README.md/#basic-performance-issues-in-pipelining)
    - [Major Hurdle of Pipelining: Pipeline Hazards](chapter-3/README.md/#major-hurdle-of-pipelining-pipeline-hazards)
    - [Performance of Pipelines with Stalls](chapter-3/README.md/#performance-of-pipelines-with-stalls)
    - [Performance of Pipelines with Stalls (cont’d)](chapter-3/README.md/#performance-of-pipelines-with-stalls-contd)
- [The Major Hurdle of Pipelining-Pipeline Hazards](chapter-3/README.md/#the-major-hurdle-of-pipelining-pipeline-hazards)
    - [Structure Hazards](chapter-3/README.md/#structure-hazards)
    - [A Processor with Only One Memory Port](chapter-3/README.md/#a-processor-with-only-one-memory-port)
    - [A Pipeline Stalled for a Structural Hazard](chapter-3/README.md/#a-pipeline-stalled-for-a-structural-hazard)
    - [Consideration about Structural Hazard](chapter-3/README.md/#consideration-about-structural-hazard)
    - [Data Hazards](chapter-3/README.md/#data-hazards)
    - [Minimizing Data Hazard Stalls by Forwarding](chapter-3/README.md/#minimizing-data-hazard-stalls-by-forwarding)
    - [Data forwarding](chapter-3/README.md/#data-forwarding)
    - [Implementation of Data Forwarding](chapter-3/README.md/#implementation-of-data-forwarding)
    - [Data Hazards Requiring Stalls](chapter-3/README.md/#data-hazards-requiring-stalls)
    - [Pipeline Interlocking to Preserve Correct Execution](chapter-3/README.md/#pipeline-interlocking-to-preserve-correct-execution)
    - [Control (Branch) Hazards](chapter-3/README.md/#control-branch-hazards)
    - [Reducing Pipeline Branch Penalties](chapter-3/README.md/#reducing-pipeline-branch-penalties)
    - [Scheduling the Branch Delay Slot](chapter-3/README.md/#scheduling-the-branch-delay-slot)
    - [Implementation of the MIPS Data Path (non-pipelined)](chapter-3/README.md/#implementation-of-the-mips-data-path-non-pipelined)
- [How is Pipelining Implemented?](chapter-3/README.md/#how-is-pipelining-implemented)
    - [Simple (Non-Pipelined) Implementation of MIPS in 5 cycles](chapter-3/README.md/#simple-non-pipelined-implementation-of-mips-in-5-cycles)
    - [Implementation of the Pipelined MIPS Data Path](chapter-3/README.md/#implementation-of-the-pipelined-mips-data-path)
    - [Events on Every Pipe Stage](chapter-3/README.md/#events-on-every-pipe-stage)
    - [Implementing the Control for the MIPS Pipeline](chapter-3/README.md/#implementing-the-control-for-the-mips-pipeline)
    - [Data Path for Forwarding](chapter-3/README.md/#data-path-for-forwarding)
    - [Dealing with Branches in the Pipeline](chapter-3/README.md/#dealing-with-branches-in-the-pipeline)
- [Extending the MIPS Pipeline to Handle Muticycle Operations](chapter-3/README.md/#extending-the-mips-pipeline-to-handle-muticycle-operations)
    - [Pipeline timing (independent operations)](chapter-3/README.md/#pipeline-timing-independent-operations)
    - [Hazards in Longer Latency Pipelines](chapter-3/README.md/#hazards-in-longer-latency-pipelines)
    - [Three Checks before Instruction Issue](chapter-3/README.md/#three-checks-before-instruction-issue)
- [Example: MIPS R4000 Pipeline](chapter-3/README.md/#example-mips-r4000-pipeline)
    - [A 2-cycle Load Delay of R4000](chapter-3/README.md/#a-2-cycle-load-delay-of-r4000)
    - [A 3-cycle Load Delay of R4000](chapter-3/README.md/#a-3-cycle-load-delay-of-r4000)
    - [Performance of the R4000 Pipeline](chapter-3/README.md/#performance-of-the-r4000-pipeline)
    - [Fammacies and Pitfalls](chapter-3/README.md/#fammacies-and-pitfalls)
- [Conclusion](chapter-3/README.md/#conclusion)

---

## Course Summary #4 ([chapter4.pdf](chapter-4/chapter4.pdf))
- [Introduction](chapter-4/README.md/#introduction)
    - [Memory Wall Problem and The Principle of Locality](chapter-4/README.md/#memory-wall-problem-and-the-principle-of-locality)
    - [Levels of the Memory Hierarchy](chapter-4/README.md/#levels-of-the-memory-hierarchy)
    - [Terminology](chapter-4/README.md/#terminology)
- [Cache Performance](chapter-4/README.md/#cache-performance)
    - [Definition](chapter-4/README.md/#definition)
    - [Four memory hierarchy questions](chapter-4/README.md/#four-memory-hierarchy-questions)
        - [Q1: Where can a block be placed in the upper level?](chapter-4/README.md/#q1-where-can-a-block-be-placed-in-the-upper-level)
        - [Q2: How is a block found if it is in the upper level?](chapter-4/README.md/#q2-how-is-a-block-found-if-it-is-in-the-upper-level)
        - [Q3: Which block should be replaced on a miss?](chapter-4/README.md/#q3-which-block-should-be-replaced-on-a-miss)
        - [Q4: What happens on a write?](chapter-4/README.md/#q4-what-happens-on-a-write)
    - [Two options on a write miss](chapter-4/README.md/#two-options-on-a-write-miss)
    - [Miss Comparison of Instruction, Data and Unified Caches](chapter-4/README.md/#miss-comparison-of-instruction-data-and-unified-caches)
    - [Cache Performance](chapter-4/README.md/#cache-performance-1)
    - [How Memory Time can be Improved by Caches: Six Basic Cache Optimizations](chapter-4/README.md/#how-memory-time-can-be-improved-by-caches-six-basic-cache-optimizations)
    - [3C’s of Cache Misses](chapter-4/README.md/#3cs-of-cache-misses)
    - [1. Larger Block Size to Reduce Miss Rate](chapter-4/README.md/#1-larger-block-size-to-reduce-miss-rate)
    - [2. Larger Caches to Reduces Miss Rate](chapter-4/README.md/#2-larger-caches-to-reduces-miss-rate)
    - [3. Higher Associativity to Reduce Miss Rate](chapter-4/README.md/#3-higher-associativity-to-reduce-miss-rate)
    - [4. Multilevel Caches to Reduce Miss Penalty](chapter-4/README.md/#4-multilevel-caches-to-reduce-miss-penalty)
    - [Design of 2nd Level Cache: Inclusion or Exclusion?](chapter-4/README.md/#design-of-2nd-level-cache-inclusion-or-exclusion)
    - [5. Giving Priority to Read Misses over Writes to Reduce Miss Penalty](chapter-4/README.md/#5-giving-priority-to-read-misses-over-writes-to-reduce-miss-penalty)
    - [Solutions to Read-After-Write Hazard in Memory](chapter-4/README.md/#solutions-to-read-after-write-hazard-in-memory)
    - [6. Avoiding Address Translation During Indexing of the Cache to Reduce Hit Time](chapter-4/README.md/#6-avoiding-address-translation-during-indexing-of-the-cache-to-reduce-hit-time)
- [Ten Cache Optimizations](chapter-4/README.md/#ten-cache-optimizations)
    - [1. Small and simple first-level caches to reduce hit time and power](chapter-4/README.md/#1-small-and-simple-first-level-caches-to-reduce-hit-time-and-power)
    - [2. Way prediction to reduce hit time](chapter-4/README.md/#2-way-prediction-to-reduce-hit-time)
    - [3. Pipelined cache access to increase cache bandwidth](chapter-4/README.md/#3-pipelined-cache-access-to-increase-cache-bandwidth)
    - [4. Non-blocking caches to increase cache bandwidth](chapter-4/README.md/#4-non-blocking-caches-to-increase-cache-bandwidth)
    - [5. Multi-banked caches to increase cache bandwidth](chapter-4/README.md/#5-multi-banked-caches-to-increase-cache-bandwidth)
    - [6. Critical word first and early restart to reduce miss penalty](chapter-4/README.md/#6-critical-word-first-and-early-restart-to-reduce-miss-penalty)
    - [7. Merging write buffer to reduce miss penalty](chapter-4/README.md/#7-merging-write-buffer-to-reduce-miss-penalty)
    - [8. Compiler optimizations to reduce miss rate](chapter-4/README.md/#8-compiler-optimizations-to-reduce-miss-rate)
    - [9. Hardware prefetching of instructions and data to reduce miss penalty or miss rate](chapter-4/README.md/#9-hardware-prefetching-of-instructions-and-data-to-reduce-miss-penalty-or-miss-rate)
    - [10. Compiler-controlled prefetching to reduce miss penalty or miss rate](chapter-4/README.md/#10-compiler-controlled-prefetching-to-reduce-miss-penalty-or-miss-rate)
- [Virtual Memory](chapter-4/README.md/#virtual-memory)
    - [Terminology](chapter-4/README.md/#terminology-1)
    - [Further Difference Between Caches and Virtual Memory](chapter-4/README.md/#further-difference-between-caches-and-virtual-memory)
    - [Paging versus Segmentation](chapter-4/README.md/#paging-versus-segmentation)
    - [Four Memory Hierarchy Questions for Virtual Memory](chapter-4/README.md/#four-memory-hierarchy-questions-for-virtual-memory)
    - [Techniques for Fast Address Translation](chapter-4/README.md/#techniques-for-fast-address-translation)
    - [Fast Translation Using a TLB](chapter-4/README.md/#fast-translation-using-a-tlb)
    - [TLB Miss](chapter-4/README.md/#tlb-miss)
    - [Page Fault Handler](chapter-4/README.md/#page-fault-handler)
    - [Selecting a Page Size](chapter-4/README.md/#selecting-a-page-size)
    - [Protection with Virtual Memory](chapter-4/README.md/#protection-with-virtual-memory)
    - [Implementing Protection with Virtual Memory](chapter-4/README.md/#implementing-protection-with-virtual-memory)
    - [Memory Hierarchies in the ARM Cortex-A8](chapter-4/README.md/#memory-hierarchies-in-the-arm-cortex-a8)
    - [2-Level TLB Organization](chapter-4/README.md/#2-level-tlb-organization)
    - [3-Level Cache Organization](chapter-4/README.md/#3-level-cache-organization)
    - [Implemented Miss Penalty Reduction Mechanisms in Nehalem-EX](chapter-4/README.md/#implemented-miss-penalty-reduction-mechanisms-in-nehalem-ex)
    - [Fallacies and Pitfalls](chapter-4/README.md/#fallacies-and-pitfalls)
    - [Conclusions](chapter-4/README.md/#conclusions)

---

## Course Summary #5 ([chapter5.pdf](chapter-5/chapter5.pdf))
1. [Trends in Computer Architecture Design](chapter-5/README.md/#trends-in-computer-architecture-design)
    - [Techniques to Avoid Pipeline-Stalls](chapter-5/README.md/#techniques-to-avoid-pipeline-stalls)
2. [Importance of Data Dependences and Hazards](chapter-5/README.md/#importance-of-data-dependences-and-hazards)
3. [Data Dependences](chapter-5/README.md/#data-dependences)
    - [Name Dependences](chapter-5/README.md/#name-dependences)
4. [Data Hazards](chapter-5/README.md/#data-hazards)
    - [Types of Data Hazards](chapter-5/README.md/#types-of-data-hazards)
5. [Exploiting Instruction-Level Parallelism with Hardware Approaches](chapter-5/README.md/#exploiting-instruction-level-parallelism-with-hardware-approaches)
    - [Overcoming Data Hazards with Dynamic Scheduling](chapter-5/README.md/#overcoming-data-hazards-with-dynamic-scheduling)
    - [Dynamic Scheduling: The Idea](chapter-5/README.md/#dynamic-scheduling-the-idea)
    - [Some Concerns about Dynamic Scheduling](chapter-5/README.md/#some-concerns-about-dynamic-scheduling)
    - [New Pipeline Staging for Out-Of-Order Execution](chapter-5/README.md/#new-pipeline-staging-for-out-of-order-execution)
    - [Basic Dynamic Scheduling](chapter-5/README.md/#basic-dynamic-scheduling)
    - [Scoreboarding (First introduced in CDC6600)](chapter-5/README.md/#scoreboarding-first-introduced-in-cdc6600)
    - [The basic four steps for scoreboarding](chapter-5/README.md/#the-basic-four-steps-for-scoreboarding)
    - [Data Structures for Scoreboarding](chapter-5/README.md/#data-structures-for-scoreboarding)
    - [Required Checks and Bookkeeping Actions](chapter-5/README.md/#required-checks-and-bookkeeping-actions)
    - [Factors Limiting the Scoreboard Performance](chapter-5/README.md/#factors-limiting-the-scoreboard-performance)
6. [Tomasulo’s Approach: Solve the Problems of Scoreboarding!](chapter-5/README.md/#tomasulos-approach-solve-the-problems-of-scoreboarding)
    - [Dynamic Scheduling with Register Renaming](chapter-5/README.md/#dynamic-scheduling-with-register-renaming)
    - [Reservation Stations for Register Renaming](chapter-5/README.md/#reservation-stations-for-register-renaming)
    - [The Advantages of Tomasulo’s Approach](chapter-5/README.md/#the-advantages-of-tomasulos-approach)
    - [Pipeline Stages for Tomasulo’s Approach](chapter-5/README.md/#pipeline-stages-for-tomasulos-approach)
    - [Dynamic Scheduling Example by Tomasulo’s Approach](chapter-5/README.md/#dynamic-scheduling-example-by-tomasulos-approach)
    - [Dynamic Disambiguation of Memory Addresses](chapter-5/README.md/#dynamic-disambiguation-of-memory-addresses)
    - [Summary of the Tomasulo’s Approach](chapter-5/README.md/#summary-of-the-tomasulos-approach)
7. [Reducing Branch Costs with Dynamic Hardware Prediction](chapter-5/README.md/#reducing-branch-costs-with-dynamic-hardware-prediction)
    - [Control (Branch) Hazards](chapter-5/README.md/#control-branch-hazards)
    - [Basic Branch Prediction and Branch-Prediction Buffers](chapter-5/README.md/#basic-branch-prediction-and-branch-prediction-buffers)
    - [1-bit Prediction Scheme](chapter-5/README.md/#1-bit-prediction-scheme)
    - [2-bit Prediction Scheme](chapter-5/README.md/#2-bit-prediction-scheme)
    - [What Kind of Accuracy Can Be Expected From A 2-bit Branch Prediction](chapter-5/README.md/#what-kind-of-accuracy-can-be-expected-from-a-2-bit-branch-prediction)
    - [How Can We Improve the Accuracy of Branch Prediction?](chapter-5/README.md/#how-can-we-improve-the-accuracy-of-branch-prediction)
    - [Correlating/Two-Level Predictors: Basic Idea](chapter-5/README.md/#correlatingtwo-level-predictors-basic-idea)
    - [(m, n) Predictors](chapter-5/README.md/#m-n-predictors)
    - [Comparison of 2-bit predictors](chapter-5/README.md/#comparison-of-2-bit-predictors)
    - [Pipelining with Branch Prediction](chapter-5/README.md/#pipelining-with-branch-prediction)
    - [Penalties of Branch Misprediction](chapter-5/README.md/#penalties-of-branch-misprediction)
8. [Taking Advantage of More ILP with Multiple Issue](chapter-5/README.md/#taking-advantage-of-more-ilp-with-multiple-issue)
    - [Characterization of Superscalar Processors](chapter-5/README.md/#characterization-of-superscalar-processors)
    - [Statically Scheduled Superscalar Processors](chapter-5/README.md/#statically-scheduled-superscalar-processors)
    - [Multiple Instruction Issue with Dynamic Scheduling](chapter-5/README.md/#multiple-instruction-issue-with-dynamic-scheduling)
    - [Factors Limiting Performance of the Two-Issue Dynamically Scheduled Pipeline](chapter-5/README.md/#factors-limiting-performance-of-the-two-issue-dynamically-scheduled-pipeline)
9. [Speculation](chapter-5/README.md/#speculation)
    - [Hardware-based Speculation: Three Key Ideas](chapter-5/README.md/#hardware-based-speculation-three-key-ideas)
    - [Extension of Tomasulo’s Algorithm for Speculation: Basic Idea](chapter-5/README.md/#extension-of-tomasulos-algorithm-for-speculation-basic-idea)
    - [Implementation](chapter-5/README.md/#implementation)
    - [Pipe Stages for Speculation](chapter-5/README.md/#pipe-stages-for-speculation)
    - [Loop Unrolling with Speculation](chapter-5/README.md/#loop-unrolling-with-speculation)
    - [Multiple Issue with Speculation](chapter-5/README.md/#multiple-issue-with-speculation)
10. [The ARM Cortex-A8](chapter-5/README.md/#the-arm-cortex-a8)
    - [Decode and Execution](chapter-5/README.md/#decode-and-execution)
    - [Performance of A8](chapter-5/README.md/#performance-of-a8)
    - [A8 vs. A9](chapter-5/README.md/#a8-vs-a9)
11. [The Intel Core i7](chapter-5/README.md/#the-intel-core-i7)
    - [Ratio of Wasted Work in Speculation](chapter-5/README.md/#ratio-of-wasted-work-in-speculation)
    - [CPI for SPECCPU2006 on Core i7](chapter-5/README.md/#cpi-for-speccpu2006-on-core-i7)
12. [Exploiting Instruction-Level Parallelism with Software Approaches](chapter-5/README.md/#exploiting-instruction-level-parallelism-with-software-approaches)

---

## Course Summary #6 ([chapter6.pdf](chapter-6/chapter5.pdf))
***WIP***