# FiveStageProcessor
This repository hosts a series of Verilog modules that comprise a five-stage, 32-bit processor without hazard detection.
