
Audio_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb8c  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  0800bd64  0800bd64  0000cd64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800be0c  0800be0c  0000d180  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800be0c  0800be0c  0000ce0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800be14  0800be14  0000d180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800be14  0800be14  0000ce14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800be18  0800be18  0000ce18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000180  20000000  0800be1c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d14  20000180  0800bf9c  0000d180  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e94  0800bf9c  0000de94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d180  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fb39  00000000  00000000  0000d1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004cd8  00000000  00000000  0002cce9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001990  00000000  00000000  000319c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000138c  00000000  00000000  00033358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bbdd  00000000  00000000  000346e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024933  00000000  00000000  000602c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fa5f1  00000000  00000000  00084bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017f1e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006948  00000000  00000000  0017f228  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00185b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000180 	.word	0x20000180
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800bd4c 	.word	0x0800bd4c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000184 	.word	0x20000184
 8000214:	0800bd4c 	.word	0x0800bd4c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000548:	f000 fd87 	bl	800105a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800054c:	f000 f81b 	bl	8000586 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000550:	f000 fa62 	bl	8000a18 <MX_GPIO_Init>
  MX_DAC1_Init();
 8000554:	f000 f862 	bl	800061c <MX_DAC1_Init>
  MX_DAC2_Init();
 8000558:	f000 f8a4 	bl	80006a4 <MX_DAC2_Init>
  MX_I2C1_Init();
 800055c:	f000 f8dc 	bl	8000718 <MX_I2C1_Init>
  MX_RNG_Init();
 8000560:	f000 f91a 	bl	8000798 <MX_RNG_Init>
  MX_SAI1_Init();
 8000564:	f000 f92e 	bl	80007c4 <MX_SAI1_Init>
  MX_SPI2_Init();
 8000568:	f000 f9cc 	bl	8000904 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 800056c:	f000 fa08 	bl	8000980 <MX_USART3_UART_Init>
  if (MX_FATFS_Init() != APP_OK) {
 8000570:	f007 ff52 	bl	8008418 <MX_FATFS_Init>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <main+0x3a>
    Error_Handler();
 800057a:	f000 fa89 	bl	8000a90 <Error_Handler>
  }
  MX_USB_Device_Init();
 800057e:	f00a fefb 	bl	800b378 <MX_USB_Device_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000582:	bf00      	nop
 8000584:	e7fd      	b.n	8000582 <main+0x3e>

08000586 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000586:	b580      	push	{r7, lr}
 8000588:	b094      	sub	sp, #80	@ 0x50
 800058a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800058c:	f107 0318 	add.w	r3, r7, #24
 8000590:	2238      	movs	r2, #56	@ 0x38
 8000592:	2100      	movs	r1, #0
 8000594:	4618      	mov	r0, r3
 8000596:	f00b fbad 	bl	800bcf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800059a:	1d3b      	adds	r3, r7, #4
 800059c:	2200      	movs	r2, #0
 800059e:	601a      	str	r2, [r3, #0]
 80005a0:	605a      	str	r2, [r3, #4]
 80005a2:	609a      	str	r2, [r3, #8]
 80005a4:	60da      	str	r2, [r3, #12]
 80005a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005a8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005ac:	f003 f894 	bl	80036d8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005b0:	2301      	movs	r3, #1
 80005b2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005b8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ba:	2302      	movs	r3, #2
 80005bc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005be:	2303      	movs	r3, #3
 80005c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80005c2:	2306      	movs	r3, #6
 80005c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 108;
 80005c6:	236c      	movs	r3, #108	@ 0x6c
 80005c8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005ca:	2302      	movs	r3, #2
 80005cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 80005ce:	2306      	movs	r3, #6
 80005d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005d2:	2302      	movs	r3, #2
 80005d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005d6:	f107 0318 	add.w	r3, r7, #24
 80005da:	4618      	mov	r0, r3
 80005dc:	f003 f930 	bl	8003840 <HAL_RCC_OscConfig>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <SystemClock_Config+0x64>
  {
    Error_Handler();
 80005e6:	f000 fa53 	bl	8000a90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ea:	230f      	movs	r3, #15
 80005ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ee:	2303      	movs	r3, #3
 80005f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005f2:	2300      	movs	r3, #0
 80005f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005f6:	2300      	movs	r3, #0
 80005f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005fa:	2300      	movs	r3, #0
 80005fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005fe:	1d3b      	adds	r3, r7, #4
 8000600:	2104      	movs	r1, #4
 8000602:	4618      	mov	r0, r3
 8000604:	f003 fc2e 	bl	8003e64 <HAL_RCC_ClockConfig>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800060e:	f000 fa3f 	bl	8000a90 <Error_Handler>
  }
}
 8000612:	bf00      	nop
 8000614:	3750      	adds	r7, #80	@ 0x50
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b08c      	sub	sp, #48	@ 0x30
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000622:	463b      	mov	r3, r7
 8000624:	2230      	movs	r2, #48	@ 0x30
 8000626:	2100      	movs	r1, #0
 8000628:	4618      	mov	r0, r3
 800062a:	f00b fb63 	bl	800bcf4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800062e:	4b1b      	ldr	r3, [pc, #108]	@ (800069c <MX_DAC1_Init+0x80>)
 8000630:	4a1b      	ldr	r2, [pc, #108]	@ (80006a0 <MX_DAC1_Init+0x84>)
 8000632:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000634:	4819      	ldr	r0, [pc, #100]	@ (800069c <MX_DAC1_Init+0x80>)
 8000636:	f000 fe90 	bl	800135a <HAL_DAC_Init>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000640:	f000 fa26 	bl	8000a90 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000644:	2302      	movs	r3, #2
 8000646:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000648:	2300      	movs	r3, #0
 800064a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800064c:	2300      	movs	r3, #0
 800064e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000650:	2300      	movs	r3, #0
 8000652:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000654:	2300      	movs	r3, #0
 8000656:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000658:	2300      	movs	r3, #0
 800065a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800065c:	2300      	movs	r3, #0
 800065e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8000660:	2301      	movs	r3, #1
 8000662:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000664:	2300      	movs	r3, #0
 8000666:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000668:	463b      	mov	r3, r7
 800066a:	2200      	movs	r2, #0
 800066c:	4619      	mov	r1, r3
 800066e:	480b      	ldr	r0, [pc, #44]	@ (800069c <MX_DAC1_Init+0x80>)
 8000670:	f000 fe96 	bl	80013a0 <HAL_DAC_ConfigChannel>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800067a:	f000 fa09 	bl	8000a90 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800067e:	463b      	mov	r3, r7
 8000680:	2210      	movs	r2, #16
 8000682:	4619      	mov	r1, r3
 8000684:	4805      	ldr	r0, [pc, #20]	@ (800069c <MX_DAC1_Init+0x80>)
 8000686:	f000 fe8b 	bl	80013a0 <HAL_DAC_ConfigChannel>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8000690:	f000 f9fe 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000694:	bf00      	nop
 8000696:	3730      	adds	r7, #48	@ 0x30
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	2000019c 	.word	0x2000019c
 80006a0:	50000800 	.word	0x50000800

080006a4 <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b08c      	sub	sp, #48	@ 0x30
 80006a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80006aa:	463b      	mov	r3, r7
 80006ac:	2230      	movs	r2, #48	@ 0x30
 80006ae:	2100      	movs	r1, #0
 80006b0:	4618      	mov	r0, r3
 80006b2:	f00b fb1f 	bl	800bcf4 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 80006b6:	4b16      	ldr	r3, [pc, #88]	@ (8000710 <MX_DAC2_Init+0x6c>)
 80006b8:	4a16      	ldr	r2, [pc, #88]	@ (8000714 <MX_DAC2_Init+0x70>)
 80006ba:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80006bc:	4814      	ldr	r0, [pc, #80]	@ (8000710 <MX_DAC2_Init+0x6c>)
 80006be:	f000 fe4c 	bl	800135a <HAL_DAC_Init>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80006c8:	f000 f9e2 	bl	8000a90 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80006cc:	2302      	movs	r3, #2
 80006ce:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80006d0:	2300      	movs	r3, #0
 80006d2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80006d4:	2300      	movs	r3, #0
 80006d6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80006d8:	2300      	movs	r3, #0
 80006da:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80006dc:	2300      	movs	r3, #0
 80006de:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80006e0:	2300      	movs	r3, #0
 80006e2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80006e4:	2300      	movs	r3, #0
 80006e6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80006e8:	2301      	movs	r3, #1
 80006ea:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80006ec:	2300      	movs	r3, #0
 80006ee:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80006f0:	463b      	mov	r3, r7
 80006f2:	2200      	movs	r2, #0
 80006f4:	4619      	mov	r1, r3
 80006f6:	4806      	ldr	r0, [pc, #24]	@ (8000710 <MX_DAC2_Init+0x6c>)
 80006f8:	f000 fe52 	bl	80013a0 <HAL_DAC_ConfigChannel>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 8000702:	f000 f9c5 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8000706:	bf00      	nop
 8000708:	3730      	adds	r7, #48	@ 0x30
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	200001b0 	.word	0x200001b0
 8000714:	50000c00 	.word	0x50000c00

08000718 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800071c:	4b1b      	ldr	r3, [pc, #108]	@ (800078c <MX_I2C1_Init+0x74>)
 800071e:	4a1c      	ldr	r2, [pc, #112]	@ (8000790 <MX_I2C1_Init+0x78>)
 8000720:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60715075;
 8000722:	4b1a      	ldr	r3, [pc, #104]	@ (800078c <MX_I2C1_Init+0x74>)
 8000724:	4a1b      	ldr	r2, [pc, #108]	@ (8000794 <MX_I2C1_Init+0x7c>)
 8000726:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000728:	4b18      	ldr	r3, [pc, #96]	@ (800078c <MX_I2C1_Init+0x74>)
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800072e:	4b17      	ldr	r3, [pc, #92]	@ (800078c <MX_I2C1_Init+0x74>)
 8000730:	2201      	movs	r2, #1
 8000732:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000734:	4b15      	ldr	r3, [pc, #84]	@ (800078c <MX_I2C1_Init+0x74>)
 8000736:	2200      	movs	r2, #0
 8000738:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800073a:	4b14      	ldr	r3, [pc, #80]	@ (800078c <MX_I2C1_Init+0x74>)
 800073c:	2200      	movs	r2, #0
 800073e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000740:	4b12      	ldr	r3, [pc, #72]	@ (800078c <MX_I2C1_Init+0x74>)
 8000742:	2200      	movs	r2, #0
 8000744:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000746:	4b11      	ldr	r3, [pc, #68]	@ (800078c <MX_I2C1_Init+0x74>)
 8000748:	2200      	movs	r2, #0
 800074a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800074c:	4b0f      	ldr	r3, [pc, #60]	@ (800078c <MX_I2C1_Init+0x74>)
 800074e:	2200      	movs	r2, #0
 8000750:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000752:	480e      	ldr	r0, [pc, #56]	@ (800078c <MX_I2C1_Init+0x74>)
 8000754:	f001 f960 	bl	8001a18 <HAL_I2C_Init>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800075e:	f000 f997 	bl	8000a90 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000762:	2100      	movs	r1, #0
 8000764:	4809      	ldr	r0, [pc, #36]	@ (800078c <MX_I2C1_Init+0x74>)
 8000766:	f001 f9f2 	bl	8001b4e <HAL_I2CEx_ConfigAnalogFilter>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000770:	f000 f98e 	bl	8000a90 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000774:	2100      	movs	r1, #0
 8000776:	4805      	ldr	r0, [pc, #20]	@ (800078c <MX_I2C1_Init+0x74>)
 8000778:	f001 fa34 	bl	8001be4 <HAL_I2CEx_ConfigDigitalFilter>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000782:	f000 f985 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000786:	bf00      	nop
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	200001c4 	.word	0x200001c4
 8000790:	40005400 	.word	0x40005400
 8000794:	60715075 	.word	0x60715075

08000798 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800079c:	4b07      	ldr	r3, [pc, #28]	@ (80007bc <MX_RNG_Init+0x24>)
 800079e:	4a08      	ldr	r2, [pc, #32]	@ (80007c0 <MX_RNG_Init+0x28>)
 80007a0:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 80007a2:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <MX_RNG_Init+0x24>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80007a8:	4804      	ldr	r0, [pc, #16]	@ (80007bc <MX_RNG_Init+0x24>)
 80007aa:	f004 fcfb 	bl	80051a4 <HAL_RNG_Init>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 80007b4:	f000 f96c 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80007b8:	bf00      	nop
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	20000218 	.word	0x20000218
 80007c0:	50060800 	.word	0x50060800

080007c4 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80007c8:	4b49      	ldr	r3, [pc, #292]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 80007ca:	4a4a      	ldr	r2, [pc, #296]	@ (80008f4 <MX_SAI1_Init+0x130>)
 80007cc:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80007ce:	4b48      	ldr	r3, [pc, #288]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80007d4:	4b46      	ldr	r3, [pc, #280]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 80007da:	4b45      	ldr	r3, [pc, #276]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 80007dc:	2240      	movs	r2, #64	@ 0x40
 80007de:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80007e0:	4b43      	ldr	r3, [pc, #268]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80007e6:	4b42      	ldr	r3, [pc, #264]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80007ec:	4b40      	ldr	r3, [pc, #256]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80007f2:	4b3f      	ldr	r3, [pc, #252]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80007f8:	4b3d      	ldr	r3, [pc, #244]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 80007fe:	4b3c      	ldr	r3, [pc, #240]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 8000800:	2200      	movs	r2, #0
 8000802:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000804:	4b3a      	ldr	r3, [pc, #232]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 8000806:	2200      	movs	r2, #0
 8000808:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 800080a:	4b39      	ldr	r3, [pc, #228]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 800080c:	4a3a      	ldr	r2, [pc, #232]	@ (80008f8 <MX_SAI1_Init+0x134>)
 800080e:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.MckOutput = SAI_MCK_OUTPUT_ENABLE;
 8000810:	4b37      	ldr	r3, [pc, #220]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 8000812:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000816:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000818:	4b35      	ldr	r3, [pc, #212]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 800081a:	2200      	movs	r2, #0
 800081c:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 800081e:	4b34      	ldr	r3, [pc, #208]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 8000820:	2200      	movs	r2, #0
 8000822:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8000824:	4b32      	ldr	r3, [pc, #200]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 8000826:	2200      	movs	r2, #0
 8000828:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800082a:	4b31      	ldr	r3, [pc, #196]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 800082c:	2200      	movs	r2, #0
 800082e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 8000830:	4b2f      	ldr	r3, [pc, #188]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 8000832:	2200      	movs	r2, #0
 8000834:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 0;
 8000838:	4b2d      	ldr	r3, [pc, #180]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 800083a:	2200      	movs	r2, #0
 800083c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 800083e:	4b2c      	ldr	r3, [pc, #176]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 8000840:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000844:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8000846:	4b2a      	ldr	r3, [pc, #168]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 8000848:	2208      	movs	r2, #8
 800084a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 800084c:	4b28      	ldr	r3, [pc, #160]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 800084e:	2201      	movs	r2, #1
 8000850:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000852:	4b27      	ldr	r3, [pc, #156]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 8000854:	2200      	movs	r2, #0
 8000856:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000858:	4b25      	ldr	r3, [pc, #148]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 800085a:	2200      	movs	r2, #0
 800085c:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800085e:	4b24      	ldr	r3, [pc, #144]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 8000860:	2200      	movs	r2, #0
 8000862:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000864:	4b22      	ldr	r3, [pc, #136]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 8000866:	2200      	movs	r2, #0
 8000868:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800086a:	4b21      	ldr	r3, [pc, #132]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 800086c:	2200      	movs	r2, #0
 800086e:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8000870:	4b1f      	ldr	r3, [pc, #124]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 8000872:	2201      	movs	r2, #1
 8000874:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8000876:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 8000878:	2200      	movs	r2, #0
 800087a:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 800087c:	481c      	ldr	r0, [pc, #112]	@ (80008f0 <MX_SAI1_Init+0x12c>)
 800087e:	f004 fcf7 	bl	8005270 <HAL_SAI_Init>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_SAI1_Init+0xc8>
  {
    Error_Handler();
 8000888:	f000 f902 	bl	8000a90 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 800088c:	4b1b      	ldr	r3, [pc, #108]	@ (80008fc <MX_SAI1_Init+0x138>)
 800088e:	4a1c      	ldr	r2, [pc, #112]	@ (8000900 <MX_SAI1_Init+0x13c>)
 8000890:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
 8000892:	4b1a      	ldr	r3, [pc, #104]	@ (80008fc <MX_SAI1_Init+0x138>)
 8000894:	2200      	movs	r2, #0
 8000896:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 8000898:	4b18      	ldr	r3, [pc, #96]	@ (80008fc <MX_SAI1_Init+0x138>)
 800089a:	2200      	movs	r2, #0
 800089c:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800089e:	4b17      	ldr	r3, [pc, #92]	@ (80008fc <MX_SAI1_Init+0x138>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80008a4:	4b15      	ldr	r3, [pc, #84]	@ (80008fc <MX_SAI1_Init+0x138>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 80008aa:	4b14      	ldr	r3, [pc, #80]	@ (80008fc <MX_SAI1_Init+0x138>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80008b0:	4b12      	ldr	r3, [pc, #72]	@ (80008fc <MX_SAI1_Init+0x138>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80008b6:	4b11      	ldr	r3, [pc, #68]	@ (80008fc <MX_SAI1_Init+0x138>)
 80008b8:	4a0f      	ldr	r2, [pc, #60]	@ (80008f8 <MX_SAI1_Init+0x134>)
 80008ba:	621a      	str	r2, [r3, #32]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80008bc:	4b0f      	ldr	r3, [pc, #60]	@ (80008fc <MX_SAI1_Init+0x138>)
 80008be:	2200      	movs	r2, #0
 80008c0:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 80008c2:	4b0e      	ldr	r3, [pc, #56]	@ (80008fc <MX_SAI1_Init+0x138>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 80008c8:	4b0c      	ldr	r3, [pc, #48]	@ (80008fc <MX_SAI1_Init+0x138>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80008ce:	4b0b      	ldr	r3, [pc, #44]	@ (80008fc <MX_SAI1_Init+0x138>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 80008d4:	2302      	movs	r3, #2
 80008d6:	2200      	movs	r2, #0
 80008d8:	2100      	movs	r1, #0
 80008da:	4808      	ldr	r0, [pc, #32]	@ (80008fc <MX_SAI1_Init+0x138>)
 80008dc:	f004 fc97 	bl	800520e <HAL_SAI_InitProtocol>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_SAI1_Init+0x126>
  {
    Error_Handler();
 80008e6:	f000 f8d3 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	2000022c 	.word	0x2000022c
 80008f4:	40015404 	.word	0x40015404
 80008f8:	0002ee00 	.word	0x0002ee00
 80008fc:	200002c4 	.word	0x200002c4
 8000900:	40015424 	.word	0x40015424

08000904 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000908:	4b1b      	ldr	r3, [pc, #108]	@ (8000978 <MX_SPI2_Init+0x74>)
 800090a:	4a1c      	ldr	r2, [pc, #112]	@ (800097c <MX_SPI2_Init+0x78>)
 800090c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800090e:	4b1a      	ldr	r3, [pc, #104]	@ (8000978 <MX_SPI2_Init+0x74>)
 8000910:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000914:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000916:	4b18      	ldr	r3, [pc, #96]	@ (8000978 <MX_SPI2_Init+0x74>)
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800091c:	4b16      	ldr	r3, [pc, #88]	@ (8000978 <MX_SPI2_Init+0x74>)
 800091e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000922:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000924:	4b14      	ldr	r3, [pc, #80]	@ (8000978 <MX_SPI2_Init+0x74>)
 8000926:	2200      	movs	r2, #0
 8000928:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800092a:	4b13      	ldr	r3, [pc, #76]	@ (8000978 <MX_SPI2_Init+0x74>)
 800092c:	2200      	movs	r2, #0
 800092e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000930:	4b11      	ldr	r3, [pc, #68]	@ (8000978 <MX_SPI2_Init+0x74>)
 8000932:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000936:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000938:	4b0f      	ldr	r3, [pc, #60]	@ (8000978 <MX_SPI2_Init+0x74>)
 800093a:	2200      	movs	r2, #0
 800093c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800093e:	4b0e      	ldr	r3, [pc, #56]	@ (8000978 <MX_SPI2_Init+0x74>)
 8000940:	2200      	movs	r2, #0
 8000942:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000944:	4b0c      	ldr	r3, [pc, #48]	@ (8000978 <MX_SPI2_Init+0x74>)
 8000946:	2200      	movs	r2, #0
 8000948:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800094a:	4b0b      	ldr	r3, [pc, #44]	@ (8000978 <MX_SPI2_Init+0x74>)
 800094c:	2200      	movs	r2, #0
 800094e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000950:	4b09      	ldr	r3, [pc, #36]	@ (8000978 <MX_SPI2_Init+0x74>)
 8000952:	2207      	movs	r2, #7
 8000954:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000956:	4b08      	ldr	r3, [pc, #32]	@ (8000978 <MX_SPI2_Init+0x74>)
 8000958:	2200      	movs	r2, #0
 800095a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800095c:	4b06      	ldr	r3, [pc, #24]	@ (8000978 <MX_SPI2_Init+0x74>)
 800095e:	2208      	movs	r2, #8
 8000960:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000962:	4805      	ldr	r0, [pc, #20]	@ (8000978 <MX_SPI2_Init+0x74>)
 8000964:	f004 ff8e 	bl	8005884 <HAL_SPI_Init>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800096e:	f000 f88f 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	2000035c 	.word	0x2000035c
 800097c:	40003800 	.word	0x40003800

08000980 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000984:	4b22      	ldr	r3, [pc, #136]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 8000986:	4a23      	ldr	r2, [pc, #140]	@ (8000a14 <MX_USART3_UART_Init+0x94>)
 8000988:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800098a:	4b21      	ldr	r3, [pc, #132]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 800098c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000990:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000992:	4b1f      	ldr	r3, [pc, #124]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 8000994:	2200      	movs	r2, #0
 8000996:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000998:	4b1d      	ldr	r3, [pc, #116]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 800099a:	2200      	movs	r2, #0
 800099c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800099e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009a4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 80009a6:	220c      	movs	r2, #12
 80009a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009aa:	4b19      	ldr	r3, [pc, #100]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009b0:	4b17      	ldr	r3, [pc, #92]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009b6:	4b16      	ldr	r3, [pc, #88]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009bc:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 80009be:	2200      	movs	r2, #0
 80009c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009c2:	4b13      	ldr	r3, [pc, #76]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80009c8:	4811      	ldr	r0, [pc, #68]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 80009ca:	f005 f806 	bl	80059da <HAL_UART_Init>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80009d4:	f000 f85c 	bl	8000a90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009d8:	2100      	movs	r1, #0
 80009da:	480d      	ldr	r0, [pc, #52]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 80009dc:	f005 fda2 	bl	8006524 <HAL_UARTEx_SetTxFifoThreshold>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80009e6:	f000 f853 	bl	8000a90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ea:	2100      	movs	r1, #0
 80009ec:	4808      	ldr	r0, [pc, #32]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 80009ee:	f005 fdd7 	bl	80065a0 <HAL_UARTEx_SetRxFifoThreshold>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80009f8:	f000 f84a 	bl	8000a90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80009fc:	4804      	ldr	r0, [pc, #16]	@ (8000a10 <MX_USART3_UART_Init+0x90>)
 80009fe:	f005 fd58 	bl	80064b2 <HAL_UARTEx_DisableFifoMode>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000a08:	f000 f842 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	200003c0 	.word	0x200003c0
 8000a14:	40004800 	.word	0x40004800

08000a18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b085      	sub	sp, #20
 8000a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8000a8c <MX_GPIO_Init+0x74>)
 8000a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a22:	4a1a      	ldr	r2, [pc, #104]	@ (8000a8c <MX_GPIO_Init+0x74>)
 8000a24:	f043 0320 	orr.w	r3, r3, #32
 8000a28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a2a:	4b18      	ldr	r3, [pc, #96]	@ (8000a8c <MX_GPIO_Init+0x74>)
 8000a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2e:	f003 0320 	and.w	r3, r3, #32
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a36:	4b15      	ldr	r3, [pc, #84]	@ (8000a8c <MX_GPIO_Init+0x74>)
 8000a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3a:	4a14      	ldr	r2, [pc, #80]	@ (8000a8c <MX_GPIO_Init+0x74>)
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a42:	4b12      	ldr	r3, [pc, #72]	@ (8000a8c <MX_GPIO_Init+0x74>)
 8000a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a46:	f003 0301 	and.w	r3, r3, #1
 8000a4a:	60bb      	str	r3, [r7, #8]
 8000a4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a8c <MX_GPIO_Init+0x74>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a52:	4a0e      	ldr	r2, [pc, #56]	@ (8000a8c <MX_GPIO_Init+0x74>)
 8000a54:	f043 0302 	orr.w	r3, r3, #2
 8000a58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a8c <MX_GPIO_Init+0x74>)
 8000a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5e:	f003 0302 	and.w	r3, r3, #2
 8000a62:	607b      	str	r3, [r7, #4]
 8000a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a66:	4b09      	ldr	r3, [pc, #36]	@ (8000a8c <MX_GPIO_Init+0x74>)
 8000a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6a:	4a08      	ldr	r2, [pc, #32]	@ (8000a8c <MX_GPIO_Init+0x74>)
 8000a6c:	f043 0304 	orr.w	r3, r3, #4
 8000a70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a72:	4b06      	ldr	r3, [pc, #24]	@ (8000a8c <MX_GPIO_Init+0x74>)
 8000a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a76:	f003 0304 	and.w	r3, r3, #4
 8000a7a:	603b      	str	r3, [r7, #0]
 8000a7c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a7e:	bf00      	nop
 8000a80:	3714      	adds	r7, #20
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	40021000 	.word	0x40021000

08000a90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a94:	b672      	cpsid	i
}
 8000a96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a98:	bf00      	nop
 8000a9a:	e7fd      	b.n	8000a98 <Error_Handler+0x8>

08000a9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae0 <HAL_MspInit+0x44>)
 8000aa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aa6:	4a0e      	ldr	r2, [pc, #56]	@ (8000ae0 <HAL_MspInit+0x44>)
 8000aa8:	f043 0301 	orr.w	r3, r3, #1
 8000aac:	6613      	str	r3, [r2, #96]	@ 0x60
 8000aae:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae0 <HAL_MspInit+0x44>)
 8000ab0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ab2:	f003 0301 	and.w	r3, r3, #1
 8000ab6:	607b      	str	r3, [r7, #4]
 8000ab8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aba:	4b09      	ldr	r3, [pc, #36]	@ (8000ae0 <HAL_MspInit+0x44>)
 8000abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000abe:	4a08      	ldr	r2, [pc, #32]	@ (8000ae0 <HAL_MspInit+0x44>)
 8000ac0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ac4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ac6:	4b06      	ldr	r3, [pc, #24]	@ (8000ae0 <HAL_MspInit+0x44>)
 8000ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ace:	603b      	str	r3, [r7, #0]
 8000ad0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ad2:	f002 fea5 	bl	8003820 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	3708      	adds	r7, #8
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	40021000 	.word	0x40021000

08000ae4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b08c      	sub	sp, #48	@ 0x30
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aec:	f107 031c 	add.w	r3, r7, #28
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a2b      	ldr	r2, [pc, #172]	@ (8000bb0 <HAL_DAC_MspInit+0xcc>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d125      	bne.n	8000b52 <HAL_DAC_MspInit+0x6e>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000b06:	4b2b      	ldr	r3, [pc, #172]	@ (8000bb4 <HAL_DAC_MspInit+0xd0>)
 8000b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0a:	4a2a      	ldr	r2, [pc, #168]	@ (8000bb4 <HAL_DAC_MspInit+0xd0>)
 8000b0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b12:	4b28      	ldr	r3, [pc, #160]	@ (8000bb4 <HAL_DAC_MspInit+0xd0>)
 8000b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b1a:	61bb      	str	r3, [r7, #24]
 8000b1c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1e:	4b25      	ldr	r3, [pc, #148]	@ (8000bb4 <HAL_DAC_MspInit+0xd0>)
 8000b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b22:	4a24      	ldr	r2, [pc, #144]	@ (8000bb4 <HAL_DAC_MspInit+0xd0>)
 8000b24:	f043 0301 	orr.w	r3, r3, #1
 8000b28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b2a:	4b22      	ldr	r3, [pc, #136]	@ (8000bb4 <HAL_DAC_MspInit+0xd0>)
 8000b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2e:	f003 0301 	and.w	r3, r3, #1
 8000b32:	617b      	str	r3, [r7, #20]
 8000b34:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000b36:	2330      	movs	r3, #48	@ 0x30
 8000b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b42:	f107 031c 	add.w	r3, r7, #28
 8000b46:	4619      	mov	r1, r3
 8000b48:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b4c:	f000 fde2 	bl	8001714 <HAL_GPIO_Init>
    /* USER CODE BEGIN DAC2_MspInit 1 */

    /* USER CODE END DAC2_MspInit 1 */
  }

}
 8000b50:	e029      	b.n	8000ba6 <HAL_DAC_MspInit+0xc2>
  else if(hdac->Instance==DAC2)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a18      	ldr	r2, [pc, #96]	@ (8000bb8 <HAL_DAC_MspInit+0xd4>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d124      	bne.n	8000ba6 <HAL_DAC_MspInit+0xc2>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8000b5c:	4b15      	ldr	r3, [pc, #84]	@ (8000bb4 <HAL_DAC_MspInit+0xd0>)
 8000b5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b60:	4a14      	ldr	r2, [pc, #80]	@ (8000bb4 <HAL_DAC_MspInit+0xd0>)
 8000b62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b68:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <HAL_DAC_MspInit+0xd0>)
 8000b6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b70:	613b      	str	r3, [r7, #16]
 8000b72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b74:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb4 <HAL_DAC_MspInit+0xd0>)
 8000b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b78:	4a0e      	ldr	r2, [pc, #56]	@ (8000bb4 <HAL_DAC_MspInit+0xd0>)
 8000b7a:	f043 0301 	orr.w	r3, r3, #1
 8000b7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b80:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb4 <HAL_DAC_MspInit+0xd0>)
 8000b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b84:	f003 0301 	and.w	r3, r3, #1
 8000b88:	60fb      	str	r3, [r7, #12]
 8000b8a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b8c:	2340      	movs	r3, #64	@ 0x40
 8000b8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b90:	2303      	movs	r3, #3
 8000b92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b98:	f107 031c 	add.w	r3, r7, #28
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ba2:	f000 fdb7 	bl	8001714 <HAL_GPIO_Init>
}
 8000ba6:	bf00      	nop
 8000ba8:	3730      	adds	r7, #48	@ 0x30
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	50000800 	.word	0x50000800
 8000bb4:	40021000 	.word	0x40021000
 8000bb8:	50000c00 	.word	0x50000c00

08000bbc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b09e      	sub	sp, #120	@ 0x78
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000bc8:	2200      	movs	r2, #0
 8000bca:	601a      	str	r2, [r3, #0]
 8000bcc:	605a      	str	r2, [r3, #4]
 8000bce:	609a      	str	r2, [r3, #8]
 8000bd0:	60da      	str	r2, [r3, #12]
 8000bd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bd4:	f107 0310 	add.w	r3, r7, #16
 8000bd8:	2254      	movs	r2, #84	@ 0x54
 8000bda:	2100      	movs	r1, #0
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f00b f889 	bl	800bcf4 <memset>
  if(hi2c->Instance==I2C1)
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a1f      	ldr	r2, [pc, #124]	@ (8000c64 <HAL_I2C_MspInit+0xa8>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d136      	bne.n	8000c5a <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000bec:	2340      	movs	r3, #64	@ 0x40
 8000bee:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bf4:	f107 0310 	add.w	r3, r7, #16
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f003 fb4b 	bl	8004294 <HAL_RCCEx_PeriphCLKConfig>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000c04:	f7ff ff44 	bl	8000a90 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c08:	4b17      	ldr	r3, [pc, #92]	@ (8000c68 <HAL_I2C_MspInit+0xac>)
 8000c0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0c:	4a16      	ldr	r2, [pc, #88]	@ (8000c68 <HAL_I2C_MspInit+0xac>)
 8000c0e:	f043 0302 	orr.w	r3, r3, #2
 8000c12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c14:	4b14      	ldr	r3, [pc, #80]	@ (8000c68 <HAL_I2C_MspInit+0xac>)
 8000c16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c18:	f003 0302 	and.w	r3, r3, #2
 8000c1c:	60fb      	str	r3, [r7, #12]
 8000c1e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c20:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c24:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c26:	2312      	movs	r3, #18
 8000c28:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c32:	2304      	movs	r3, #4
 8000c34:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c36:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	480b      	ldr	r0, [pc, #44]	@ (8000c6c <HAL_I2C_MspInit+0xb0>)
 8000c3e:	f000 fd69 	bl	8001714 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c42:	4b09      	ldr	r3, [pc, #36]	@ (8000c68 <HAL_I2C_MspInit+0xac>)
 8000c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c46:	4a08      	ldr	r2, [pc, #32]	@ (8000c68 <HAL_I2C_MspInit+0xac>)
 8000c48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c4e:	4b06      	ldr	r3, [pc, #24]	@ (8000c68 <HAL_I2C_MspInit+0xac>)
 8000c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c56:	60bb      	str	r3, [r7, #8]
 8000c58:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c5a:	bf00      	nop
 8000c5c:	3778      	adds	r7, #120	@ 0x78
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40005400 	.word	0x40005400
 8000c68:	40021000 	.word	0x40021000
 8000c6c:	48000400 	.word	0x48000400

08000c70 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b098      	sub	sp, #96	@ 0x60
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c78:	f107 030c 	add.w	r3, r7, #12
 8000c7c:	2254      	movs	r2, #84	@ 0x54
 8000c7e:	2100      	movs	r1, #0
 8000c80:	4618      	mov	r0, r3
 8000c82:	f00b f837 	bl	800bcf4 <memset>
  if(hrng->Instance==RNG)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	4a11      	ldr	r2, [pc, #68]	@ (8000cd0 <HAL_RNG_MspInit+0x60>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d11b      	bne.n	8000cc8 <HAL_RNG_MspInit+0x58>

    /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8000c90:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c94:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLL;
 8000c96:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000c9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c9c:	f107 030c 	add.w	r3, r7, #12
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f003 faf7 	bl	8004294 <HAL_RCCEx_PeriphCLKConfig>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8000cac:	f7ff fef0 	bl	8000a90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000cb0:	4b08      	ldr	r3, [pc, #32]	@ (8000cd4 <HAL_RNG_MspInit+0x64>)
 8000cb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cb4:	4a07      	ldr	r2, [pc, #28]	@ (8000cd4 <HAL_RNG_MspInit+0x64>)
 8000cb6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000cba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cbc:	4b05      	ldr	r3, [pc, #20]	@ (8000cd4 <HAL_RNG_MspInit+0x64>)
 8000cbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cc0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000cc4:	60bb      	str	r3, [r7, #8]
 8000cc6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8000cc8:	bf00      	nop
 8000cca:	3760      	adds	r7, #96	@ 0x60
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	50060800 	.word	0x50060800
 8000cd4:	40021000 	.word	0x40021000

08000cd8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b08a      	sub	sp, #40	@ 0x28
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce0:	f107 0314 	add.w	r3, r7, #20
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	609a      	str	r2, [r3, #8]
 8000cec:	60da      	str	r2, [r3, #12]
 8000cee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a17      	ldr	r2, [pc, #92]	@ (8000d54 <HAL_SPI_MspInit+0x7c>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d128      	bne.n	8000d4c <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000cfa:	4b17      	ldr	r3, [pc, #92]	@ (8000d58 <HAL_SPI_MspInit+0x80>)
 8000cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cfe:	4a16      	ldr	r2, [pc, #88]	@ (8000d58 <HAL_SPI_MspInit+0x80>)
 8000d00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d04:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d06:	4b14      	ldr	r3, [pc, #80]	@ (8000d58 <HAL_SPI_MspInit+0x80>)
 8000d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d0e:	613b      	str	r3, [r7, #16]
 8000d10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d12:	4b11      	ldr	r3, [pc, #68]	@ (8000d58 <HAL_SPI_MspInit+0x80>)
 8000d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d16:	4a10      	ldr	r2, [pc, #64]	@ (8000d58 <HAL_SPI_MspInit+0x80>)
 8000d18:	f043 0302 	orr.w	r3, r3, #2
 8000d1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d58 <HAL_SPI_MspInit+0x80>)
 8000d20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d22:	f003 0302 	and.w	r3, r3, #2
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000d2a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000d2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d30:	2302      	movs	r3, #2
 8000d32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d34:	2300      	movs	r3, #0
 8000d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d3c:	2305      	movs	r3, #5
 8000d3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	4619      	mov	r1, r3
 8000d46:	4805      	ldr	r0, [pc, #20]	@ (8000d5c <HAL_SPI_MspInit+0x84>)
 8000d48:	f000 fce4 	bl	8001714 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000d4c:	bf00      	nop
 8000d4e:	3728      	adds	r7, #40	@ 0x28
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40003800 	.word	0x40003800
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	48000400 	.word	0x48000400

08000d60 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b09e      	sub	sp, #120	@ 0x78
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d68:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	601a      	str	r2, [r3, #0]
 8000d70:	605a      	str	r2, [r3, #4]
 8000d72:	609a      	str	r2, [r3, #8]
 8000d74:	60da      	str	r2, [r3, #12]
 8000d76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d78:	f107 0310 	add.w	r3, r7, #16
 8000d7c:	2254      	movs	r2, #84	@ 0x54
 8000d7e:	2100      	movs	r1, #0
 8000d80:	4618      	mov	r0, r3
 8000d82:	f00a ffb7 	bl	800bcf4 <memset>
  if(huart->Instance==USART3)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a1f      	ldr	r2, [pc, #124]	@ (8000e08 <HAL_UART_MspInit+0xa8>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d136      	bne.n	8000dfe <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000d90:	2304      	movs	r3, #4
 8000d92:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000d94:	2300      	movs	r3, #0
 8000d96:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d98:	f107 0310 	add.w	r3, r7, #16
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f003 fa79 	bl	8004294 <HAL_RCCEx_PeriphCLKConfig>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000da8:	f7ff fe72 	bl	8000a90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000dac:	4b17      	ldr	r3, [pc, #92]	@ (8000e0c <HAL_UART_MspInit+0xac>)
 8000dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000db0:	4a16      	ldr	r2, [pc, #88]	@ (8000e0c <HAL_UART_MspInit+0xac>)
 8000db2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000db6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000db8:	4b14      	ldr	r3, [pc, #80]	@ (8000e0c <HAL_UART_MspInit+0xac>)
 8000dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000dc0:	60fb      	str	r3, [r7, #12]
 8000dc2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dc4:	4b11      	ldr	r3, [pc, #68]	@ (8000e0c <HAL_UART_MspInit+0xac>)
 8000dc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc8:	4a10      	ldr	r2, [pc, #64]	@ (8000e0c <HAL_UART_MspInit+0xac>)
 8000dca:	f043 0304 	orr.w	r3, r3, #4
 8000dce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dd0:	4b0e      	ldr	r3, [pc, #56]	@ (8000e0c <HAL_UART_MspInit+0xac>)
 8000dd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd4:	f003 0304 	and.w	r3, r3, #4
 8000dd8:	60bb      	str	r3, [r7, #8]
 8000dda:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000ddc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000de0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de2:	2302      	movs	r3, #2
 8000de4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dea:	2300      	movs	r3, #0
 8000dec:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000dee:	2307      	movs	r3, #7
 8000df0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000df2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000df6:	4619      	mov	r1, r3
 8000df8:	4805      	ldr	r0, [pc, #20]	@ (8000e10 <HAL_UART_MspInit+0xb0>)
 8000dfa:	f000 fc8b 	bl	8001714 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000dfe:	bf00      	nop
 8000e00:	3778      	adds	r7, #120	@ 0x78
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	40004800 	.word	0x40004800
 8000e0c:	40021000 	.word	0x40021000
 8000e10:	48000800 	.word	0x48000800

08000e14 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b09e      	sub	sp, #120	@ 0x78
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e1c:	f107 0310 	add.w	r3, r7, #16
 8000e20:	2254      	movs	r2, #84	@ 0x54
 8000e22:	2100      	movs	r1, #0
 8000e24:	4618      	mov	r0, r3
 8000e26:	f00a ff65 	bl	800bcf4 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a4b      	ldr	r2, [pc, #300]	@ (8000f5c <HAL_SAI_MspInit+0x148>)
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d146      	bne.n	8000ec2 <HAL_SAI_MspInit+0xae>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8000e34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e38:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_SYSCLK;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e3e:	f107 0310 	add.w	r3, r7, #16
 8000e42:	4618      	mov	r0, r3
 8000e44:	f003 fa26 	bl	8004294 <HAL_RCCEx_PeriphCLKConfig>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <HAL_SAI_MspInit+0x3e>
    {
      Error_Handler();
 8000e4e:	f7ff fe1f 	bl	8000a90 <Error_Handler>
    }

    if (SAI1_client == 0)
 8000e52:	4b43      	ldr	r3, [pc, #268]	@ (8000f60 <HAL_SAI_MspInit+0x14c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d10b      	bne.n	8000e72 <HAL_SAI_MspInit+0x5e>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000e5a:	4b42      	ldr	r3, [pc, #264]	@ (8000f64 <HAL_SAI_MspInit+0x150>)
 8000e5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e5e:	4a41      	ldr	r2, [pc, #260]	@ (8000f64 <HAL_SAI_MspInit+0x150>)
 8000e60:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e64:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e66:	4b3f      	ldr	r3, [pc, #252]	@ (8000f64 <HAL_SAI_MspInit+0x150>)
 8000e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e6e:	60fb      	str	r3, [r7, #12]
 8000e70:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 8000e72:	4b3b      	ldr	r3, [pc, #236]	@ (8000f60 <HAL_SAI_MspInit+0x14c>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	3301      	adds	r3, #1
 8000e78:	4a39      	ldr	r2, [pc, #228]	@ (8000f60 <HAL_SAI_MspInit+0x14c>)
 8000e7a:	6013      	str	r3, [r2, #0]
    PA3     ------> SAI1_MCLK_A
    PA8     ------> SAI1_SCK_A
    PA9     ------> SAI1_FS_A
    PA10     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e7c:	2308      	movs	r3, #8
 8000e7e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e80:	2302      	movs	r3, #2
 8000e82:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000e8c:	230d      	movs	r3, #13
 8000e8e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e90:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000e94:	4619      	mov	r1, r3
 8000e96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e9a:	f000 fc3b 	bl	8001714 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000e9e:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000ea2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eac:	2300      	movs	r3, #0
 8000eae:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_SAI1;
 8000eb0:	230e      	movs	r3, #14
 8000eb2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ebe:	f000 fc29 	bl	8001714 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a28      	ldr	r2, [pc, #160]	@ (8000f68 <HAL_SAI_MspInit+0x154>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d143      	bne.n	8000f54 <HAL_SAI_MspInit+0x140>
    {
      /* Peripheral clock enable */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8000ecc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ed0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_SYSCLK;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ed6:	f107 0310 	add.w	r3, r7, #16
 8000eda:	4618      	mov	r0, r3
 8000edc:	f003 f9da 	bl	8004294 <HAL_RCCEx_PeriphCLKConfig>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <HAL_SAI_MspInit+0xd6>
    {
      Error_Handler();
 8000ee6:	f7ff fdd3 	bl	8000a90 <Error_Handler>
    }

      if (SAI1_client == 0)
 8000eea:	4b1d      	ldr	r3, [pc, #116]	@ (8000f60 <HAL_SAI_MspInit+0x14c>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d10b      	bne.n	8000f0a <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000ef2:	4b1c      	ldr	r3, [pc, #112]	@ (8000f64 <HAL_SAI_MspInit+0x150>)
 8000ef4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ef6:	4a1b      	ldr	r2, [pc, #108]	@ (8000f64 <HAL_SAI_MspInit+0x150>)
 8000ef8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000efc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000efe:	4b19      	ldr	r3, [pc, #100]	@ (8000f64 <HAL_SAI_MspInit+0x150>)
 8000f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f06:	60bb      	str	r3, [r7, #8]
 8000f08:	68bb      	ldr	r3, [r7, #8]
      }
    SAI1_client ++;
 8000f0a:	4b15      	ldr	r3, [pc, #84]	@ (8000f60 <HAL_SAI_MspInit+0x14c>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	4a13      	ldr	r2, [pc, #76]	@ (8000f60 <HAL_SAI_MspInit+0x14c>)
 8000f12:	6013      	str	r3, [r2, #0]
    PB3     ------> SAI1_SCK_B
    PB4     ------> SAI1_MCLK_B
    PB5     ------> SAI1_SD_B
    PB6     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6;
 8000f14:	2358      	movs	r3, #88	@ 0x58
 8000f16:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f20:	2300      	movs	r3, #0
 8000f22:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF14_SAI1;
 8000f24:	230e      	movs	r3, #14
 8000f26:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f28:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	480f      	ldr	r0, [pc, #60]	@ (8000f6c <HAL_SAI_MspInit+0x158>)
 8000f30:	f000 fbf0 	bl	8001714 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000f34:	2320      	movs	r3, #32
 8000f36:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f38:	2302      	movs	r3, #2
 8000f3a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f40:	2300      	movs	r3, #0
 8000f42:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_SAI1;
 8000f44:	230c      	movs	r3, #12
 8000f46:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f48:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4807      	ldr	r0, [pc, #28]	@ (8000f6c <HAL_SAI_MspInit+0x158>)
 8000f50:	f000 fbe0 	bl	8001714 <HAL_GPIO_Init>

    }
}
 8000f54:	bf00      	nop
 8000f56:	3778      	adds	r7, #120	@ 0x78
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40015404 	.word	0x40015404
 8000f60:	20000454 	.word	0x20000454
 8000f64:	40021000 	.word	0x40021000
 8000f68:	40015424 	.word	0x40015424
 8000f6c:	48000400 	.word	0x48000400

08000f70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f74:	bf00      	nop
 8000f76:	e7fd      	b.n	8000f74 <NMI_Handler+0x4>

08000f78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <HardFault_Handler+0x4>

08000f80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f84:	bf00      	nop
 8000f86:	e7fd      	b.n	8000f84 <MemManage_Handler+0x4>

08000f88 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <BusFault_Handler+0x4>

08000f90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f94:	bf00      	nop
 8000f96:	e7fd      	b.n	8000f94 <UsageFault_Handler+0x4>

08000f98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f9c:	bf00      	nop
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000faa:	bf00      	nop
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fb8:	bf00      	nop
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr

08000fc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fc6:	f000 f89b 	bl	8001100 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000fd4:	4802      	ldr	r0, [pc, #8]	@ (8000fe0 <USB_LP_IRQHandler+0x10>)
 8000fd6:	f000 ff41 	bl	8001e5c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000940 	.word	0x20000940

08000fe4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000fe8:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <SystemInit+0x20>)
 8000fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fee:	4a05      	ldr	r2, [pc, #20]	@ (8001004 <SystemInit+0x20>)
 8000ff0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ff4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001008:	480d      	ldr	r0, [pc, #52]	@ (8001040 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800100a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800100c:	f7ff ffea 	bl	8000fe4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001010:	480c      	ldr	r0, [pc, #48]	@ (8001044 <LoopForever+0x6>)
  ldr r1, =_edata
 8001012:	490d      	ldr	r1, [pc, #52]	@ (8001048 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001014:	4a0d      	ldr	r2, [pc, #52]	@ (800104c <LoopForever+0xe>)
  movs r3, #0
 8001016:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001018:	e002      	b.n	8001020 <LoopCopyDataInit>

0800101a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800101c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800101e:	3304      	adds	r3, #4

08001020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001024:	d3f9      	bcc.n	800101a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001026:	4a0a      	ldr	r2, [pc, #40]	@ (8001050 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001028:	4c0a      	ldr	r4, [pc, #40]	@ (8001054 <LoopForever+0x16>)
  movs r3, #0
 800102a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800102c:	e001      	b.n	8001032 <LoopFillZerobss>

0800102e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800102e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001030:	3204      	adds	r2, #4

08001032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001034:	d3fb      	bcc.n	800102e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001036:	f00a fe65 	bl	800bd04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800103a:	f7ff fa83 	bl	8000544 <main>

0800103e <LoopForever>:

LoopForever:
    b LoopForever
 800103e:	e7fe      	b.n	800103e <LoopForever>
  ldr   r0, =_estack
 8001040:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001048:	20000180 	.word	0x20000180
  ldr r2, =_sidata
 800104c:	0800be1c 	.word	0x0800be1c
  ldr r2, =_sbss
 8001050:	20000180 	.word	0x20000180
  ldr r4, =_ebss
 8001054:	20000e94 	.word	0x20000e94

08001058 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001058:	e7fe      	b.n	8001058 <ADC1_2_IRQHandler>

0800105a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001060:	2300      	movs	r3, #0
 8001062:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001064:	2003      	movs	r0, #3
 8001066:	f000 f939 	bl	80012dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800106a:	200f      	movs	r0, #15
 800106c:	f000 f80e 	bl	800108c <HAL_InitTick>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d002      	beq.n	800107c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	71fb      	strb	r3, [r7, #7]
 800107a:	e001      	b.n	8001080 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800107c:	f7ff fd0e 	bl	8000a9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001080:	79fb      	ldrb	r3, [r7, #7]

}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001094:	2300      	movs	r3, #0
 8001096:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001098:	4b16      	ldr	r3, [pc, #88]	@ (80010f4 <HAL_InitTick+0x68>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d022      	beq.n	80010e6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80010a0:	4b15      	ldr	r3, [pc, #84]	@ (80010f8 <HAL_InitTick+0x6c>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <HAL_InitTick+0x68>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80010ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80010b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b4:	4618      	mov	r0, r3
 80010b6:	f000 f944 	bl	8001342 <HAL_SYSTICK_Config>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d10f      	bne.n	80010e0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b0f      	cmp	r3, #15
 80010c4:	d809      	bhi.n	80010da <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010c6:	2200      	movs	r2, #0
 80010c8:	6879      	ldr	r1, [r7, #4]
 80010ca:	f04f 30ff 	mov.w	r0, #4294967295
 80010ce:	f000 f910 	bl	80012f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010d2:	4a0a      	ldr	r2, [pc, #40]	@ (80010fc <HAL_InitTick+0x70>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6013      	str	r3, [r2, #0]
 80010d8:	e007      	b.n	80010ea <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	73fb      	strb	r3, [r7, #15]
 80010de:	e004      	b.n	80010ea <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010e0:	2301      	movs	r3, #1
 80010e2:	73fb      	strb	r3, [r7, #15]
 80010e4:	e001      	b.n	80010ea <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	20000008 	.word	0x20000008
 80010f8:	20000000 	.word	0x20000000
 80010fc:	20000004 	.word	0x20000004

08001100 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001104:	4b05      	ldr	r3, [pc, #20]	@ (800111c <HAL_IncTick+0x1c>)
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <HAL_IncTick+0x20>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4413      	add	r3, r2
 800110e:	4a03      	ldr	r2, [pc, #12]	@ (800111c <HAL_IncTick+0x1c>)
 8001110:	6013      	str	r3, [r2, #0]
}
 8001112:	bf00      	nop
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	20000458 	.word	0x20000458
 8001120:	20000008 	.word	0x20000008

08001124 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  return uwTick;
 8001128:	4b03      	ldr	r3, [pc, #12]	@ (8001138 <HAL_GetTick+0x14>)
 800112a:	681b      	ldr	r3, [r3, #0]
}
 800112c:	4618      	mov	r0, r3
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	20000458 	.word	0x20000458

0800113c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800113c:	b480      	push	{r7}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f003 0307 	and.w	r3, r3, #7
 800114a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800114c:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001152:	68ba      	ldr	r2, [r7, #8]
 8001154:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001158:	4013      	ands	r3, r2
 800115a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001164:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001168:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800116c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800116e:	4a04      	ldr	r2, [pc, #16]	@ (8001180 <__NVIC_SetPriorityGrouping+0x44>)
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	60d3      	str	r3, [r2, #12]
}
 8001174:	bf00      	nop
 8001176:	3714      	adds	r7, #20
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001188:	4b04      	ldr	r3, [pc, #16]	@ (800119c <__NVIC_GetPriorityGrouping+0x18>)
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	0a1b      	lsrs	r3, r3, #8
 800118e:	f003 0307 	and.w	r3, r3, #7
}
 8001192:	4618      	mov	r0, r3
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	e000ed00 	.word	0xe000ed00

080011a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	db0b      	blt.n	80011ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	f003 021f 	and.w	r2, r3, #31
 80011b8:	4907      	ldr	r1, [pc, #28]	@ (80011d8 <__NVIC_EnableIRQ+0x38>)
 80011ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011be:	095b      	lsrs	r3, r3, #5
 80011c0:	2001      	movs	r0, #1
 80011c2:	fa00 f202 	lsl.w	r2, r0, r2
 80011c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011ca:	bf00      	nop
 80011cc:	370c      	adds	r7, #12
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e000e100 	.word	0xe000e100

080011dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	6039      	str	r1, [r7, #0]
 80011e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	db0a      	blt.n	8001206 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	b2da      	uxtb	r2, r3
 80011f4:	490c      	ldr	r1, [pc, #48]	@ (8001228 <__NVIC_SetPriority+0x4c>)
 80011f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fa:	0112      	lsls	r2, r2, #4
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	440b      	add	r3, r1
 8001200:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001204:	e00a      	b.n	800121c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	b2da      	uxtb	r2, r3
 800120a:	4908      	ldr	r1, [pc, #32]	@ (800122c <__NVIC_SetPriority+0x50>)
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	f003 030f 	and.w	r3, r3, #15
 8001212:	3b04      	subs	r3, #4
 8001214:	0112      	lsls	r2, r2, #4
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	440b      	add	r3, r1
 800121a:	761a      	strb	r2, [r3, #24]
}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	e000e100 	.word	0xe000e100
 800122c:	e000ed00 	.word	0xe000ed00

08001230 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001230:	b480      	push	{r7}
 8001232:	b089      	sub	sp, #36	@ 0x24
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	f003 0307 	and.w	r3, r3, #7
 8001242:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	f1c3 0307 	rsb	r3, r3, #7
 800124a:	2b04      	cmp	r3, #4
 800124c:	bf28      	it	cs
 800124e:	2304      	movcs	r3, #4
 8001250:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	3304      	adds	r3, #4
 8001256:	2b06      	cmp	r3, #6
 8001258:	d902      	bls.n	8001260 <NVIC_EncodePriority+0x30>
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	3b03      	subs	r3, #3
 800125e:	e000      	b.n	8001262 <NVIC_EncodePriority+0x32>
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001264:	f04f 32ff 	mov.w	r2, #4294967295
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	43da      	mvns	r2, r3
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	401a      	ands	r2, r3
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001278:	f04f 31ff 	mov.w	r1, #4294967295
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	fa01 f303 	lsl.w	r3, r1, r3
 8001282:	43d9      	mvns	r1, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001288:	4313      	orrs	r3, r2
         );
}
 800128a:	4618      	mov	r0, r3
 800128c:	3724      	adds	r7, #36	@ 0x24
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
	...

08001298 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3b01      	subs	r3, #1
 80012a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012a8:	d301      	bcc.n	80012ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012aa:	2301      	movs	r3, #1
 80012ac:	e00f      	b.n	80012ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ae:	4a0a      	ldr	r2, [pc, #40]	@ (80012d8 <SysTick_Config+0x40>)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012b6:	210f      	movs	r1, #15
 80012b8:	f04f 30ff 	mov.w	r0, #4294967295
 80012bc:	f7ff ff8e 	bl	80011dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012c0:	4b05      	ldr	r3, [pc, #20]	@ (80012d8 <SysTick_Config+0x40>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012c6:	4b04      	ldr	r3, [pc, #16]	@ (80012d8 <SysTick_Config+0x40>)
 80012c8:	2207      	movs	r2, #7
 80012ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	e000e010 	.word	0xe000e010

080012dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f7ff ff29 	bl	800113c <__NVIC_SetPriorityGrouping>
}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b086      	sub	sp, #24
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	4603      	mov	r3, r0
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	607a      	str	r2, [r7, #4]
 80012fe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001300:	f7ff ff40 	bl	8001184 <__NVIC_GetPriorityGrouping>
 8001304:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	68b9      	ldr	r1, [r7, #8]
 800130a:	6978      	ldr	r0, [r7, #20]
 800130c:	f7ff ff90 	bl	8001230 <NVIC_EncodePriority>
 8001310:	4602      	mov	r2, r0
 8001312:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001316:	4611      	mov	r1, r2
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff ff5f 	bl	80011dc <__NVIC_SetPriority>
}
 800131e:	bf00      	nop
 8001320:	3718      	adds	r7, #24
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	4603      	mov	r3, r0
 800132e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff ff33 	bl	80011a0 <__NVIC_EnableIRQ>
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	b082      	sub	sp, #8
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f7ff ffa4 	bl	8001298 <SysTick_Config>
 8001350:	4603      	mov	r3, r0
}
 8001352:	4618      	mov	r0, r3
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d101      	bne.n	800136c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	e014      	b.n	8001396 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	791b      	ldrb	r3, [r3, #4]
 8001370:	b2db      	uxtb	r3, r3
 8001372:	2b00      	cmp	r3, #0
 8001374:	d105      	bne.n	8001382 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2200      	movs	r2, #0
 800137a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff fbb1 	bl	8000ae4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2202      	movs	r2, #2
 8001386:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2200      	movs	r2, #0
 800138c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2201      	movs	r2, #1
 8001392:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
	...

080013a0 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08a      	sub	sp, #40	@ 0x28
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013ac:	2300      	movs	r3, #0
 80013ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d002      	beq.n	80013bc <HAL_DAC_ConfigChannel+0x1c>
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d101      	bne.n	80013c0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e1a1      	b.n	8001704 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	795b      	ldrb	r3, [r3, #5]
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d101      	bne.n	80013d2 <HAL_DAC_ConfigChannel+0x32>
 80013ce:	2302      	movs	r3, #2
 80013d0:	e198      	b.n	8001704 <HAL_DAC_ConfigChannel+0x364>
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	2201      	movs	r2, #1
 80013d6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	2202      	movs	r2, #2
 80013dc:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	d17a      	bne.n	80014dc <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80013e6:	f7ff fe9d 	bl	8001124 <HAL_GetTick>
 80013ea:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d13d      	bne.n	800146e <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80013f2:	e018      	b.n	8001426 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80013f4:	f7ff fe96 	bl	8001124 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d911      	bls.n	8001426 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001408:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d00a      	beq.n	8001426 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	691b      	ldr	r3, [r3, #16]
 8001414:	f043 0208 	orr.w	r2, r3, #8
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	2203      	movs	r2, #3
 8001420:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e16e      	b.n	8001704 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800142c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001430:	2b00      	cmp	r3, #0
 8001432:	d1df      	bne.n	80013f4 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	68ba      	ldr	r2, [r7, #8]
 800143a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800143c:	641a      	str	r2, [r3, #64]	@ 0x40
 800143e:	e020      	b.n	8001482 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001440:	f7ff fe70 	bl	8001124 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	2b01      	cmp	r3, #1
 800144c:	d90f      	bls.n	800146e <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001454:	2b00      	cmp	r3, #0
 8001456:	da0a      	bge.n	800146e <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	691b      	ldr	r3, [r3, #16]
 800145c:	f043 0208 	orr.w	r2, r3, #8
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	2203      	movs	r2, #3
 8001468:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e14a      	b.n	8001704 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001474:	2b00      	cmp	r3, #0
 8001476:	dbe3      	blt.n	8001440 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	68ba      	ldr	r2, [r7, #8]
 800147e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001480:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	f003 0310 	and.w	r3, r3, #16
 800148e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8001492:	fa01 f303 	lsl.w	r3, r1, r3
 8001496:	43db      	mvns	r3, r3
 8001498:	ea02 0103 	and.w	r1, r2, r3
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	f003 0310 	and.w	r3, r3, #16
 80014a6:	409a      	lsls	r2, r3
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	430a      	orrs	r2, r1
 80014ae:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f003 0310 	and.w	r3, r3, #16
 80014bc:	21ff      	movs	r1, #255	@ 0xff
 80014be:	fa01 f303 	lsl.w	r3, r1, r3
 80014c2:	43db      	mvns	r3, r3
 80014c4:	ea02 0103 	and.w	r1, r2, r3
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	f003 0310 	and.w	r3, r3, #16
 80014d2:	409a      	lsls	r2, r3
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	430a      	orrs	r2, r1
 80014da:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	69db      	ldr	r3, [r3, #28]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d11d      	bne.n	8001520 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014ea:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f003 0310 	and.w	r3, r3, #16
 80014f2:	221f      	movs	r2, #31
 80014f4:	fa02 f303 	lsl.w	r3, r2, r3
 80014f8:	43db      	mvns	r3, r3
 80014fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014fc:	4013      	ands	r3, r2
 80014fe:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	6a1b      	ldr	r3, [r3, #32]
 8001504:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f003 0310 	and.w	r3, r3, #16
 800150c:	697a      	ldr	r2, [r7, #20]
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001514:	4313      	orrs	r3, r2
 8001516:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800151e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001526:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f003 0310 	and.w	r3, r3, #16
 800152e:	2207      	movs	r2, #7
 8001530:	fa02 f303 	lsl.w	r3, r2, r3
 8001534:	43db      	mvns	r3, r3
 8001536:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001538:	4013      	ands	r3, r2
 800153a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	2b01      	cmp	r3, #1
 8001542:	d102      	bne.n	800154a <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8001544:	2300      	movs	r3, #0
 8001546:	623b      	str	r3, [r7, #32]
 8001548:	e00f      	b.n	800156a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	2b02      	cmp	r3, #2
 8001550:	d102      	bne.n	8001558 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8001552:	2301      	movs	r3, #1
 8001554:	623b      	str	r3, [r7, #32]
 8001556:	e008      	b.n	800156a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	695b      	ldr	r3, [r3, #20]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d102      	bne.n	8001566 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8001560:	2301      	movs	r3, #1
 8001562:	623b      	str	r3, [r7, #32]
 8001564:	e001      	b.n	800156a <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8001566:	2300      	movs	r3, #0
 8001568:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	689a      	ldr	r2, [r3, #8]
 800156e:	68bb      	ldr	r3, [r7, #8]
 8001570:	695b      	ldr	r3, [r3, #20]
 8001572:	4313      	orrs	r3, r2
 8001574:	6a3a      	ldr	r2, [r7, #32]
 8001576:	4313      	orrs	r3, r2
 8001578:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f003 0310 	and.w	r3, r3, #16
 8001580:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	43db      	mvns	r3, r3
 800158a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800158c:	4013      	ands	r3, r2
 800158e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	791b      	ldrb	r3, [r3, #4]
 8001594:	2b01      	cmp	r3, #1
 8001596:	d102      	bne.n	800159e <HAL_DAC_ConfigChannel+0x1fe>
 8001598:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800159c:	e000      	b.n	80015a0 <HAL_DAC_ConfigChannel+0x200>
 800159e:	2300      	movs	r3, #0
 80015a0:	697a      	ldr	r2, [r7, #20]
 80015a2:	4313      	orrs	r3, r2
 80015a4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f003 0310 	and.w	r3, r3, #16
 80015ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015b0:	fa02 f303 	lsl.w	r3, r2, r3
 80015b4:	43db      	mvns	r3, r3
 80015b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015b8:	4013      	ands	r3, r2
 80015ba:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	795b      	ldrb	r3, [r3, #5]
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d102      	bne.n	80015ca <HAL_DAC_ConfigChannel+0x22a>
 80015c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015c8:	e000      	b.n	80015cc <HAL_DAC_ConfigChannel+0x22c>
 80015ca:	2300      	movs	r3, #0
 80015cc:	697a      	ldr	r2, [r7, #20]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80015d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80015d8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d114      	bne.n	800160c <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80015e2:	f002 fddb 	bl	800419c <HAL_RCC_GetHCLKFreq>
 80015e6:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	4a48      	ldr	r2, [pc, #288]	@ (800170c <HAL_DAC_ConfigChannel+0x36c>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d904      	bls.n	80015fa <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80015f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80015f8:	e00f      	b.n	800161a <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	4a44      	ldr	r2, [pc, #272]	@ (8001710 <HAL_DAC_ConfigChannel+0x370>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d90a      	bls.n	8001618 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001604:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001608:	627b      	str	r3, [r7, #36]	@ 0x24
 800160a:	e006      	b.n	800161a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001612:	4313      	orrs	r3, r2
 8001614:	627b      	str	r3, [r7, #36]	@ 0x24
 8001616:	e000      	b.n	800161a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8001618:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	f003 0310 	and.w	r3, r3, #16
 8001620:	697a      	ldr	r2, [r7, #20]
 8001622:	fa02 f303 	lsl.w	r3, r2, r3
 8001626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001628:	4313      	orrs	r3, r2
 800162a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001632:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	6819      	ldr	r1, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	f003 0310 	and.w	r3, r3, #16
 8001640:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	43da      	mvns	r2, r3
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	400a      	ands	r2, r1
 8001650:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f003 0310 	and.w	r3, r3, #16
 8001660:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	43db      	mvns	r3, r3
 800166a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800166c:	4013      	ands	r3, r2
 800166e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	f003 0310 	and.w	r3, r3, #16
 800167c:	697a      	ldr	r2, [r7, #20]
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001684:	4313      	orrs	r3, r2
 8001686:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800168e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6819      	ldr	r1, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f003 0310 	and.w	r3, r3, #16
 800169c:	22c0      	movs	r2, #192	@ 0xc0
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	43da      	mvns	r2, r3
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	400a      	ands	r2, r1
 80016aa:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	089b      	lsrs	r3, r3, #2
 80016b2:	f003 030f 	and.w	r3, r3, #15
 80016b6:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	691b      	ldr	r3, [r3, #16]
 80016bc:	089b      	lsrs	r3, r3, #2
 80016be:	021b      	lsls	r3, r3, #8
 80016c0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80016c4:	697a      	ldr	r2, [r7, #20]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f003 0310 	and.w	r3, r3, #16
 80016d6:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80016da:	fa01 f303 	lsl.w	r3, r1, r3
 80016de:	43db      	mvns	r3, r3
 80016e0:	ea02 0103 	and.w	r1, r2, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	f003 0310 	and.w	r3, r3, #16
 80016ea:	697a      	ldr	r2, [r7, #20]
 80016ec:	409a      	lsls	r2, r3
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	430a      	orrs	r2, r1
 80016f4:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2201      	movs	r2, #1
 80016fa:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	2200      	movs	r2, #0
 8001700:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8001702:	7ffb      	ldrb	r3, [r7, #31]
}
 8001704:	4618      	mov	r0, r3
 8001706:	3728      	adds	r7, #40	@ 0x28
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	09896800 	.word	0x09896800
 8001710:	04c4b400 	.word	0x04c4b400

08001714 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001714:	b480      	push	{r7}
 8001716:	b087      	sub	sp, #28
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800171e:	2300      	movs	r3, #0
 8001720:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001722:	e15a      	b.n	80019da <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	2101      	movs	r1, #1
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	fa01 f303 	lsl.w	r3, r1, r3
 8001730:	4013      	ands	r3, r2
 8001732:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	2b00      	cmp	r3, #0
 8001738:	f000 814c 	beq.w	80019d4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f003 0303 	and.w	r3, r3, #3
 8001744:	2b01      	cmp	r3, #1
 8001746:	d005      	beq.n	8001754 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001750:	2b02      	cmp	r3, #2
 8001752:	d130      	bne.n	80017b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	2203      	movs	r2, #3
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	43db      	mvns	r3, r3
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	4013      	ands	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	68da      	ldr	r2, [r3, #12]
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	4313      	orrs	r3, r2
 800177c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800178a:	2201      	movs	r2, #1
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	fa02 f303 	lsl.w	r3, r2, r3
 8001792:	43db      	mvns	r3, r3
 8001794:	693a      	ldr	r2, [r7, #16]
 8001796:	4013      	ands	r3, r2
 8001798:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	091b      	lsrs	r3, r3, #4
 80017a0:	f003 0201 	and.w	r2, r3, #1
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f003 0303 	and.w	r3, r3, #3
 80017be:	2b03      	cmp	r3, #3
 80017c0:	d017      	beq.n	80017f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	2203      	movs	r2, #3
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	43db      	mvns	r3, r3
 80017d4:	693a      	ldr	r2, [r7, #16]
 80017d6:	4013      	ands	r3, r2
 80017d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	689a      	ldr	r2, [r3, #8]
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	693a      	ldr	r2, [r7, #16]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f003 0303 	and.w	r3, r3, #3
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d123      	bne.n	8001846 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	08da      	lsrs	r2, r3, #3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	3208      	adds	r2, #8
 8001806:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800180a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	f003 0307 	and.w	r3, r3, #7
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	220f      	movs	r2, #15
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	43db      	mvns	r3, r3
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	4013      	ands	r3, r2
 8001820:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	691a      	ldr	r2, [r3, #16]
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	f003 0307 	and.w	r3, r3, #7
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	4313      	orrs	r3, r2
 8001836:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	08da      	lsrs	r2, r3, #3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	3208      	adds	r2, #8
 8001840:	6939      	ldr	r1, [r7, #16]
 8001842:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	2203      	movs	r2, #3
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43db      	mvns	r3, r3
 8001858:	693a      	ldr	r2, [r7, #16]
 800185a:	4013      	ands	r3, r2
 800185c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f003 0203 	and.w	r2, r3, #3
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	4313      	orrs	r3, r2
 8001872:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	693a      	ldr	r2, [r7, #16]
 8001878:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001882:	2b00      	cmp	r3, #0
 8001884:	f000 80a6 	beq.w	80019d4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001888:	4b5b      	ldr	r3, [pc, #364]	@ (80019f8 <HAL_GPIO_Init+0x2e4>)
 800188a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800188c:	4a5a      	ldr	r2, [pc, #360]	@ (80019f8 <HAL_GPIO_Init+0x2e4>)
 800188e:	f043 0301 	orr.w	r3, r3, #1
 8001892:	6613      	str	r3, [r2, #96]	@ 0x60
 8001894:	4b58      	ldr	r3, [pc, #352]	@ (80019f8 <HAL_GPIO_Init+0x2e4>)
 8001896:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001898:	f003 0301 	and.w	r3, r3, #1
 800189c:	60bb      	str	r3, [r7, #8]
 800189e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018a0:	4a56      	ldr	r2, [pc, #344]	@ (80019fc <HAL_GPIO_Init+0x2e8>)
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	089b      	lsrs	r3, r3, #2
 80018a6:	3302      	adds	r3, #2
 80018a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	f003 0303 	and.w	r3, r3, #3
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	220f      	movs	r2, #15
 80018b8:	fa02 f303 	lsl.w	r3, r2, r3
 80018bc:	43db      	mvns	r3, r3
 80018be:	693a      	ldr	r2, [r7, #16]
 80018c0:	4013      	ands	r3, r2
 80018c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80018ca:	d01f      	beq.n	800190c <HAL_GPIO_Init+0x1f8>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	4a4c      	ldr	r2, [pc, #304]	@ (8001a00 <HAL_GPIO_Init+0x2ec>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d019      	beq.n	8001908 <HAL_GPIO_Init+0x1f4>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a4b      	ldr	r2, [pc, #300]	@ (8001a04 <HAL_GPIO_Init+0x2f0>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d013      	beq.n	8001904 <HAL_GPIO_Init+0x1f0>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4a4a      	ldr	r2, [pc, #296]	@ (8001a08 <HAL_GPIO_Init+0x2f4>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d00d      	beq.n	8001900 <HAL_GPIO_Init+0x1ec>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a49      	ldr	r2, [pc, #292]	@ (8001a0c <HAL_GPIO_Init+0x2f8>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d007      	beq.n	80018fc <HAL_GPIO_Init+0x1e8>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	4a48      	ldr	r2, [pc, #288]	@ (8001a10 <HAL_GPIO_Init+0x2fc>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d101      	bne.n	80018f8 <HAL_GPIO_Init+0x1e4>
 80018f4:	2305      	movs	r3, #5
 80018f6:	e00a      	b.n	800190e <HAL_GPIO_Init+0x1fa>
 80018f8:	2306      	movs	r3, #6
 80018fa:	e008      	b.n	800190e <HAL_GPIO_Init+0x1fa>
 80018fc:	2304      	movs	r3, #4
 80018fe:	e006      	b.n	800190e <HAL_GPIO_Init+0x1fa>
 8001900:	2303      	movs	r3, #3
 8001902:	e004      	b.n	800190e <HAL_GPIO_Init+0x1fa>
 8001904:	2302      	movs	r3, #2
 8001906:	e002      	b.n	800190e <HAL_GPIO_Init+0x1fa>
 8001908:	2301      	movs	r3, #1
 800190a:	e000      	b.n	800190e <HAL_GPIO_Init+0x1fa>
 800190c:	2300      	movs	r3, #0
 800190e:	697a      	ldr	r2, [r7, #20]
 8001910:	f002 0203 	and.w	r2, r2, #3
 8001914:	0092      	lsls	r2, r2, #2
 8001916:	4093      	lsls	r3, r2
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	4313      	orrs	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800191e:	4937      	ldr	r1, [pc, #220]	@ (80019fc <HAL_GPIO_Init+0x2e8>)
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	089b      	lsrs	r3, r3, #2
 8001924:	3302      	adds	r3, #2
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800192c:	4b39      	ldr	r3, [pc, #228]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	43db      	mvns	r3, r3
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	4013      	ands	r3, r2
 800193a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d003      	beq.n	8001950 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001948:	693a      	ldr	r2, [r7, #16]
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	4313      	orrs	r3, r2
 800194e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001950:	4a30      	ldr	r2, [pc, #192]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001956:	4b2f      	ldr	r3, [pc, #188]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 8001958:	68db      	ldr	r3, [r3, #12]
 800195a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	43db      	mvns	r3, r3
 8001960:	693a      	ldr	r2, [r7, #16]
 8001962:	4013      	ands	r3, r2
 8001964:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d003      	beq.n	800197a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	4313      	orrs	r3, r2
 8001978:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800197a:	4a26      	ldr	r2, [pc, #152]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001980:	4b24      	ldr	r3, [pc, #144]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	43db      	mvns	r3, r3
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	4013      	ands	r3, r2
 800198e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d003      	beq.n	80019a4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800199c:	693a      	ldr	r2, [r7, #16]
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80019a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80019aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	43db      	mvns	r3, r3
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	4013      	ands	r3, r2
 80019b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d003      	beq.n	80019ce <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019ce:	4a11      	ldr	r2, [pc, #68]	@ (8001a14 <HAL_GPIO_Init+0x300>)
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	3301      	adds	r3, #1
 80019d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	fa22 f303 	lsr.w	r3, r2, r3
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f47f ae9d 	bne.w	8001724 <HAL_GPIO_Init+0x10>
  }
}
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
 80019ee:	371c      	adds	r7, #28
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	40021000 	.word	0x40021000
 80019fc:	40010000 	.word	0x40010000
 8001a00:	48000400 	.word	0x48000400
 8001a04:	48000800 	.word	0x48000800
 8001a08:	48000c00 	.word	0x48000c00
 8001a0c:	48001000 	.word	0x48001000
 8001a10:	48001400 	.word	0x48001400
 8001a14:	40010400 	.word	0x40010400

08001a18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e08d      	b.n	8001b46 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d106      	bne.n	8001a44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f7ff f8bc 	bl	8000bbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2224      	movs	r2, #36	@ 0x24
 8001a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f022 0201 	bic.w	r2, r2, #1
 8001a5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	685a      	ldr	r2, [r3, #4]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a68:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a78:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d107      	bne.n	8001a92 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	689a      	ldr	r2, [r3, #8]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	e006      	b.n	8001aa0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	689a      	ldr	r2, [r3, #8]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001a9e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d108      	bne.n	8001aba <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	685a      	ldr	r2, [r3, #4]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ab6:	605a      	str	r2, [r3, #4]
 8001ab8:	e007      	b.n	8001aca <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	685a      	ldr	r2, [r3, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ac8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	6812      	ldr	r2, [r2, #0]
 8001ad4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ad8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001adc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	68da      	ldr	r2, [r3, #12]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001aec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	691a      	ldr	r2, [r3, #16]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	695b      	ldr	r3, [r3, #20]
 8001af6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	430a      	orrs	r2, r1
 8001b06:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	69d9      	ldr	r1, [r3, #28]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a1a      	ldr	r2, [r3, #32]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	430a      	orrs	r2, r1
 8001b16:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f042 0201 	orr.w	r2, r2, #1
 8001b26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2220      	movs	r2, #32
 8001b32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	b083      	sub	sp, #12
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
 8001b56:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	2b20      	cmp	r3, #32
 8001b62:	d138      	bne.n	8001bd6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d101      	bne.n	8001b72 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001b6e:	2302      	movs	r3, #2
 8001b70:	e032      	b.n	8001bd8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2201      	movs	r2, #1
 8001b76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2224      	movs	r2, #36	@ 0x24
 8001b7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f022 0201 	bic.w	r2, r2, #1
 8001b90:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001ba0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	6819      	ldr	r1, [r3, #0]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	683a      	ldr	r2, [r7, #0]
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f042 0201 	orr.w	r2, r2, #1
 8001bc0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2220      	movs	r2, #32
 8001bc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	e000      	b.n	8001bd8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001bd6:	2302      	movs	r3, #2
  }
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b20      	cmp	r3, #32
 8001bf8:	d139      	bne.n	8001c6e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d101      	bne.n	8001c08 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001c04:	2302      	movs	r3, #2
 8001c06:	e033      	b.n	8001c70 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2224      	movs	r2, #36	@ 0x24
 8001c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f022 0201 	bic.w	r2, r2, #1
 8001c26:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001c36:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	021b      	lsls	r3, r3, #8
 8001c3c:	68fa      	ldr	r2, [r7, #12]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f042 0201 	orr.w	r2, r2, #1
 8001c58:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2220      	movs	r2, #32
 8001c5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2200      	movs	r2, #0
 8001c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	e000      	b.n	8001c70 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001c6e:	2302      	movs	r3, #2
  }
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3714      	adds	r7, #20
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d101      	bne.n	8001c8e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e0c0      	b.n	8001e10 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d106      	bne.n	8001ca8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f009 fd0c 	bl	800b6c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2203      	movs	r2, #3
 8001cac:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f004 fd16 	bl	80066e6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cba:	2300      	movs	r3, #0
 8001cbc:	73fb      	strb	r3, [r7, #15]
 8001cbe:	e03e      	b.n	8001d3e <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001cc0:	7bfa      	ldrb	r2, [r7, #15]
 8001cc2:	6879      	ldr	r1, [r7, #4]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4413      	add	r3, r2
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	440b      	add	r3, r1
 8001cce:	3311      	adds	r3, #17
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001cd4:	7bfa      	ldrb	r2, [r7, #15]
 8001cd6:	6879      	ldr	r1, [r7, #4]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	4413      	add	r3, r2
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	440b      	add	r3, r1
 8001ce2:	3310      	adds	r3, #16
 8001ce4:	7bfa      	ldrb	r2, [r7, #15]
 8001ce6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001ce8:	7bfa      	ldrb	r2, [r7, #15]
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	4613      	mov	r3, r2
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	4413      	add	r3, r2
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	440b      	add	r3, r1
 8001cf6:	3313      	adds	r3, #19
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001cfc:	7bfa      	ldrb	r2, [r7, #15]
 8001cfe:	6879      	ldr	r1, [r7, #4]
 8001d00:	4613      	mov	r3, r2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	4413      	add	r3, r2
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	440b      	add	r3, r1
 8001d0a:	3320      	adds	r3, #32
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001d10:	7bfa      	ldrb	r2, [r7, #15]
 8001d12:	6879      	ldr	r1, [r7, #4]
 8001d14:	4613      	mov	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	440b      	add	r3, r1
 8001d1e:	3324      	adds	r3, #36	@ 0x24
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001d24:	7bfb      	ldrb	r3, [r7, #15]
 8001d26:	6879      	ldr	r1, [r7, #4]
 8001d28:	1c5a      	adds	r2, r3, #1
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	4413      	add	r3, r2
 8001d30:	00db      	lsls	r3, r3, #3
 8001d32:	440b      	add	r3, r1
 8001d34:	2200      	movs	r2, #0
 8001d36:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d38:	7bfb      	ldrb	r3, [r7, #15]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	73fb      	strb	r3, [r7, #15]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	791b      	ldrb	r3, [r3, #4]
 8001d42:	7bfa      	ldrb	r2, [r7, #15]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d3bb      	bcc.n	8001cc0 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d48:	2300      	movs	r3, #0
 8001d4a:	73fb      	strb	r3, [r7, #15]
 8001d4c:	e044      	b.n	8001dd8 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001d4e:	7bfa      	ldrb	r2, [r7, #15]
 8001d50:	6879      	ldr	r1, [r7, #4]
 8001d52:	4613      	mov	r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	4413      	add	r3, r2
 8001d58:	00db      	lsls	r3, r3, #3
 8001d5a:	440b      	add	r3, r1
 8001d5c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001d60:	2200      	movs	r2, #0
 8001d62:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001d64:	7bfa      	ldrb	r2, [r7, #15]
 8001d66:	6879      	ldr	r1, [r7, #4]
 8001d68:	4613      	mov	r3, r2
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	4413      	add	r3, r2
 8001d6e:	00db      	lsls	r3, r3, #3
 8001d70:	440b      	add	r3, r1
 8001d72:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001d76:	7bfa      	ldrb	r2, [r7, #15]
 8001d78:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001d7a:	7bfa      	ldrb	r2, [r7, #15]
 8001d7c:	6879      	ldr	r1, [r7, #4]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	4413      	add	r3, r2
 8001d84:	00db      	lsls	r3, r3, #3
 8001d86:	440b      	add	r3, r1
 8001d88:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001d90:	7bfa      	ldrb	r2, [r7, #15]
 8001d92:	6879      	ldr	r1, [r7, #4]
 8001d94:	4613      	mov	r3, r2
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	4413      	add	r3, r2
 8001d9a:	00db      	lsls	r3, r3, #3
 8001d9c:	440b      	add	r3, r1
 8001d9e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001da6:	7bfa      	ldrb	r2, [r7, #15]
 8001da8:	6879      	ldr	r1, [r7, #4]
 8001daa:	4613      	mov	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	00db      	lsls	r3, r3, #3
 8001db2:	440b      	add	r3, r1
 8001db4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001dbc:	7bfa      	ldrb	r2, [r7, #15]
 8001dbe:	6879      	ldr	r1, [r7, #4]
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	4413      	add	r3, r2
 8001dc6:	00db      	lsls	r3, r3, #3
 8001dc8:	440b      	add	r3, r1
 8001dca:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001dce:	2200      	movs	r2, #0
 8001dd0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dd2:	7bfb      	ldrb	r3, [r7, #15]
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	73fb      	strb	r3, [r7, #15]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	791b      	ldrb	r3, [r3, #4]
 8001ddc:	7bfa      	ldrb	r2, [r7, #15]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d3b5      	bcc.n	8001d4e <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6818      	ldr	r0, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	3304      	adds	r3, #4
 8001dea:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001dee:	f004 fc95 	bl	800671c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2200      	movs	r2, #0
 8001df6:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	7a9b      	ldrb	r3, [r3, #10]
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d102      	bne.n	8001e0e <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f001 fc3b 	bl	8003684 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001e0e:	2300      	movs	r3, #0
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d101      	bne.n	8001e2e <HAL_PCD_Start+0x16>
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	e012      	b.n	8001e54 <HAL_PCD_Start+0x3c>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2201      	movs	r2, #1
 8001e32:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f004 fc3c 	bl	80066b8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f006 fa31 	bl	80082ac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001e52:	2300      	movs	r3, #0
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3708      	adds	r7, #8
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f006 fa36 	bl	80082da <USB_ReadInterrupts>
 8001e6e:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f000 fb33 	bl	80024e6 <PCD_EP_ISR_Handler>

    return;
 8001e80:	e110      	b.n	80020a4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d013      	beq.n	8001eb4 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e94:	b29a      	uxth	r2, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e9e:	b292      	uxth	r2, r2
 8001ea0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f009 fc9c 	bl	800b7e2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001eaa:	2100      	movs	r1, #0
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 f8fc 	bl	80020aa <HAL_PCD_SetAddress>

    return;
 8001eb2:	e0f7      	b.n	80020a4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d00c      	beq.n	8001ed8 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ec6:	b29a      	uxth	r2, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001ed0:	b292      	uxth	r2, r2
 8001ed2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001ed6:	e0e5      	b.n	80020a4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d00c      	beq.n	8001efc <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001eea:	b29a      	uxth	r2, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001ef4:	b292      	uxth	r2, r2
 8001ef6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001efa:	e0d3      	b.n	80020a4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d034      	beq.n	8001f70 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001f0e:	b29a      	uxth	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f022 0204 	bic.w	r2, r2, #4
 8001f18:	b292      	uxth	r2, r2
 8001f1a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f022 0208 	bic.w	r2, r2, #8
 8001f30:	b292      	uxth	r2, r2
 8001f32:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d107      	bne.n	8001f50 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001f48:	2100      	movs	r1, #0
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f009 fe52 	bl	800bbf4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f009 fc7f 	bl	800b854 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001f68:	b292      	uxth	r2, r2
 8001f6a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001f6e:	e099      	b.n	80020a4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d027      	beq.n	8001fca <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001f82:	b29a      	uxth	r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f042 0208 	orr.w	r2, r2, #8
 8001f8c:	b292      	uxth	r2, r2
 8001f8e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f9a:	b29a      	uxth	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fa4:	b292      	uxth	r2, r2
 8001fa6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f042 0204 	orr.w	r2, r2, #4
 8001fbc:	b292      	uxth	r2, r2
 8001fbe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f009 fc2c 	bl	800b820 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001fc8:	e06c      	b.n	80020a4 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d040      	beq.n	8002056 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fe6:	b292      	uxth	r2, r2
 8001fe8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d12b      	bne.n	800204e <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f042 0204 	orr.w	r2, r2, #4
 8002008:	b292      	uxth	r2, r2
 800200a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002016:	b29a      	uxth	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f042 0208 	orr.w	r2, r2, #8
 8002020:	b292      	uxth	r2, r2
 8002022:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2201      	movs	r2, #1
 800202a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002036:	b29b      	uxth	r3, r3
 8002038:	089b      	lsrs	r3, r3, #2
 800203a:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002044:	2101      	movs	r1, #1
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f009 fdd4 	bl	800bbf4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800204c:	e02a      	b.n	80020a4 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f009 fbe6 	bl	800b820 <HAL_PCD_SuspendCallback>
    return;
 8002054:	e026      	b.n	80020a4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800205c:	2b00      	cmp	r3, #0
 800205e:	d00f      	beq.n	8002080 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002068:	b29a      	uxth	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002072:	b292      	uxth	r2, r2
 8002074:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f009 fba4 	bl	800b7c6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800207e:	e011      	b.n	80020a4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002086:	2b00      	cmp	r3, #0
 8002088:	d00c      	beq.n	80020a4 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002092:	b29a      	uxth	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800209c:	b292      	uxth	r2, r2
 800209e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80020a2:	bf00      	nop
  }
}
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80020aa:	b580      	push	{r7, lr}
 80020ac:	b082      	sub	sp, #8
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
 80020b2:	460b      	mov	r3, r1
 80020b4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d101      	bne.n	80020c4 <HAL_PCD_SetAddress+0x1a>
 80020c0:	2302      	movs	r3, #2
 80020c2:	e012      	b.n	80020ea <HAL_PCD_SetAddress+0x40>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	78fa      	ldrb	r2, [r7, #3]
 80020d0:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	78fa      	ldrb	r2, [r7, #3]
 80020d8:	4611      	mov	r1, r2
 80020da:	4618      	mov	r0, r3
 80020dc:	f006 f8d2 	bl	8008284 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b084      	sub	sp, #16
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
 80020fa:	4608      	mov	r0, r1
 80020fc:	4611      	mov	r1, r2
 80020fe:	461a      	mov	r2, r3
 8002100:	4603      	mov	r3, r0
 8002102:	70fb      	strb	r3, [r7, #3]
 8002104:	460b      	mov	r3, r1
 8002106:	803b      	strh	r3, [r7, #0]
 8002108:	4613      	mov	r3, r2
 800210a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800210c:	2300      	movs	r3, #0
 800210e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002110:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002114:	2b00      	cmp	r3, #0
 8002116:	da0e      	bge.n	8002136 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002118:	78fb      	ldrb	r3, [r7, #3]
 800211a:	f003 0207 	and.w	r2, r3, #7
 800211e:	4613      	mov	r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	4413      	add	r3, r2
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	3310      	adds	r3, #16
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	4413      	add	r3, r2
 800212c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2201      	movs	r2, #1
 8002132:	705a      	strb	r2, [r3, #1]
 8002134:	e00e      	b.n	8002154 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002136:	78fb      	ldrb	r3, [r7, #3]
 8002138:	f003 0207 	and.w	r2, r3, #7
 800213c:	4613      	mov	r3, r2
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	4413      	add	r3, r2
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	4413      	add	r3, r2
 800214c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2200      	movs	r2, #0
 8002152:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002154:	78fb      	ldrb	r3, [r7, #3]
 8002156:	f003 0307 	and.w	r3, r3, #7
 800215a:	b2da      	uxtb	r2, r3
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002160:	883b      	ldrh	r3, [r7, #0]
 8002162:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	78ba      	ldrb	r2, [r7, #2]
 800216e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002170:	78bb      	ldrb	r3, [r7, #2]
 8002172:	2b02      	cmp	r3, #2
 8002174:	d102      	bne.n	800217c <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2200      	movs	r2, #0
 800217a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002182:	2b01      	cmp	r3, #1
 8002184:	d101      	bne.n	800218a <HAL_PCD_EP_Open+0x98>
 8002186:	2302      	movs	r3, #2
 8002188:	e00e      	b.n	80021a8 <HAL_PCD_EP_Open+0xb6>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2201      	movs	r2, #1
 800218e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68f9      	ldr	r1, [r7, #12]
 8002198:	4618      	mov	r0, r3
 800219a:	f004 faf5 	bl	8006788 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80021a6:	7afb      	ldrb	r3, [r7, #11]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3710      	adds	r7, #16
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	460b      	mov	r3, r1
 80021ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80021bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	da0e      	bge.n	80021e2 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021c4:	78fb      	ldrb	r3, [r7, #3]
 80021c6:	f003 0207 	and.w	r2, r3, #7
 80021ca:	4613      	mov	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	00db      	lsls	r3, r3, #3
 80021d2:	3310      	adds	r3, #16
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	4413      	add	r3, r2
 80021d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2201      	movs	r2, #1
 80021de:	705a      	strb	r2, [r3, #1]
 80021e0:	e00e      	b.n	8002200 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021e2:	78fb      	ldrb	r3, [r7, #3]
 80021e4:	f003 0207 	and.w	r2, r3, #7
 80021e8:	4613      	mov	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4413      	add	r3, r2
 80021ee:	00db      	lsls	r3, r3, #3
 80021f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	4413      	add	r3, r2
 80021f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2200      	movs	r2, #0
 80021fe:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002200:	78fb      	ldrb	r3, [r7, #3]
 8002202:	f003 0307 	and.w	r3, r3, #7
 8002206:	b2da      	uxtb	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002212:	2b01      	cmp	r3, #1
 8002214:	d101      	bne.n	800221a <HAL_PCD_EP_Close+0x6a>
 8002216:	2302      	movs	r3, #2
 8002218:	e00e      	b.n	8002238 <HAL_PCD_EP_Close+0x88>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2201      	movs	r2, #1
 800221e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	68f9      	ldr	r1, [r7, #12]
 8002228:	4618      	mov	r0, r3
 800222a:	f004 ff95 	bl	8007158 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8002236:	2300      	movs	r3, #0
}
 8002238:	4618      	mov	r0, r3
 800223a:	3710      	adds	r7, #16
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	607a      	str	r2, [r7, #4]
 800224a:	603b      	str	r3, [r7, #0]
 800224c:	460b      	mov	r3, r1
 800224e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002250:	7afb      	ldrb	r3, [r7, #11]
 8002252:	f003 0207 	and.w	r2, r3, #7
 8002256:	4613      	mov	r3, r2
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	4413      	add	r3, r2
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	4413      	add	r3, r2
 8002266:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	2200      	movs	r2, #0
 8002278:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	2200      	movs	r2, #0
 800227e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002280:	7afb      	ldrb	r3, [r7, #11]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	b2da      	uxtb	r2, r3
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	6979      	ldr	r1, [r7, #20]
 8002292:	4618      	mov	r0, r3
 8002294:	f005 f94d 	bl	8007532 <USB_EPStartXfer>

  return HAL_OK;
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3718      	adds	r7, #24
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80022a2:	b480      	push	{r7}
 80022a4:	b083      	sub	sp, #12
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
 80022aa:	460b      	mov	r3, r1
 80022ac:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80022ae:	78fb      	ldrb	r3, [r7, #3]
 80022b0:	f003 0207 	and.w	r2, r3, #7
 80022b4:	6879      	ldr	r1, [r7, #4]
 80022b6:	4613      	mov	r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	4413      	add	r3, r2
 80022bc:	00db      	lsls	r3, r3, #3
 80022be:	440b      	add	r3, r1
 80022c0:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80022c4:	681b      	ldr	r3, [r3, #0]
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr

080022d2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80022d2:	b580      	push	{r7, lr}
 80022d4:	b086      	sub	sp, #24
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	60f8      	str	r0, [r7, #12]
 80022da:	607a      	str	r2, [r7, #4]
 80022dc:	603b      	str	r3, [r7, #0]
 80022de:	460b      	mov	r3, r1
 80022e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022e2:	7afb      	ldrb	r3, [r7, #11]
 80022e4:	f003 0207 	and.w	r2, r3, #7
 80022e8:	4613      	mov	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	4413      	add	r3, r2
 80022ee:	00db      	lsls	r3, r3, #3
 80022f0:	3310      	adds	r3, #16
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	4413      	add	r3, r2
 80022f6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	683a      	ldr	r2, [r7, #0]
 8002302:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	683a      	ldr	r2, [r7, #0]
 8002310:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	2200      	movs	r2, #0
 8002316:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	2201      	movs	r2, #1
 800231c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800231e:	7afb      	ldrb	r3, [r7, #11]
 8002320:	f003 0307 	and.w	r3, r3, #7
 8002324:	b2da      	uxtb	r2, r3
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	6979      	ldr	r1, [r7, #20]
 8002330:	4618      	mov	r0, r3
 8002332:	f005 f8fe 	bl	8007532 <USB_EPStartXfer>

  return HAL_OK;
 8002336:	2300      	movs	r3, #0
}
 8002338:	4618      	mov	r0, r3
 800233a:	3718      	adds	r7, #24
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}

08002340 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	460b      	mov	r3, r1
 800234a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800234c:	78fb      	ldrb	r3, [r7, #3]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	7912      	ldrb	r2, [r2, #4]
 8002356:	4293      	cmp	r3, r2
 8002358:	d901      	bls.n	800235e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e03e      	b.n	80023dc <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800235e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002362:	2b00      	cmp	r3, #0
 8002364:	da0e      	bge.n	8002384 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002366:	78fb      	ldrb	r3, [r7, #3]
 8002368:	f003 0207 	and.w	r2, r3, #7
 800236c:	4613      	mov	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4413      	add	r3, r2
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	3310      	adds	r3, #16
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	4413      	add	r3, r2
 800237a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2201      	movs	r2, #1
 8002380:	705a      	strb	r2, [r3, #1]
 8002382:	e00c      	b.n	800239e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002384:	78fa      	ldrb	r2, [r7, #3]
 8002386:	4613      	mov	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4413      	add	r3, r2
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	4413      	add	r3, r2
 8002396:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2200      	movs	r2, #0
 800239c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2201      	movs	r2, #1
 80023a2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80023a4:	78fb      	ldrb	r3, [r7, #3]
 80023a6:	f003 0307 	and.w	r3, r3, #7
 80023aa:	b2da      	uxtb	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d101      	bne.n	80023be <HAL_PCD_EP_SetStall+0x7e>
 80023ba:	2302      	movs	r3, #2
 80023bc:	e00e      	b.n	80023dc <HAL_PCD_EP_SetStall+0x9c>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2201      	movs	r2, #1
 80023c2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68f9      	ldr	r1, [r7, #12]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f005 fe5f 	bl	8008090 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3710      	adds	r7, #16
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	460b      	mov	r3, r1
 80023ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80023f0:	78fb      	ldrb	r3, [r7, #3]
 80023f2:	f003 030f 	and.w	r3, r3, #15
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	7912      	ldrb	r2, [r2, #4]
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d901      	bls.n	8002402 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e040      	b.n	8002484 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002402:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002406:	2b00      	cmp	r3, #0
 8002408:	da0e      	bge.n	8002428 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800240a:	78fb      	ldrb	r3, [r7, #3]
 800240c:	f003 0207 	and.w	r2, r3, #7
 8002410:	4613      	mov	r3, r2
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	4413      	add	r3, r2
 8002416:	00db      	lsls	r3, r3, #3
 8002418:	3310      	adds	r3, #16
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	4413      	add	r3, r2
 800241e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2201      	movs	r2, #1
 8002424:	705a      	strb	r2, [r3, #1]
 8002426:	e00e      	b.n	8002446 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002428:	78fb      	ldrb	r3, [r7, #3]
 800242a:	f003 0207 	and.w	r2, r3, #7
 800242e:	4613      	mov	r3, r2
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	4413      	add	r3, r2
 8002434:	00db      	lsls	r3, r3, #3
 8002436:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	4413      	add	r3, r2
 800243e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2200      	movs	r2, #0
 8002444:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2200      	movs	r2, #0
 800244a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800244c:	78fb      	ldrb	r3, [r7, #3]
 800244e:	f003 0307 	and.w	r3, r3, #7
 8002452:	b2da      	uxtb	r2, r3
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800245e:	2b01      	cmp	r3, #1
 8002460:	d101      	bne.n	8002466 <HAL_PCD_EP_ClrStall+0x82>
 8002462:	2302      	movs	r3, #2
 8002464:	e00e      	b.n	8002484 <HAL_PCD_EP_ClrStall+0xa0>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2201      	movs	r2, #1
 800246a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	68f9      	ldr	r1, [r7, #12]
 8002474:	4618      	mov	r0, r3
 8002476:	f005 fe5c 	bl	8008132 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002482:	2300      	movs	r3, #0
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	460b      	mov	r3, r1
 8002496:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d101      	bne.n	80024a6 <HAL_PCD_EP_Flush+0x1a>
 80024a2:	2302      	movs	r3, #2
 80024a4:	e01b      	b.n	80024de <HAL_PCD_EP_Flush+0x52>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2201      	movs	r2, #1
 80024aa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  if ((ep_addr & 0x80U) == 0x80U)
 80024ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	da09      	bge.n	80024ca <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	78fb      	ldrb	r3, [r7, #3]
 80024bc:	f003 0307 	and.w	r3, r3, #7
 80024c0:	4619      	mov	r1, r3
 80024c2:	4610      	mov	r0, r2
 80024c4:	f004 f948 	bl	8006758 <USB_FlushTxFifo>
 80024c8:	e004      	b.n	80024d4 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f004 f94e 	bl	8006770 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b092      	sub	sp, #72	@ 0x48
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80024ee:	e333      	b.n	8002b58 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80024f8:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80024fa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	f003 030f 	and.w	r3, r3, #15
 8002502:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8002506:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800250a:	2b00      	cmp	r3, #0
 800250c:	f040 8108 	bne.w	8002720 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002510:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002512:	f003 0310 	and.w	r3, r3, #16
 8002516:	2b00      	cmp	r3, #0
 8002518:	d14c      	bne.n	80025b4 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	881b      	ldrh	r3, [r3, #0]
 8002520:	b29b      	uxth	r3, r3
 8002522:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002526:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800252a:	813b      	strh	r3, [r7, #8]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	893b      	ldrh	r3, [r7, #8]
 8002532:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002536:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800253a:	b29b      	uxth	r3, r3
 800253c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	3310      	adds	r3, #16
 8002542:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800254c:	b29b      	uxth	r3, r3
 800254e:	461a      	mov	r2, r3
 8002550:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	00db      	lsls	r3, r3, #3
 8002556:	4413      	add	r3, r2
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	6812      	ldr	r2, [r2, #0]
 800255c:	4413      	add	r3, r2
 800255e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002562:	881b      	ldrh	r3, [r3, #0]
 8002564:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002568:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800256a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800256c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800256e:	695a      	ldr	r2, [r3, #20]
 8002570:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002572:	69db      	ldr	r3, [r3, #28]
 8002574:	441a      	add	r2, r3
 8002576:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002578:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800257a:	2100      	movs	r1, #0
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f009 f908 	bl	800b792 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	7b1b      	ldrb	r3, [r3, #12]
 8002586:	b2db      	uxtb	r3, r3
 8002588:	2b00      	cmp	r3, #0
 800258a:	f000 82e5 	beq.w	8002b58 <PCD_EP_ISR_Handler+0x672>
 800258e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	2b00      	cmp	r3, #0
 8002594:	f040 82e0 	bne.w	8002b58 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	7b1b      	ldrb	r3, [r3, #12]
 800259c:	b2db      	uxtb	r3, r3
 800259e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	731a      	strb	r2, [r3, #12]
 80025b2:	e2d1      	b.n	8002b58 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80025ba:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	881b      	ldrh	r3, [r3, #0]
 80025c2:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80025c4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80025c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d032      	beq.n	8002634 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	461a      	mov	r2, r3
 80025da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	00db      	lsls	r3, r3, #3
 80025e0:	4413      	add	r3, r2
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	6812      	ldr	r2, [r2, #0]
 80025e6:	4413      	add	r3, r2
 80025e8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80025ec:	881b      	ldrh	r3, [r3, #0]
 80025ee:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80025f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025f4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6818      	ldr	r0, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8002600:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002602:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002604:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002606:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002608:	b29b      	uxth	r3, r3
 800260a:	f005 feb9 	bl	8008380 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	881b      	ldrh	r3, [r3, #0]
 8002614:	b29a      	uxth	r2, r3
 8002616:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800261a:	4013      	ands	r3, r2
 800261c:	817b      	strh	r3, [r7, #10]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	897a      	ldrh	r2, [r7, #10]
 8002624:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002628:	b292      	uxth	r2, r2
 800262a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f009 f883 	bl	800b738 <HAL_PCD_SetupStageCallback>
 8002632:	e291      	b.n	8002b58 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002634:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002638:	2b00      	cmp	r3, #0
 800263a:	f280 828d 	bge.w	8002b58 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	881b      	ldrh	r3, [r3, #0]
 8002644:	b29a      	uxth	r2, r3
 8002646:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800264a:	4013      	ands	r3, r2
 800264c:	81fb      	strh	r3, [r7, #14]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	89fa      	ldrh	r2, [r7, #14]
 8002654:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002658:	b292      	uxth	r2, r2
 800265a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002664:	b29b      	uxth	r3, r3
 8002666:	461a      	mov	r2, r3
 8002668:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	00db      	lsls	r3, r3, #3
 800266e:	4413      	add	r3, r2
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	6812      	ldr	r2, [r2, #0]
 8002674:	4413      	add	r3, r2
 8002676:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800267a:	881b      	ldrh	r3, [r3, #0]
 800267c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002680:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002682:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002684:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002686:	69db      	ldr	r3, [r3, #28]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d019      	beq.n	80026c0 <PCD_EP_ISR_Handler+0x1da>
 800268c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800268e:	695b      	ldr	r3, [r3, #20]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d015      	beq.n	80026c0 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6818      	ldr	r0, [r3, #0]
 8002698:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800269a:	6959      	ldr	r1, [r3, #20]
 800269c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800269e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80026a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026a2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	f005 fe6b 	bl	8008380 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80026aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026ac:	695a      	ldr	r2, [r3, #20]
 80026ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026b0:	69db      	ldr	r3, [r3, #28]
 80026b2:	441a      	add	r2, r3
 80026b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80026b6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80026b8:	2100      	movs	r1, #0
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f009 f84e 	bl	800b75c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	881b      	ldrh	r3, [r3, #0]
 80026c6:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80026c8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	f040 8242 	bne.w	8002b58 <PCD_EP_ISR_Handler+0x672>
 80026d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026d6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80026da:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80026de:	f000 823b 	beq.w	8002b58 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	881b      	ldrh	r3, [r3, #0]
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80026ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026f2:	81bb      	strh	r3, [r7, #12]
 80026f4:	89bb      	ldrh	r3, [r7, #12]
 80026f6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80026fa:	81bb      	strh	r3, [r7, #12]
 80026fc:	89bb      	ldrh	r3, [r7, #12]
 80026fe:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002702:	81bb      	strh	r3, [r7, #12]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	89bb      	ldrh	r3, [r7, #12]
 800270a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800270e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002712:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002716:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800271a:	b29b      	uxth	r3, r3
 800271c:	8013      	strh	r3, [r2, #0]
 800271e:	e21b      	b.n	8002b58 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	461a      	mov	r2, r3
 8002726:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	4413      	add	r3, r2
 800272e:	881b      	ldrh	r3, [r3, #0]
 8002730:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002732:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8002736:	2b00      	cmp	r3, #0
 8002738:	f280 80f1 	bge.w	800291e <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	461a      	mov	r2, r3
 8002742:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	881b      	ldrh	r3, [r3, #0]
 800274c:	b29a      	uxth	r2, r3
 800274e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002752:	4013      	ands	r3, r2
 8002754:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	461a      	mov	r2, r3
 800275c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4413      	add	r3, r2
 8002764:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002766:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800276a:	b292      	uxth	r2, r2
 800276c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800276e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	4413      	add	r3, r2
 8002782:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002784:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002786:	7b1b      	ldrb	r3, [r3, #12]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d123      	bne.n	80027d4 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002794:	b29b      	uxth	r3, r3
 8002796:	461a      	mov	r2, r3
 8002798:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	4413      	add	r3, r2
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	6812      	ldr	r2, [r2, #0]
 80027a4:	4413      	add	r3, r2
 80027a6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80027aa:	881b      	ldrh	r3, [r3, #0]
 80027ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027b0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80027b4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f000 808b 	beq.w	80028d4 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6818      	ldr	r0, [r3, #0]
 80027c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027c4:	6959      	ldr	r1, [r3, #20]
 80027c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027c8:	88da      	ldrh	r2, [r3, #6]
 80027ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80027ce:	f005 fdd7 	bl	8008380 <USB_ReadPMA>
 80027d2:	e07f      	b.n	80028d4 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80027d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027d6:	78db      	ldrb	r3, [r3, #3]
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d109      	bne.n	80027f0 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80027dc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80027de:	461a      	mov	r2, r3
 80027e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 f9c6 	bl	8002b74 <HAL_PCD_EP_DB_Receive>
 80027e8:	4603      	mov	r3, r0
 80027ea:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80027ee:	e071      	b.n	80028d4 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	461a      	mov	r2, r3
 80027f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	4413      	add	r3, r2
 80027fe:	881b      	ldrh	r3, [r3, #0]
 8002800:	b29b      	uxth	r3, r3
 8002802:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002806:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800280a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	461a      	mov	r2, r3
 8002812:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002814:	781b      	ldrb	r3, [r3, #0]
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	441a      	add	r2, r3
 800281a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800281c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002820:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002824:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002828:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800282c:	b29b      	uxth	r3, r3
 800282e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	461a      	mov	r2, r3
 8002836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	4413      	add	r3, r2
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	b29b      	uxth	r3, r3
 8002842:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d022      	beq.n	8002890 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002852:	b29b      	uxth	r3, r3
 8002854:	461a      	mov	r2, r3
 8002856:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	00db      	lsls	r3, r3, #3
 800285c:	4413      	add	r3, r2
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6812      	ldr	r2, [r2, #0]
 8002862:	4413      	add	r3, r2
 8002864:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800286e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8002872:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002876:	2b00      	cmp	r3, #0
 8002878:	d02c      	beq.n	80028d4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6818      	ldr	r0, [r3, #0]
 800287e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002880:	6959      	ldr	r1, [r3, #20]
 8002882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002884:	891a      	ldrh	r2, [r3, #8]
 8002886:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800288a:	f005 fd79 	bl	8008380 <USB_ReadPMA>
 800288e:	e021      	b.n	80028d4 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002898:	b29b      	uxth	r3, r3
 800289a:	461a      	mov	r2, r3
 800289c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	4413      	add	r3, r2
 80028a4:	687a      	ldr	r2, [r7, #4]
 80028a6:	6812      	ldr	r2, [r2, #0]
 80028a8:	4413      	add	r3, r2
 80028aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80028ae:	881b      	ldrh	r3, [r3, #0]
 80028b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028b4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80028b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d009      	beq.n	80028d4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6818      	ldr	r0, [r3, #0]
 80028c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028c6:	6959      	ldr	r1, [r3, #20]
 80028c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028ca:	895a      	ldrh	r2, [r3, #10]
 80028cc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80028d0:	f005 fd56 	bl	8008380 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80028d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028d6:	69da      	ldr	r2, [r3, #28]
 80028d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80028dc:	441a      	add	r2, r3
 80028de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028e0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80028e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028e4:	695a      	ldr	r2, [r3, #20]
 80028e6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80028ea:	441a      	add	r2, r3
 80028ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028ee:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80028f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d005      	beq.n	8002904 <PCD_EP_ISR_Handler+0x41e>
 80028f8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80028fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	429a      	cmp	r2, r3
 8002902:	d206      	bcs.n	8002912 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002904:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	4619      	mov	r1, r3
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f008 ff26 	bl	800b75c <HAL_PCD_DataOutStageCallback>
 8002910:	e005      	b.n	800291e <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002918:	4618      	mov	r0, r3
 800291a:	f004 fe0a 	bl	8007532 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800291e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002920:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002924:	2b00      	cmp	r3, #0
 8002926:	f000 8117 	beq.w	8002b58 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800292a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800292e:	4613      	mov	r3, r2
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	4413      	add	r3, r2
 8002934:	00db      	lsls	r3, r3, #3
 8002936:	3310      	adds	r3, #16
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	4413      	add	r3, r2
 800293c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	461a      	mov	r2, r3
 8002944:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	4413      	add	r3, r2
 800294c:	881b      	ldrh	r3, [r3, #0]
 800294e:	b29b      	uxth	r3, r3
 8002950:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002954:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002958:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	461a      	mov	r2, r3
 8002960:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	441a      	add	r2, r3
 8002968:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800296a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800296e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002972:	b29b      	uxth	r3, r3
 8002974:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002978:	78db      	ldrb	r3, [r3, #3]
 800297a:	2b01      	cmp	r3, #1
 800297c:	f040 80a1 	bne.w	8002ac2 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8002980:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002982:	2200      	movs	r2, #0
 8002984:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002986:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002988:	7b1b      	ldrb	r3, [r3, #12]
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 8092 	beq.w	8002ab4 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002990:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002996:	2b00      	cmp	r3, #0
 8002998:	d046      	beq.n	8002a28 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800299a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800299c:	785b      	ldrb	r3, [r3, #1]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d126      	bne.n	80029f0 <PCD_EP_ISR_Handler+0x50a>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	617b      	str	r3, [r7, #20]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	461a      	mov	r2, r3
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	4413      	add	r3, r2
 80029b8:	617b      	str	r3, [r7, #20]
 80029ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	00da      	lsls	r2, r3, #3
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	4413      	add	r3, r2
 80029c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80029c8:	613b      	str	r3, [r7, #16]
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	881b      	ldrh	r3, [r3, #0]
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029d4:	b29a      	uxth	r2, r3
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	801a      	strh	r2, [r3, #0]
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	881b      	ldrh	r3, [r3, #0]
 80029de:	b29b      	uxth	r3, r3
 80029e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	801a      	strh	r2, [r3, #0]
 80029ee:	e061      	b.n	8002ab4 <PCD_EP_ISR_Handler+0x5ce>
 80029f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029f2:	785b      	ldrb	r3, [r3, #1]
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d15d      	bne.n	8002ab4 <PCD_EP_ISR_Handler+0x5ce>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	61fb      	str	r3, [r7, #28]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	461a      	mov	r2, r3
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	61fb      	str	r3, [r7, #28]
 8002a10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	00da      	lsls	r2, r3, #3
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	4413      	add	r3, r2
 8002a1a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002a1e:	61bb      	str	r3, [r7, #24]
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	2200      	movs	r2, #0
 8002a24:	801a      	strh	r2, [r3, #0]
 8002a26:	e045      	b.n	8002ab4 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a30:	785b      	ldrb	r3, [r3, #1]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d126      	bne.n	8002a84 <PCD_EP_ISR_Handler+0x59e>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	461a      	mov	r2, r3
 8002a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a4a:	4413      	add	r3, r2
 8002a4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	00da      	lsls	r2, r3, #3
 8002a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a56:	4413      	add	r3, r2
 8002a58:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002a5c:	623b      	str	r3, [r7, #32]
 8002a5e:	6a3b      	ldr	r3, [r7, #32]
 8002a60:	881b      	ldrh	r3, [r3, #0]
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a68:	b29a      	uxth	r2, r3
 8002a6a:	6a3b      	ldr	r3, [r7, #32]
 8002a6c:	801a      	strh	r2, [r3, #0]
 8002a6e:	6a3b      	ldr	r3, [r7, #32]
 8002a70:	881b      	ldrh	r3, [r3, #0]
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002a78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	6a3b      	ldr	r3, [r7, #32]
 8002a80:	801a      	strh	r2, [r3, #0]
 8002a82:	e017      	b.n	8002ab4 <PCD_EP_ISR_Handler+0x5ce>
 8002a84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a86:	785b      	ldrb	r3, [r3, #1]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d113      	bne.n	8002ab4 <PCD_EP_ISR_Handler+0x5ce>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	461a      	mov	r2, r3
 8002a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a9a:	4413      	add	r3, r2
 8002a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	00da      	lsls	r2, r3, #3
 8002aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aa6:	4413      	add	r3, r2
 8002aa8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002aac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002ab4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	4619      	mov	r1, r3
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f008 fe69 	bl	800b792 <HAL_PCD_DataInStageCallback>
 8002ac0:	e04a      	b.n	8002b58 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002ac2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d13f      	bne.n	8002b4c <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	00db      	lsls	r3, r3, #3
 8002ade:	4413      	add	r3, r2
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6812      	ldr	r2, [r2, #0]
 8002ae4:	4413      	add	r3, r2
 8002ae6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002aea:	881b      	ldrh	r3, [r3, #0]
 8002aec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002af0:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8002af2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002af4:	699a      	ldr	r2, [r3, #24]
 8002af6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d906      	bls.n	8002b0a <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8002afc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002afe:	699a      	ldr	r2, [r3, #24]
 8002b00:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002b02:	1ad2      	subs	r2, r2, r3
 8002b04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b06:	619a      	str	r2, [r3, #24]
 8002b08:	e002      	b.n	8002b10 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8002b0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d106      	bne.n	8002b26 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002b18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f008 fe37 	bl	800b792 <HAL_PCD_DataInStageCallback>
 8002b24:	e018      	b.n	8002b58 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002b26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b28:	695a      	ldr	r2, [r3, #20]
 8002b2a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002b2c:	441a      	add	r2, r3
 8002b2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b30:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002b32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b34:	69da      	ldr	r2, [r3, #28]
 8002b36:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002b38:	441a      	add	r2, r3
 8002b3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b3c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b44:	4618      	mov	r0, r3
 8002b46:	f004 fcf4 	bl	8007532 <USB_EPStartXfer>
 8002b4a:	e005      	b.n	8002b58 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002b4c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002b4e:	461a      	mov	r2, r3
 8002b50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f000 f917 	bl	8002d86 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	b21b      	sxth	r3, r3
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	f6ff acc3 	blt.w	80024f0 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002b6a:	2300      	movs	r3, #0
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3748      	adds	r7, #72	@ 0x48
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b088      	sub	sp, #32
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	4613      	mov	r3, r2
 8002b80:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002b82:	88fb      	ldrh	r3, [r7, #6]
 8002b84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d07c      	beq.n	8002c86 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	461a      	mov	r2, r3
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	00db      	lsls	r3, r3, #3
 8002b9e:	4413      	add	r3, r2
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	6812      	ldr	r2, [r2, #0]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002baa:	881b      	ldrh	r3, [r3, #0]
 8002bac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bb0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	699a      	ldr	r2, [r3, #24]
 8002bb6:	8b7b      	ldrh	r3, [r7, #26]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d306      	bcc.n	8002bca <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	699a      	ldr	r2, [r3, #24]
 8002bc0:	8b7b      	ldrh	r3, [r7, #26]
 8002bc2:	1ad2      	subs	r2, r2, r3
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	619a      	str	r2, [r3, #24]
 8002bc8:	e002      	b.n	8002bd0 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	699b      	ldr	r3, [r3, #24]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d123      	bne.n	8002c20 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	461a      	mov	r2, r3
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	4413      	add	r3, r2
 8002be6:	881b      	ldrh	r3, [r3, #0]
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bf2:	833b      	strh	r3, [r7, #24]
 8002bf4:	8b3b      	ldrh	r3, [r7, #24]
 8002bf6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002bfa:	833b      	strh	r3, [r7, #24]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	461a      	mov	r2, r3
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	441a      	add	r2, r3
 8002c0a:	8b3b      	ldrh	r3, [r7, #24]
 8002c0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002c20:	88fb      	ldrh	r3, [r7, #6]
 8002c22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d01f      	beq.n	8002c6a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	4413      	add	r3, r2
 8002c38:	881b      	ldrh	r3, [r3, #0]
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002c40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c44:	82fb      	strh	r3, [r7, #22]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	441a      	add	r2, r3
 8002c54:	8afb      	ldrh	r3, [r7, #22]
 8002c56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c62:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002c6a:	8b7b      	ldrh	r3, [r7, #26]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f000 8085 	beq.w	8002d7c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6818      	ldr	r0, [r3, #0]
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	6959      	ldr	r1, [r3, #20]
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	891a      	ldrh	r2, [r3, #8]
 8002c7e:	8b7b      	ldrh	r3, [r7, #26]
 8002c80:	f005 fb7e 	bl	8008380 <USB_ReadPMA>
 8002c84:	e07a      	b.n	8002d7c <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	461a      	mov	r2, r3
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	4413      	add	r3, r2
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	4413      	add	r3, r2
 8002ca0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002ca4:	881b      	ldrh	r3, [r3, #0]
 8002ca6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002caa:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	699a      	ldr	r2, [r3, #24]
 8002cb0:	8b7b      	ldrh	r3, [r7, #26]
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d306      	bcc.n	8002cc4 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	699a      	ldr	r2, [r3, #24]
 8002cba:	8b7b      	ldrh	r3, [r7, #26]
 8002cbc:	1ad2      	subs	r2, r2, r3
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	619a      	str	r2, [r3, #24]
 8002cc2:	e002      	b.n	8002cca <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d123      	bne.n	8002d1a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	4413      	add	r3, r2
 8002ce0:	881b      	ldrh	r3, [r3, #0]
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002ce8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cec:	83fb      	strh	r3, [r7, #30]
 8002cee:	8bfb      	ldrh	r3, [r7, #30]
 8002cf0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002cf4:	83fb      	strh	r3, [r7, #30]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	441a      	add	r2, r3
 8002d04:	8bfb      	ldrh	r3, [r7, #30]
 8002d06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002d0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002d0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002d1a:	88fb      	ldrh	r3, [r7, #6]
 8002d1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d11f      	bne.n	8002d64 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	4413      	add	r3, r2
 8002d32:	881b      	ldrh	r3, [r3, #0]
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d3e:	83bb      	strh	r3, [r7, #28]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	461a      	mov	r2, r3
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	441a      	add	r2, r3
 8002d4e:	8bbb      	ldrh	r3, [r7, #28]
 8002d50:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002d54:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002d58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d5c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002d64:	8b7b      	ldrh	r3, [r7, #26]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d008      	beq.n	8002d7c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6818      	ldr	r0, [r3, #0]
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	6959      	ldr	r1, [r3, #20]
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	895a      	ldrh	r2, [r3, #10]
 8002d76:	8b7b      	ldrh	r3, [r7, #26]
 8002d78:	f005 fb02 	bl	8008380 <USB_ReadPMA>
    }
  }

  return count;
 8002d7c:	8b7b      	ldrh	r3, [r7, #26]
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3720      	adds	r7, #32
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b0a6      	sub	sp, #152	@ 0x98
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	60f8      	str	r0, [r7, #12]
 8002d8e:	60b9      	str	r1, [r7, #8]
 8002d90:	4613      	mov	r3, r2
 8002d92:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002d94:	88fb      	ldrh	r3, [r7, #6]
 8002d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	f000 81f7 	beq.w	800318e <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	461a      	mov	r2, r3
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	00db      	lsls	r3, r3, #3
 8002db2:	4413      	add	r3, r2
 8002db4:	68fa      	ldr	r2, [r7, #12]
 8002db6:	6812      	ldr	r2, [r2, #0]
 8002db8:	4413      	add	r3, r2
 8002dba:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002dbe:	881b      	ldrh	r3, [r3, #0]
 8002dc0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002dc4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	699a      	ldr	r2, [r3, #24]
 8002dcc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d907      	bls.n	8002de4 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	699a      	ldr	r2, [r3, #24]
 8002dd8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002ddc:	1ad2      	subs	r2, r2, r3
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	619a      	str	r2, [r3, #24]
 8002de2:	e002      	b.n	8002dea <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	2200      	movs	r2, #0
 8002de8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	699b      	ldr	r3, [r3, #24]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	f040 80e1 	bne.w	8002fb6 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	785b      	ldrb	r3, [r3, #1]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d126      	bne.n	8002e4a <HAL_PCD_EP_DB_Transmit+0xc4>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e10:	4413      	add	r3, r2
 8002e12:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	781b      	ldrb	r3, [r3, #0]
 8002e18:	00da      	lsls	r2, r3, #3
 8002e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e1c:	4413      	add	r3, r2
 8002e1e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e26:	881b      	ldrh	r3, [r3, #0]
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e32:	801a      	strh	r2, [r3, #0]
 8002e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e36:	881b      	ldrh	r3, [r3, #0]
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e42:	b29a      	uxth	r2, r3
 8002e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e46:	801a      	strh	r2, [r3, #0]
 8002e48:	e01a      	b.n	8002e80 <HAL_PCD_EP_DB_Transmit+0xfa>
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	785b      	ldrb	r3, [r3, #1]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d116      	bne.n	8002e80 <HAL_PCD_EP_DB_Transmit+0xfa>
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	461a      	mov	r2, r3
 8002e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e66:	4413      	add	r3, r2
 8002e68:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	00da      	lsls	r2, r3, #3
 8002e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e72:	4413      	add	r3, r2
 8002e74:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002e78:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	785b      	ldrb	r3, [r3, #1]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d126      	bne.n	8002edc <HAL_PCD_EP_DB_Transmit+0x156>
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	623b      	str	r3, [r7, #32]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	6a3b      	ldr	r3, [r7, #32]
 8002ea2:	4413      	add	r3, r2
 8002ea4:	623b      	str	r3, [r7, #32]
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	00da      	lsls	r2, r3, #3
 8002eac:	6a3b      	ldr	r3, [r7, #32]
 8002eae:	4413      	add	r3, r2
 8002eb0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002eb4:	61fb      	str	r3, [r7, #28]
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	881b      	ldrh	r3, [r3, #0]
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	801a      	strh	r2, [r3, #0]
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	881b      	ldrh	r3, [r3, #0]
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ed0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	801a      	strh	r2, [r3, #0]
 8002eda:	e017      	b.n	8002f0c <HAL_PCD_EP_DB_Transmit+0x186>
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	785b      	ldrb	r3, [r3, #1]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d113      	bne.n	8002f0c <HAL_PCD_EP_DB_Transmit+0x186>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	461a      	mov	r2, r3
 8002ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ef2:	4413      	add	r3, r2
 8002ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	00da      	lsls	r2, r3, #3
 8002efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002efe:	4413      	add	r3, r2
 8002f00:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002f04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	2200      	movs	r2, #0
 8002f0a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	78db      	ldrb	r3, [r3, #3]
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d123      	bne.n	8002f5c <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	4413      	add	r3, r2
 8002f22:	881b      	ldrh	r3, [r3, #0]
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f2a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f2e:	837b      	strh	r3, [r7, #26]
 8002f30:	8b7b      	ldrh	r3, [r7, #26]
 8002f32:	f083 0320 	eor.w	r3, r3, #32
 8002f36:	837b      	strh	r3, [r7, #26]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	441a      	add	r2, r3
 8002f46:	8b7b      	ldrh	r3, [r7, #26]
 8002f48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002f4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	4619      	mov	r1, r3
 8002f62:	68f8      	ldr	r0, [r7, #12]
 8002f64:	f008 fc15 	bl	800b792 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002f68:	88fb      	ldrh	r3, [r7, #6]
 8002f6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d01f      	beq.n	8002fb2 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	461a      	mov	r2, r3
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4413      	add	r3, r2
 8002f80:	881b      	ldrh	r3, [r3, #0]
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f8c:	833b      	strh	r3, [r7, #24]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	461a      	mov	r2, r3
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	441a      	add	r2, r3
 8002f9c:	8b3b      	ldrh	r3, [r7, #24]
 8002f9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002fa2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002fa6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002faa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	e31f      	b.n	80035f6 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002fb6:	88fb      	ldrh	r3, [r7, #6]
 8002fb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d021      	beq.n	8003004 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	4413      	add	r3, r2
 8002fce:	881b      	ldrh	r3, [r3, #0]
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fda:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	441a      	add	r2, r3
 8002fec:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002ff0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002ff4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ff8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ffc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003000:	b29b      	uxth	r3, r3
 8003002:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800300a:	2b01      	cmp	r3, #1
 800300c:	f040 82ca 	bne.w	80035a4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	695a      	ldr	r2, [r3, #20]
 8003014:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003018:	441a      	add	r2, r3
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	69da      	ldr	r2, [r3, #28]
 8003022:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003026:	441a      	add	r2, r3
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	6a1a      	ldr	r2, [r3, #32]
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	429a      	cmp	r2, r3
 8003036:	d309      	bcc.n	800304c <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	6a1a      	ldr	r2, [r3, #32]
 8003042:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003044:	1ad2      	subs	r2, r2, r3
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	621a      	str	r2, [r3, #32]
 800304a:	e015      	b.n	8003078 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	6a1b      	ldr	r3, [r3, #32]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d107      	bne.n	8003064 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8003054:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003058:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003062:	e009      	b.n	8003078 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	2200      	movs	r2, #0
 8003076:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	785b      	ldrb	r3, [r3, #1]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d15f      	bne.n	8003140 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	643b      	str	r3, [r7, #64]	@ 0x40
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800308e:	b29b      	uxth	r3, r3
 8003090:	461a      	mov	r2, r3
 8003092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003094:	4413      	add	r3, r2
 8003096:	643b      	str	r3, [r7, #64]	@ 0x40
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	00da      	lsls	r2, r3, #3
 800309e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030a0:	4413      	add	r3, r2
 80030a2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80030a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030aa:	881b      	ldrh	r3, [r3, #0]
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030b6:	801a      	strh	r2, [r3, #0]
 80030b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10a      	bne.n	80030d4 <HAL_PCD_EP_DB_Transmit+0x34e>
 80030be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030c0:	881b      	ldrh	r3, [r3, #0]
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80030c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030d0:	801a      	strh	r2, [r3, #0]
 80030d2:	e051      	b.n	8003178 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80030d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030d6:	2b3e      	cmp	r3, #62	@ 0x3e
 80030d8:	d816      	bhi.n	8003108 <HAL_PCD_EP_DB_Transmit+0x382>
 80030da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030dc:	085b      	lsrs	r3, r3, #1
 80030de:	653b      	str	r3, [r7, #80]	@ 0x50
 80030e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d002      	beq.n	80030f0 <HAL_PCD_EP_DB_Transmit+0x36a>
 80030ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030ec:	3301      	adds	r3, #1
 80030ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80030f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030f2:	881b      	ldrh	r3, [r3, #0]
 80030f4:	b29a      	uxth	r2, r3
 80030f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	029b      	lsls	r3, r3, #10
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	4313      	orrs	r3, r2
 8003100:	b29a      	uxth	r2, r3
 8003102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003104:	801a      	strh	r2, [r3, #0]
 8003106:	e037      	b.n	8003178 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003108:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800310a:	095b      	lsrs	r3, r3, #5
 800310c:	653b      	str	r3, [r7, #80]	@ 0x50
 800310e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003110:	f003 031f 	and.w	r3, r3, #31
 8003114:	2b00      	cmp	r3, #0
 8003116:	d102      	bne.n	800311e <HAL_PCD_EP_DB_Transmit+0x398>
 8003118:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800311a:	3b01      	subs	r3, #1
 800311c:	653b      	str	r3, [r7, #80]	@ 0x50
 800311e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003120:	881b      	ldrh	r3, [r3, #0]
 8003122:	b29a      	uxth	r2, r3
 8003124:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003126:	b29b      	uxth	r3, r3
 8003128:	029b      	lsls	r3, r3, #10
 800312a:	b29b      	uxth	r3, r3
 800312c:	4313      	orrs	r3, r2
 800312e:	b29b      	uxth	r3, r3
 8003130:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003134:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003138:	b29a      	uxth	r2, r3
 800313a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800313c:	801a      	strh	r2, [r3, #0]
 800313e:	e01b      	b.n	8003178 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	785b      	ldrb	r3, [r3, #1]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d117      	bne.n	8003178 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003156:	b29b      	uxth	r3, r3
 8003158:	461a      	mov	r2, r3
 800315a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800315c:	4413      	add	r3, r2
 800315e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	00da      	lsls	r2, r3, #3
 8003166:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003168:	4413      	add	r3, r2
 800316a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800316e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003170:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003172:	b29a      	uxth	r2, r3
 8003174:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003176:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6818      	ldr	r0, [r3, #0]
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	6959      	ldr	r1, [r3, #20]
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	891a      	ldrh	r2, [r3, #8]
 8003184:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003186:	b29b      	uxth	r3, r3
 8003188:	f005 f8b7 	bl	80082fa <USB_WritePMA>
 800318c:	e20a      	b.n	80035a4 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003196:	b29b      	uxth	r3, r3
 8003198:	461a      	mov	r2, r3
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	00db      	lsls	r3, r3, #3
 80031a0:	4413      	add	r3, r2
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	6812      	ldr	r2, [r2, #0]
 80031a6:	4413      	add	r3, r2
 80031a8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80031ac:	881b      	ldrh	r3, [r3, #0]
 80031ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031b2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	699a      	ldr	r2, [r3, #24]
 80031ba:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80031be:	429a      	cmp	r2, r3
 80031c0:	d307      	bcc.n	80031d2 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	699a      	ldr	r2, [r3, #24]
 80031c6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80031ca:	1ad2      	subs	r2, r2, r3
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	619a      	str	r2, [r3, #24]
 80031d0:	e002      	b.n	80031d8 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	2200      	movs	r2, #0
 80031d6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	f040 80f6 	bne.w	80033ce <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	785b      	ldrb	r3, [r3, #1]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d126      	bne.n	8003238 <HAL_PCD_EP_DB_Transmit+0x4b2>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	677b      	str	r3, [r7, #116]	@ 0x74
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	461a      	mov	r2, r3
 80031fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031fe:	4413      	add	r3, r2
 8003200:	677b      	str	r3, [r7, #116]	@ 0x74
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	00da      	lsls	r2, r3, #3
 8003208:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800320a:	4413      	add	r3, r2
 800320c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003210:	673b      	str	r3, [r7, #112]	@ 0x70
 8003212:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003214:	881b      	ldrh	r3, [r3, #0]
 8003216:	b29b      	uxth	r3, r3
 8003218:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800321c:	b29a      	uxth	r2, r3
 800321e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003220:	801a      	strh	r2, [r3, #0]
 8003222:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003224:	881b      	ldrh	r3, [r3, #0]
 8003226:	b29b      	uxth	r3, r3
 8003228:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800322c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003230:	b29a      	uxth	r2, r3
 8003232:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003234:	801a      	strh	r2, [r3, #0]
 8003236:	e01a      	b.n	800326e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	785b      	ldrb	r3, [r3, #1]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d116      	bne.n	800326e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800324e:	b29b      	uxth	r3, r3
 8003250:	461a      	mov	r2, r3
 8003252:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003254:	4413      	add	r3, r2
 8003256:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	00da      	lsls	r2, r3, #3
 800325e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003260:	4413      	add	r3, r2
 8003262:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003266:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003268:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800326a:	2200      	movs	r2, #0
 800326c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	785b      	ldrb	r3, [r3, #1]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d12f      	bne.n	80032de <HAL_PCD_EP_DB_Transmit+0x558>
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800328e:	b29b      	uxth	r3, r3
 8003290:	461a      	mov	r2, r3
 8003292:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003296:	4413      	add	r3, r2
 8003298:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	00da      	lsls	r2, r3, #3
 80032a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032a6:	4413      	add	r3, r2
 80032a8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80032ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80032b4:	881b      	ldrh	r3, [r3, #0]
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032bc:	b29a      	uxth	r2, r3
 80032be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80032c2:	801a      	strh	r2, [r3, #0]
 80032c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80032c8:	881b      	ldrh	r3, [r3, #0]
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032d4:	b29a      	uxth	r2, r3
 80032d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80032da:	801a      	strh	r2, [r3, #0]
 80032dc:	e01c      	b.n	8003318 <HAL_PCD_EP_DB_Transmit+0x592>
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	785b      	ldrb	r3, [r3, #1]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d118      	bne.n	8003318 <HAL_PCD_EP_DB_Transmit+0x592>
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	461a      	mov	r2, r3
 80032f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80032f6:	4413      	add	r3, r2
 80032f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	00da      	lsls	r2, r3, #3
 8003302:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003306:	4413      	add	r3, r2
 8003308:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800330c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003310:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003314:	2200      	movs	r2, #0
 8003316:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	78db      	ldrb	r3, [r3, #3]
 800331c:	2b02      	cmp	r3, #2
 800331e:	d127      	bne.n	8003370 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	461a      	mov	r2, r3
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4413      	add	r3, r2
 800332e:	881b      	ldrh	r3, [r3, #0]
 8003330:	b29b      	uxth	r3, r3
 8003332:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003336:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800333a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800333e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003342:	f083 0320 	eor.w	r3, r3, #32
 8003346:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	461a      	mov	r2, r3
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	441a      	add	r2, r3
 8003358:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800335c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003360:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003364:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003368:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800336c:	b29b      	uxth	r3, r3
 800336e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	4619      	mov	r1, r3
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f008 fa0b 	bl	800b792 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800337c:	88fb      	ldrh	r3, [r7, #6]
 800337e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d121      	bne.n	80033ca <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	461a      	mov	r2, r3
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	4413      	add	r3, r2
 8003394:	881b      	ldrh	r3, [r3, #0]
 8003396:	b29b      	uxth	r3, r3
 8003398:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800339c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033a0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	461a      	mov	r2, r3
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	441a      	add	r2, r3
 80033b2:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80033b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80033ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80033be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80033c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80033ca:	2300      	movs	r3, #0
 80033cc:	e113      	b.n	80035f6 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80033ce:	88fb      	ldrh	r3, [r7, #6]
 80033d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d121      	bne.n	800341c <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	461a      	mov	r2, r3
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4413      	add	r3, r2
 80033e6:	881b      	ldrh	r3, [r3, #0]
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80033ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033f2:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	461a      	mov	r2, r3
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	441a      	add	r2, r3
 8003404:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8003408:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800340c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003410:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003414:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003418:	b29b      	uxth	r3, r3
 800341a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003422:	2b01      	cmp	r3, #1
 8003424:	f040 80be 	bne.w	80035a4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	695a      	ldr	r2, [r3, #20]
 800342c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003430:	441a      	add	r2, r3
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	69da      	ldr	r2, [r3, #28]
 800343a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800343e:	441a      	add	r2, r3
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	6a1a      	ldr	r2, [r3, #32]
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	429a      	cmp	r2, r3
 800344e:	d309      	bcc.n	8003464 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	691b      	ldr	r3, [r3, #16]
 8003454:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	6a1a      	ldr	r2, [r3, #32]
 800345a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800345c:	1ad2      	subs	r2, r2, r3
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	621a      	str	r2, [r3, #32]
 8003462:	e015      	b.n	8003490 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	6a1b      	ldr	r3, [r3, #32]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d107      	bne.n	800347c <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800346c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003470:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800347a:	e009      	b.n	8003490 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	6a1b      	ldr	r3, [r3, #32]
 8003480:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	2200      	movs	r2, #0
 8003486:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	785b      	ldrb	r3, [r3, #1]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d15f      	bne.n	800355e <HAL_PCD_EP_DB_Transmit+0x7d8>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	461a      	mov	r2, r3
 80034b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034b2:	4413      	add	r3, r2
 80034b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	00da      	lsls	r2, r3, #3
 80034bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034be:	4413      	add	r3, r2
 80034c0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80034c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80034c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034c8:	881b      	ldrh	r3, [r3, #0]
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034d4:	801a      	strh	r2, [r3, #0]
 80034d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d10a      	bne.n	80034f2 <HAL_PCD_EP_DB_Transmit+0x76c>
 80034dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034de:	881b      	ldrh	r3, [r3, #0]
 80034e0:	b29b      	uxth	r3, r3
 80034e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034ee:	801a      	strh	r2, [r3, #0]
 80034f0:	e04e      	b.n	8003590 <HAL_PCD_EP_DB_Transmit+0x80a>
 80034f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034f4:	2b3e      	cmp	r3, #62	@ 0x3e
 80034f6:	d816      	bhi.n	8003526 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80034f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034fa:	085b      	lsrs	r3, r3, #1
 80034fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80034fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003500:	f003 0301 	and.w	r3, r3, #1
 8003504:	2b00      	cmp	r3, #0
 8003506:	d002      	beq.n	800350e <HAL_PCD_EP_DB_Transmit+0x788>
 8003508:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800350a:	3301      	adds	r3, #1
 800350c:	663b      	str	r3, [r7, #96]	@ 0x60
 800350e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003510:	881b      	ldrh	r3, [r3, #0]
 8003512:	b29a      	uxth	r2, r3
 8003514:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003516:	b29b      	uxth	r3, r3
 8003518:	029b      	lsls	r3, r3, #10
 800351a:	b29b      	uxth	r3, r3
 800351c:	4313      	orrs	r3, r2
 800351e:	b29a      	uxth	r2, r3
 8003520:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003522:	801a      	strh	r2, [r3, #0]
 8003524:	e034      	b.n	8003590 <HAL_PCD_EP_DB_Transmit+0x80a>
 8003526:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003528:	095b      	lsrs	r3, r3, #5
 800352a:	663b      	str	r3, [r7, #96]	@ 0x60
 800352c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800352e:	f003 031f 	and.w	r3, r3, #31
 8003532:	2b00      	cmp	r3, #0
 8003534:	d102      	bne.n	800353c <HAL_PCD_EP_DB_Transmit+0x7b6>
 8003536:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003538:	3b01      	subs	r3, #1
 800353a:	663b      	str	r3, [r7, #96]	@ 0x60
 800353c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800353e:	881b      	ldrh	r3, [r3, #0]
 8003540:	b29a      	uxth	r2, r3
 8003542:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003544:	b29b      	uxth	r3, r3
 8003546:	029b      	lsls	r3, r3, #10
 8003548:	b29b      	uxth	r3, r3
 800354a:	4313      	orrs	r3, r2
 800354c:	b29b      	uxth	r3, r3
 800354e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003552:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003556:	b29a      	uxth	r2, r3
 8003558:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800355a:	801a      	strh	r2, [r3, #0]
 800355c:	e018      	b.n	8003590 <HAL_PCD_EP_DB_Transmit+0x80a>
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	785b      	ldrb	r3, [r3, #1]
 8003562:	2b01      	cmp	r3, #1
 8003564:	d114      	bne.n	8003590 <HAL_PCD_EP_DB_Transmit+0x80a>
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800356e:	b29b      	uxth	r3, r3
 8003570:	461a      	mov	r2, r3
 8003572:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003574:	4413      	add	r3, r2
 8003576:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	00da      	lsls	r2, r3, #3
 800357e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003580:	4413      	add	r3, r2
 8003582:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003586:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003588:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800358a:	b29a      	uxth	r2, r3
 800358c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800358e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6818      	ldr	r0, [r3, #0]
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	6959      	ldr	r1, [r3, #20]
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	895a      	ldrh	r2, [r3, #10]
 800359c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800359e:	b29b      	uxth	r3, r3
 80035a0:	f004 feab 	bl	80082fa <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	461a      	mov	r2, r3
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	4413      	add	r3, r2
 80035b2:	881b      	ldrh	r3, [r3, #0]
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80035ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80035be:	82fb      	strh	r3, [r7, #22]
 80035c0:	8afb      	ldrh	r3, [r7, #22]
 80035c2:	f083 0310 	eor.w	r3, r3, #16
 80035c6:	82fb      	strh	r3, [r7, #22]
 80035c8:	8afb      	ldrh	r3, [r7, #22]
 80035ca:	f083 0320 	eor.w	r3, r3, #32
 80035ce:	82fb      	strh	r3, [r7, #22]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	461a      	mov	r2, r3
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	441a      	add	r2, r3
 80035de:	8afb      	ldrh	r3, [r7, #22]
 80035e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80035e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80035e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80035ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3798      	adds	r7, #152	@ 0x98
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80035fe:	b480      	push	{r7}
 8003600:	b087      	sub	sp, #28
 8003602:	af00      	add	r7, sp, #0
 8003604:	60f8      	str	r0, [r7, #12]
 8003606:	607b      	str	r3, [r7, #4]
 8003608:	460b      	mov	r3, r1
 800360a:	817b      	strh	r3, [r7, #10]
 800360c:	4613      	mov	r3, r2
 800360e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003610:	897b      	ldrh	r3, [r7, #10]
 8003612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003616:	b29b      	uxth	r3, r3
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00b      	beq.n	8003634 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800361c:	897b      	ldrh	r3, [r7, #10]
 800361e:	f003 0207 	and.w	r2, r3, #7
 8003622:	4613      	mov	r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	4413      	add	r3, r2
 8003628:	00db      	lsls	r3, r3, #3
 800362a:	3310      	adds	r3, #16
 800362c:	68fa      	ldr	r2, [r7, #12]
 800362e:	4413      	add	r3, r2
 8003630:	617b      	str	r3, [r7, #20]
 8003632:	e009      	b.n	8003648 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003634:	897a      	ldrh	r2, [r7, #10]
 8003636:	4613      	mov	r3, r2
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	4413      	add	r3, r2
 800363c:	00db      	lsls	r3, r3, #3
 800363e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	4413      	add	r3, r2
 8003646:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003648:	893b      	ldrh	r3, [r7, #8]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d107      	bne.n	800365e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	2200      	movs	r2, #0
 8003652:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	b29a      	uxth	r2, r3
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	80da      	strh	r2, [r3, #6]
 800365c:	e00b      	b.n	8003676 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	2201      	movs	r2, #1
 8003662:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	b29a      	uxth	r2, r3
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	0c1b      	lsrs	r3, r3, #16
 8003670:	b29a      	uxth	r2, r3
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	371c      	adds	r7, #28
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2201      	movs	r2, #1
 8003696:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	f043 0301 	orr.w	r3, r3, #1
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80036bc:	b29b      	uxth	r3, r3
 80036be:	f043 0302 	orr.w	r3, r3, #2
 80036c2:	b29a      	uxth	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3714      	adds	r7, #20
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d141      	bne.n	800376a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80036e6:	4b4b      	ldr	r3, [pc, #300]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80036ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036f2:	d131      	bne.n	8003758 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036f4:	4b47      	ldr	r3, [pc, #284]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036fa:	4a46      	ldr	r2, [pc, #280]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003700:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003704:	4b43      	ldr	r3, [pc, #268]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800370c:	4a41      	ldr	r2, [pc, #260]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800370e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003712:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003714:	4b40      	ldr	r3, [pc, #256]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2232      	movs	r2, #50	@ 0x32
 800371a:	fb02 f303 	mul.w	r3, r2, r3
 800371e:	4a3f      	ldr	r2, [pc, #252]	@ (800381c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003720:	fba2 2303 	umull	r2, r3, r2, r3
 8003724:	0c9b      	lsrs	r3, r3, #18
 8003726:	3301      	adds	r3, #1
 8003728:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800372a:	e002      	b.n	8003732 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	3b01      	subs	r3, #1
 8003730:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003732:	4b38      	ldr	r3, [pc, #224]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800373a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800373e:	d102      	bne.n	8003746 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d1f2      	bne.n	800372c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003746:	4b33      	ldr	r3, [pc, #204]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800374e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003752:	d158      	bne.n	8003806 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e057      	b.n	8003808 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003758:	4b2e      	ldr	r3, [pc, #184]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800375a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800375e:	4a2d      	ldr	r2, [pc, #180]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003760:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003764:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003768:	e04d      	b.n	8003806 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003770:	d141      	bne.n	80037f6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003772:	4b28      	ldr	r3, [pc, #160]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800377a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800377e:	d131      	bne.n	80037e4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003780:	4b24      	ldr	r3, [pc, #144]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003782:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003786:	4a23      	ldr	r2, [pc, #140]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003788:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800378c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003790:	4b20      	ldr	r3, [pc, #128]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003798:	4a1e      	ldr	r2, [pc, #120]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800379a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800379e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003818 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2232      	movs	r2, #50	@ 0x32
 80037a6:	fb02 f303 	mul.w	r3, r2, r3
 80037aa:	4a1c      	ldr	r2, [pc, #112]	@ (800381c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80037ac:	fba2 2303 	umull	r2, r3, r2, r3
 80037b0:	0c9b      	lsrs	r3, r3, #18
 80037b2:	3301      	adds	r3, #1
 80037b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037b6:	e002      	b.n	80037be <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	3b01      	subs	r3, #1
 80037bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037be:	4b15      	ldr	r3, [pc, #84]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037c0:	695b      	ldr	r3, [r3, #20]
 80037c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037ca:	d102      	bne.n	80037d2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d1f2      	bne.n	80037b8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037d2:	4b10      	ldr	r3, [pc, #64]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037de:	d112      	bne.n	8003806 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e011      	b.n	8003808 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80037f4:	e007      	b.n	8003806 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80037f6:	4b07      	ldr	r3, [pc, #28]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037fe:	4a05      	ldr	r2, [pc, #20]	@ (8003814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003800:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003804:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3714      	adds	r7, #20
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr
 8003814:	40007000 	.word	0x40007000
 8003818:	20000000 	.word	0x20000000
 800381c:	431bde83 	.word	0x431bde83

08003820 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003824:	4b05      	ldr	r3, [pc, #20]	@ (800383c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	4a04      	ldr	r2, [pc, #16]	@ (800383c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800382a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800382e:	6093      	str	r3, [r2, #8]
}
 8003830:	bf00      	nop
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	40007000 	.word	0x40007000

08003840 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b088      	sub	sp, #32
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e2fe      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b00      	cmp	r3, #0
 800385c:	d075      	beq.n	800394a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800385e:	4b97      	ldr	r3, [pc, #604]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 030c 	and.w	r3, r3, #12
 8003866:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003868:	4b94      	ldr	r3, [pc, #592]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	f003 0303 	and.w	r3, r3, #3
 8003870:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	2b0c      	cmp	r3, #12
 8003876:	d102      	bne.n	800387e <HAL_RCC_OscConfig+0x3e>
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	2b03      	cmp	r3, #3
 800387c:	d002      	beq.n	8003884 <HAL_RCC_OscConfig+0x44>
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	2b08      	cmp	r3, #8
 8003882:	d10b      	bne.n	800389c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003884:	4b8d      	ldr	r3, [pc, #564]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d05b      	beq.n	8003948 <HAL_RCC_OscConfig+0x108>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d157      	bne.n	8003948 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e2d9      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038a4:	d106      	bne.n	80038b4 <HAL_RCC_OscConfig+0x74>
 80038a6:	4b85      	ldr	r3, [pc, #532]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a84      	ldr	r2, [pc, #528]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80038ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038b0:	6013      	str	r3, [r2, #0]
 80038b2:	e01d      	b.n	80038f0 <HAL_RCC_OscConfig+0xb0>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038bc:	d10c      	bne.n	80038d8 <HAL_RCC_OscConfig+0x98>
 80038be:	4b7f      	ldr	r3, [pc, #508]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a7e      	ldr	r2, [pc, #504]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80038c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038c8:	6013      	str	r3, [r2, #0]
 80038ca:	4b7c      	ldr	r3, [pc, #496]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a7b      	ldr	r2, [pc, #492]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80038d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038d4:	6013      	str	r3, [r2, #0]
 80038d6:	e00b      	b.n	80038f0 <HAL_RCC_OscConfig+0xb0>
 80038d8:	4b78      	ldr	r3, [pc, #480]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a77      	ldr	r2, [pc, #476]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80038de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038e2:	6013      	str	r3, [r2, #0]
 80038e4:	4b75      	ldr	r3, [pc, #468]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a74      	ldr	r2, [pc, #464]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80038ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d013      	beq.n	8003920 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f8:	f7fd fc14 	bl	8001124 <HAL_GetTick>
 80038fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003900:	f7fd fc10 	bl	8001124 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b64      	cmp	r3, #100	@ 0x64
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e29e      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003912:	4b6a      	ldr	r3, [pc, #424]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d0f0      	beq.n	8003900 <HAL_RCC_OscConfig+0xc0>
 800391e:	e014      	b.n	800394a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003920:	f7fd fc00 	bl	8001124 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003926:	e008      	b.n	800393a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003928:	f7fd fbfc 	bl	8001124 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b64      	cmp	r3, #100	@ 0x64
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e28a      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800393a:	4b60      	ldr	r3, [pc, #384]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1f0      	bne.n	8003928 <HAL_RCC_OscConfig+0xe8>
 8003946:	e000      	b.n	800394a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003948:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d075      	beq.n	8003a42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003956:	4b59      	ldr	r3, [pc, #356]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	f003 030c 	and.w	r3, r3, #12
 800395e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003960:	4b56      	ldr	r3, [pc, #344]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	f003 0303 	and.w	r3, r3, #3
 8003968:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	2b0c      	cmp	r3, #12
 800396e:	d102      	bne.n	8003976 <HAL_RCC_OscConfig+0x136>
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	2b02      	cmp	r3, #2
 8003974:	d002      	beq.n	800397c <HAL_RCC_OscConfig+0x13c>
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	2b04      	cmp	r3, #4
 800397a:	d11f      	bne.n	80039bc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800397c:	4b4f      	ldr	r3, [pc, #316]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003984:	2b00      	cmp	r3, #0
 8003986:	d005      	beq.n	8003994 <HAL_RCC_OscConfig+0x154>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e25d      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003994:	4b49      	ldr	r3, [pc, #292]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	691b      	ldr	r3, [r3, #16]
 80039a0:	061b      	lsls	r3, r3, #24
 80039a2:	4946      	ldr	r1, [pc, #280]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80039a8:	4b45      	ldr	r3, [pc, #276]	@ (8003ac0 <HAL_RCC_OscConfig+0x280>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7fd fb6d 	bl	800108c <HAL_InitTick>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d043      	beq.n	8003a40 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e249      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d023      	beq.n	8003a0c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039c4:	4b3d      	ldr	r3, [pc, #244]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a3c      	ldr	r2, [pc, #240]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80039ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d0:	f7fd fba8 	bl	8001124 <HAL_GetTick>
 80039d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039d8:	f7fd fba4 	bl	8001124 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e232      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039ea:	4b34      	ldr	r3, [pc, #208]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d0f0      	beq.n	80039d8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039f6:	4b31      	ldr	r3, [pc, #196]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	061b      	lsls	r3, r3, #24
 8003a04:	492d      	ldr	r1, [pc, #180]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	604b      	str	r3, [r1, #4]
 8003a0a:	e01a      	b.n	8003a42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a2a      	ldr	r2, [pc, #168]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003a12:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a18:	f7fd fb84 	bl	8001124 <HAL_GetTick>
 8003a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a1e:	e008      	b.n	8003a32 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a20:	f7fd fb80 	bl	8001124 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e20e      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a32:	4b22      	ldr	r3, [pc, #136]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d1f0      	bne.n	8003a20 <HAL_RCC_OscConfig+0x1e0>
 8003a3e:	e000      	b.n	8003a42 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a40:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0308 	and.w	r3, r3, #8
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d041      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	695b      	ldr	r3, [r3, #20]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d01c      	beq.n	8003a90 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a56:	4b19      	ldr	r3, [pc, #100]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003a58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a5c:	4a17      	ldr	r2, [pc, #92]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003a5e:	f043 0301 	orr.w	r3, r3, #1
 8003a62:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a66:	f7fd fb5d 	bl	8001124 <HAL_GetTick>
 8003a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a6c:	e008      	b.n	8003a80 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a6e:	f7fd fb59 	bl	8001124 <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d901      	bls.n	8003a80 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e1e7      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a80:	4b0e      	ldr	r3, [pc, #56]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003a82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d0ef      	beq.n	8003a6e <HAL_RCC_OscConfig+0x22e>
 8003a8e:	e020      	b.n	8003ad2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a90:	4b0a      	ldr	r3, [pc, #40]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003a92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a96:	4a09      	ldr	r2, [pc, #36]	@ (8003abc <HAL_RCC_OscConfig+0x27c>)
 8003a98:	f023 0301 	bic.w	r3, r3, #1
 8003a9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aa0:	f7fd fb40 	bl	8001124 <HAL_GetTick>
 8003aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003aa6:	e00d      	b.n	8003ac4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aa8:	f7fd fb3c 	bl	8001124 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d906      	bls.n	8003ac4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e1ca      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
 8003aba:	bf00      	nop
 8003abc:	40021000 	.word	0x40021000
 8003ac0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ac4:	4b8c      	ldr	r3, [pc, #560]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003ac6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1ea      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0304 	and.w	r3, r3, #4
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	f000 80a6 	beq.w	8003c2c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ae4:	4b84      	ldr	r3, [pc, #528]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d101      	bne.n	8003af4 <HAL_RCC_OscConfig+0x2b4>
 8003af0:	2301      	movs	r3, #1
 8003af2:	e000      	b.n	8003af6 <HAL_RCC_OscConfig+0x2b6>
 8003af4:	2300      	movs	r3, #0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d00d      	beq.n	8003b16 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003afa:	4b7f      	ldr	r3, [pc, #508]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003afe:	4a7e      	ldr	r2, [pc, #504]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003b00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b04:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b06:	4b7c      	ldr	r3, [pc, #496]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b0e:	60fb      	str	r3, [r7, #12]
 8003b10:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b12:	2301      	movs	r3, #1
 8003b14:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b16:	4b79      	ldr	r3, [pc, #484]	@ (8003cfc <HAL_RCC_OscConfig+0x4bc>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d118      	bne.n	8003b54 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b22:	4b76      	ldr	r3, [pc, #472]	@ (8003cfc <HAL_RCC_OscConfig+0x4bc>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a75      	ldr	r2, [pc, #468]	@ (8003cfc <HAL_RCC_OscConfig+0x4bc>)
 8003b28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b2e:	f7fd faf9 	bl	8001124 <HAL_GetTick>
 8003b32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b34:	e008      	b.n	8003b48 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b36:	f7fd faf5 	bl	8001124 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d901      	bls.n	8003b48 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003b44:	2303      	movs	r3, #3
 8003b46:	e183      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b48:	4b6c      	ldr	r3, [pc, #432]	@ (8003cfc <HAL_RCC_OscConfig+0x4bc>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0f0      	beq.n	8003b36 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d108      	bne.n	8003b6e <HAL_RCC_OscConfig+0x32e>
 8003b5c:	4b66      	ldr	r3, [pc, #408]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b62:	4a65      	ldr	r2, [pc, #404]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003b64:	f043 0301 	orr.w	r3, r3, #1
 8003b68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b6c:	e024      	b.n	8003bb8 <HAL_RCC_OscConfig+0x378>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	2b05      	cmp	r3, #5
 8003b74:	d110      	bne.n	8003b98 <HAL_RCC_OscConfig+0x358>
 8003b76:	4b60      	ldr	r3, [pc, #384]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b7c:	4a5e      	ldr	r2, [pc, #376]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003b7e:	f043 0304 	orr.w	r3, r3, #4
 8003b82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b86:	4b5c      	ldr	r3, [pc, #368]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b8c:	4a5a      	ldr	r2, [pc, #360]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003b8e:	f043 0301 	orr.w	r3, r3, #1
 8003b92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b96:	e00f      	b.n	8003bb8 <HAL_RCC_OscConfig+0x378>
 8003b98:	4b57      	ldr	r3, [pc, #348]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b9e:	4a56      	ldr	r2, [pc, #344]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003ba0:	f023 0301 	bic.w	r3, r3, #1
 8003ba4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ba8:	4b53      	ldr	r3, [pc, #332]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bae:	4a52      	ldr	r2, [pc, #328]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003bb0:	f023 0304 	bic.w	r3, r3, #4
 8003bb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d016      	beq.n	8003bee <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc0:	f7fd fab0 	bl	8001124 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bc6:	e00a      	b.n	8003bde <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bc8:	f7fd faac 	bl	8001124 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d901      	bls.n	8003bde <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e138      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bde:	4b46      	ldr	r3, [pc, #280]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d0ed      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x388>
 8003bec:	e015      	b.n	8003c1a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bee:	f7fd fa99 	bl	8001124 <HAL_GetTick>
 8003bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bf4:	e00a      	b.n	8003c0c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bf6:	f7fd fa95 	bl	8001124 <HAL_GetTick>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d901      	bls.n	8003c0c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e121      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c0c:	4b3a      	ldr	r3, [pc, #232]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1ed      	bne.n	8003bf6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c1a:	7ffb      	ldrb	r3, [r7, #31]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d105      	bne.n	8003c2c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c20:	4b35      	ldr	r3, [pc, #212]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c24:	4a34      	ldr	r2, [pc, #208]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003c26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c2a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0320 	and.w	r3, r3, #32
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d03c      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	699b      	ldr	r3, [r3, #24]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d01c      	beq.n	8003c7a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c40:	4b2d      	ldr	r3, [pc, #180]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003c42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c46:	4a2c      	ldr	r2, [pc, #176]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003c48:	f043 0301 	orr.w	r3, r3, #1
 8003c4c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c50:	f7fd fa68 	bl	8001124 <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c56:	e008      	b.n	8003c6a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c58:	f7fd fa64 	bl	8001124 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d901      	bls.n	8003c6a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e0f2      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c6a:	4b23      	ldr	r3, [pc, #140]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003c6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0ef      	beq.n	8003c58 <HAL_RCC_OscConfig+0x418>
 8003c78:	e01b      	b.n	8003cb2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003c7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c80:	4a1d      	ldr	r2, [pc, #116]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003c82:	f023 0301 	bic.w	r3, r3, #1
 8003c86:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c8a:	f7fd fa4b 	bl	8001124 <HAL_GetTick>
 8003c8e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c90:	e008      	b.n	8003ca4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c92:	f7fd fa47 	bl	8001124 <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d901      	bls.n	8003ca4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e0d5      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ca4:	4b14      	ldr	r3, [pc, #80]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003ca6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d1ef      	bne.n	8003c92 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	69db      	ldr	r3, [r3, #28]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	f000 80c9 	beq.w	8003e4e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f003 030c 	and.w	r3, r3, #12
 8003cc4:	2b0c      	cmp	r3, #12
 8003cc6:	f000 8083 	beq.w	8003dd0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	69db      	ldr	r3, [r3, #28]
 8003cce:	2b02      	cmp	r3, #2
 8003cd0:	d15e      	bne.n	8003d90 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cd2:	4b09      	ldr	r3, [pc, #36]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a08      	ldr	r2, [pc, #32]	@ (8003cf8 <HAL_RCC_OscConfig+0x4b8>)
 8003cd8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cde:	f7fd fa21 	bl	8001124 <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ce4:	e00c      	b.n	8003d00 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ce6:	f7fd fa1d 	bl	8001124 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d905      	bls.n	8003d00 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e0ab      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d00:	4b55      	ldr	r3, [pc, #340]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1ec      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d0c:	4b52      	ldr	r3, [pc, #328]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003d0e:	68da      	ldr	r2, [r3, #12]
 8003d10:	4b52      	ldr	r3, [pc, #328]	@ (8003e5c <HAL_RCC_OscConfig+0x61c>)
 8003d12:	4013      	ands	r3, r2
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	6a11      	ldr	r1, [r2, #32]
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d1c:	3a01      	subs	r2, #1
 8003d1e:	0112      	lsls	r2, r2, #4
 8003d20:	4311      	orrs	r1, r2
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003d26:	0212      	lsls	r2, r2, #8
 8003d28:	4311      	orrs	r1, r2
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d2e:	0852      	lsrs	r2, r2, #1
 8003d30:	3a01      	subs	r2, #1
 8003d32:	0552      	lsls	r2, r2, #21
 8003d34:	4311      	orrs	r1, r2
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d3a:	0852      	lsrs	r2, r2, #1
 8003d3c:	3a01      	subs	r2, #1
 8003d3e:	0652      	lsls	r2, r2, #25
 8003d40:	4311      	orrs	r1, r2
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003d46:	06d2      	lsls	r2, r2, #27
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	4943      	ldr	r1, [pc, #268]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d50:	4b41      	ldr	r3, [pc, #260]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a40      	ldr	r2, [pc, #256]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003d56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d5a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d5c:	4b3e      	ldr	r3, [pc, #248]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	4a3d      	ldr	r2, [pc, #244]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003d62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d66:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d68:	f7fd f9dc 	bl	8001124 <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d6e:	e008      	b.n	8003d82 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d70:	f7fd f9d8 	bl	8001124 <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e066      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d82:	4b35      	ldr	r3, [pc, #212]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0f0      	beq.n	8003d70 <HAL_RCC_OscConfig+0x530>
 8003d8e:	e05e      	b.n	8003e4e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d90:	4b31      	ldr	r3, [pc, #196]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a30      	ldr	r2, [pc, #192]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003d96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d9c:	f7fd f9c2 	bl	8001124 <HAL_GetTick>
 8003da0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003da2:	e008      	b.n	8003db6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003da4:	f7fd f9be 	bl	8001124 <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	2b02      	cmp	r3, #2
 8003db0:	d901      	bls.n	8003db6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003db2:	2303      	movs	r3, #3
 8003db4:	e04c      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003db6:	4b28      	ldr	r3, [pc, #160]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d1f0      	bne.n	8003da4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003dc2:	4b25      	ldr	r3, [pc, #148]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003dc4:	68da      	ldr	r2, [r3, #12]
 8003dc6:	4924      	ldr	r1, [pc, #144]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003dc8:	4b25      	ldr	r3, [pc, #148]	@ (8003e60 <HAL_RCC_OscConfig+0x620>)
 8003dca:	4013      	ands	r3, r2
 8003dcc:	60cb      	str	r3, [r1, #12]
 8003dce:	e03e      	b.n	8003e4e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	69db      	ldr	r3, [r3, #28]
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d101      	bne.n	8003ddc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e039      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8003e58 <HAL_RCC_OscConfig+0x618>)
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	f003 0203 	and.w	r2, r3, #3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a1b      	ldr	r3, [r3, #32]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d12c      	bne.n	8003e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d123      	bne.n	8003e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e0c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d11b      	bne.n	8003e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	d113      	bne.n	8003e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2c:	085b      	lsrs	r3, r3, #1
 8003e2e:	3b01      	subs	r3, #1
 8003e30:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d109      	bne.n	8003e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e40:	085b      	lsrs	r3, r3, #1
 8003e42:	3b01      	subs	r3, #1
 8003e44:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d001      	beq.n	8003e4e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e000      	b.n	8003e50 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3720      	adds	r7, #32
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40021000 	.word	0x40021000
 8003e5c:	019f800c 	.word	0x019f800c
 8003e60:	feeefffc 	.word	0xfeeefffc

08003e64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b086      	sub	sp, #24
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d101      	bne.n	8003e7c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e11e      	b.n	80040ba <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e7c:	4b91      	ldr	r3, [pc, #580]	@ (80040c4 <HAL_RCC_ClockConfig+0x260>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 030f 	and.w	r3, r3, #15
 8003e84:	683a      	ldr	r2, [r7, #0]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d910      	bls.n	8003eac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e8a:	4b8e      	ldr	r3, [pc, #568]	@ (80040c4 <HAL_RCC_ClockConfig+0x260>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f023 020f 	bic.w	r2, r3, #15
 8003e92:	498c      	ldr	r1, [pc, #560]	@ (80040c4 <HAL_RCC_ClockConfig+0x260>)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9a:	4b8a      	ldr	r3, [pc, #552]	@ (80040c4 <HAL_RCC_ClockConfig+0x260>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 030f 	and.w	r3, r3, #15
 8003ea2:	683a      	ldr	r2, [r7, #0]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d001      	beq.n	8003eac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e106      	b.n	80040ba <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0301 	and.w	r3, r3, #1
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d073      	beq.n	8003fa0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	2b03      	cmp	r3, #3
 8003ebe:	d129      	bne.n	8003f14 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ec0:	4b81      	ldr	r3, [pc, #516]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d101      	bne.n	8003ed0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e0f4      	b.n	80040ba <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003ed0:	f000 f99c 	bl	800420c <RCC_GetSysClockFreqFromPLLSource>
 8003ed4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	4a7c      	ldr	r2, [pc, #496]	@ (80040cc <HAL_RCC_ClockConfig+0x268>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d93f      	bls.n	8003f5e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ede:	4b7a      	ldr	r3, [pc, #488]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d009      	beq.n	8003efe <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d033      	beq.n	8003f5e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d12f      	bne.n	8003f5e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003efe:	4b72      	ldr	r3, [pc, #456]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f06:	4a70      	ldr	r2, [pc, #448]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003f08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f0c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f0e:	2380      	movs	r3, #128	@ 0x80
 8003f10:	617b      	str	r3, [r7, #20]
 8003f12:	e024      	b.n	8003f5e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d107      	bne.n	8003f2c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f1c:	4b6a      	ldr	r3, [pc, #424]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d109      	bne.n	8003f3c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e0c6      	b.n	80040ba <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f2c:	4b66      	ldr	r3, [pc, #408]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d101      	bne.n	8003f3c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e0be      	b.n	80040ba <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003f3c:	f000 f8ce 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8003f40:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	4a61      	ldr	r2, [pc, #388]	@ (80040cc <HAL_RCC_ClockConfig+0x268>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d909      	bls.n	8003f5e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f4a:	4b5f      	ldr	r3, [pc, #380]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003f4c:	689b      	ldr	r3, [r3, #8]
 8003f4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f52:	4a5d      	ldr	r2, [pc, #372]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003f54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f58:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003f5a:	2380      	movs	r3, #128	@ 0x80
 8003f5c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f5e:	4b5a      	ldr	r3, [pc, #360]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f023 0203 	bic.w	r2, r3, #3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	4957      	ldr	r1, [pc, #348]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f70:	f7fd f8d8 	bl	8001124 <HAL_GetTick>
 8003f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f76:	e00a      	b.n	8003f8e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f78:	f7fd f8d4 	bl	8001124 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e095      	b.n	80040ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f8e:	4b4e      	ldr	r3, [pc, #312]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	f003 020c 	and.w	r2, r3, #12
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d1eb      	bne.n	8003f78 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0302 	and.w	r3, r3, #2
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d023      	beq.n	8003ff4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0304 	and.w	r3, r3, #4
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d005      	beq.n	8003fc4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fb8:	4b43      	ldr	r3, [pc, #268]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	4a42      	ldr	r2, [pc, #264]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003fbe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003fc2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0308 	and.w	r3, r3, #8
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d007      	beq.n	8003fe0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003fd0:	4b3d      	ldr	r3, [pc, #244]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003fd8:	4a3b      	ldr	r2, [pc, #236]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003fda:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003fde:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fe0:	4b39      	ldr	r3, [pc, #228]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	4936      	ldr	r1, [pc, #216]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	608b      	str	r3, [r1, #8]
 8003ff2:	e008      	b.n	8004006 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	2b80      	cmp	r3, #128	@ 0x80
 8003ff8:	d105      	bne.n	8004006 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003ffa:	4b33      	ldr	r3, [pc, #204]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	4a32      	ldr	r2, [pc, #200]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8004000:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004004:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004006:	4b2f      	ldr	r3, [pc, #188]	@ (80040c4 <HAL_RCC_ClockConfig+0x260>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 030f 	and.w	r3, r3, #15
 800400e:	683a      	ldr	r2, [r7, #0]
 8004010:	429a      	cmp	r2, r3
 8004012:	d21d      	bcs.n	8004050 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004014:	4b2b      	ldr	r3, [pc, #172]	@ (80040c4 <HAL_RCC_ClockConfig+0x260>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f023 020f 	bic.w	r2, r3, #15
 800401c:	4929      	ldr	r1, [pc, #164]	@ (80040c4 <HAL_RCC_ClockConfig+0x260>)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	4313      	orrs	r3, r2
 8004022:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004024:	f7fd f87e 	bl	8001124 <HAL_GetTick>
 8004028:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800402a:	e00a      	b.n	8004042 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800402c:	f7fd f87a 	bl	8001124 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800403a:	4293      	cmp	r3, r2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e03b      	b.n	80040ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004042:	4b20      	ldr	r3, [pc, #128]	@ (80040c4 <HAL_RCC_ClockConfig+0x260>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 030f 	and.w	r3, r3, #15
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	429a      	cmp	r2, r3
 800404e:	d1ed      	bne.n	800402c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0304 	and.w	r3, r3, #4
 8004058:	2b00      	cmp	r3, #0
 800405a:	d008      	beq.n	800406e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800405c:	4b1a      	ldr	r3, [pc, #104]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	4917      	ldr	r1, [pc, #92]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 800406a:	4313      	orrs	r3, r2
 800406c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0308 	and.w	r3, r3, #8
 8004076:	2b00      	cmp	r3, #0
 8004078:	d009      	beq.n	800408e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800407a:	4b13      	ldr	r3, [pc, #76]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	00db      	lsls	r3, r3, #3
 8004088:	490f      	ldr	r1, [pc, #60]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 800408a:	4313      	orrs	r3, r2
 800408c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800408e:	f000 f825 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8004092:	4602      	mov	r2, r0
 8004094:	4b0c      	ldr	r3, [pc, #48]	@ (80040c8 <HAL_RCC_ClockConfig+0x264>)
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	091b      	lsrs	r3, r3, #4
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	490c      	ldr	r1, [pc, #48]	@ (80040d0 <HAL_RCC_ClockConfig+0x26c>)
 80040a0:	5ccb      	ldrb	r3, [r1, r3]
 80040a2:	f003 031f 	and.w	r3, r3, #31
 80040a6:	fa22 f303 	lsr.w	r3, r2, r3
 80040aa:	4a0a      	ldr	r2, [pc, #40]	@ (80040d4 <HAL_RCC_ClockConfig+0x270>)
 80040ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80040ae:	4b0a      	ldr	r3, [pc, #40]	@ (80040d8 <HAL_RCC_ClockConfig+0x274>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fc ffea 	bl	800108c <HAL_InitTick>
 80040b8:	4603      	mov	r3, r0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3718      	adds	r7, #24
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	40022000 	.word	0x40022000
 80040c8:	40021000 	.word	0x40021000
 80040cc:	04c4b400 	.word	0x04c4b400
 80040d0:	0800bda8 	.word	0x0800bda8
 80040d4:	20000000 	.word	0x20000000
 80040d8:	20000004 	.word	0x20000004

080040dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040dc:	b480      	push	{r7}
 80040de:	b087      	sub	sp, #28
 80040e0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80040e2:	4b2c      	ldr	r3, [pc, #176]	@ (8004194 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 030c 	and.w	r3, r3, #12
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	d102      	bne.n	80040f4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80040ee:	4b2a      	ldr	r3, [pc, #168]	@ (8004198 <HAL_RCC_GetSysClockFreq+0xbc>)
 80040f0:	613b      	str	r3, [r7, #16]
 80040f2:	e047      	b.n	8004184 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80040f4:	4b27      	ldr	r3, [pc, #156]	@ (8004194 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f003 030c 	and.w	r3, r3, #12
 80040fc:	2b08      	cmp	r3, #8
 80040fe:	d102      	bne.n	8004106 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004100:	4b25      	ldr	r3, [pc, #148]	@ (8004198 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004102:	613b      	str	r3, [r7, #16]
 8004104:	e03e      	b.n	8004184 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004106:	4b23      	ldr	r3, [pc, #140]	@ (8004194 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f003 030c 	and.w	r3, r3, #12
 800410e:	2b0c      	cmp	r3, #12
 8004110:	d136      	bne.n	8004180 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004112:	4b20      	ldr	r3, [pc, #128]	@ (8004194 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800411c:	4b1d      	ldr	r3, [pc, #116]	@ (8004194 <HAL_RCC_GetSysClockFreq+0xb8>)
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	091b      	lsrs	r3, r3, #4
 8004122:	f003 030f 	and.w	r3, r3, #15
 8004126:	3301      	adds	r3, #1
 8004128:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2b03      	cmp	r3, #3
 800412e:	d10c      	bne.n	800414a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004130:	4a19      	ldr	r2, [pc, #100]	@ (8004198 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	fbb2 f3f3 	udiv	r3, r2, r3
 8004138:	4a16      	ldr	r2, [pc, #88]	@ (8004194 <HAL_RCC_GetSysClockFreq+0xb8>)
 800413a:	68d2      	ldr	r2, [r2, #12]
 800413c:	0a12      	lsrs	r2, r2, #8
 800413e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004142:	fb02 f303 	mul.w	r3, r2, r3
 8004146:	617b      	str	r3, [r7, #20]
      break;
 8004148:	e00c      	b.n	8004164 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800414a:	4a13      	ldr	r2, [pc, #76]	@ (8004198 <HAL_RCC_GetSysClockFreq+0xbc>)
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004152:	4a10      	ldr	r2, [pc, #64]	@ (8004194 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004154:	68d2      	ldr	r2, [r2, #12]
 8004156:	0a12      	lsrs	r2, r2, #8
 8004158:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800415c:	fb02 f303 	mul.w	r3, r2, r3
 8004160:	617b      	str	r3, [r7, #20]
      break;
 8004162:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004164:	4b0b      	ldr	r3, [pc, #44]	@ (8004194 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	0e5b      	lsrs	r3, r3, #25
 800416a:	f003 0303 	and.w	r3, r3, #3
 800416e:	3301      	adds	r3, #1
 8004170:	005b      	lsls	r3, r3, #1
 8004172:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004174:	697a      	ldr	r2, [r7, #20]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	fbb2 f3f3 	udiv	r3, r2, r3
 800417c:	613b      	str	r3, [r7, #16]
 800417e:	e001      	b.n	8004184 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004180:	2300      	movs	r3, #0
 8004182:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004184:	693b      	ldr	r3, [r7, #16]
}
 8004186:	4618      	mov	r0, r3
 8004188:	371c      	adds	r7, #28
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	40021000 	.word	0x40021000
 8004198:	00f42400 	.word	0x00f42400

0800419c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800419c:	b480      	push	{r7}
 800419e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041a0:	4b03      	ldr	r3, [pc, #12]	@ (80041b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80041a2:	681b      	ldr	r3, [r3, #0]
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	20000000 	.word	0x20000000

080041b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80041b8:	f7ff fff0 	bl	800419c <HAL_RCC_GetHCLKFreq>
 80041bc:	4602      	mov	r2, r0
 80041be:	4b06      	ldr	r3, [pc, #24]	@ (80041d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	0a1b      	lsrs	r3, r3, #8
 80041c4:	f003 0307 	and.w	r3, r3, #7
 80041c8:	4904      	ldr	r1, [pc, #16]	@ (80041dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80041ca:	5ccb      	ldrb	r3, [r1, r3]
 80041cc:	f003 031f 	and.w	r3, r3, #31
 80041d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	40021000 	.word	0x40021000
 80041dc:	0800bdb8 	.word	0x0800bdb8

080041e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80041e4:	f7ff ffda 	bl	800419c <HAL_RCC_GetHCLKFreq>
 80041e8:	4602      	mov	r2, r0
 80041ea:	4b06      	ldr	r3, [pc, #24]	@ (8004204 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	0adb      	lsrs	r3, r3, #11
 80041f0:	f003 0307 	and.w	r3, r3, #7
 80041f4:	4904      	ldr	r1, [pc, #16]	@ (8004208 <HAL_RCC_GetPCLK2Freq+0x28>)
 80041f6:	5ccb      	ldrb	r3, [r1, r3]
 80041f8:	f003 031f 	and.w	r3, r3, #31
 80041fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004200:	4618      	mov	r0, r3
 8004202:	bd80      	pop	{r7, pc}
 8004204:	40021000 	.word	0x40021000
 8004208:	0800bdb8 	.word	0x0800bdb8

0800420c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800420c:	b480      	push	{r7}
 800420e:	b087      	sub	sp, #28
 8004210:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004212:	4b1e      	ldr	r3, [pc, #120]	@ (800428c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	f003 0303 	and.w	r3, r3, #3
 800421a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800421c:	4b1b      	ldr	r3, [pc, #108]	@ (800428c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	091b      	lsrs	r3, r3, #4
 8004222:	f003 030f 	and.w	r3, r3, #15
 8004226:	3301      	adds	r3, #1
 8004228:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	2b03      	cmp	r3, #3
 800422e:	d10c      	bne.n	800424a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004230:	4a17      	ldr	r2, [pc, #92]	@ (8004290 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	fbb2 f3f3 	udiv	r3, r2, r3
 8004238:	4a14      	ldr	r2, [pc, #80]	@ (800428c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800423a:	68d2      	ldr	r2, [r2, #12]
 800423c:	0a12      	lsrs	r2, r2, #8
 800423e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004242:	fb02 f303 	mul.w	r3, r2, r3
 8004246:	617b      	str	r3, [r7, #20]
    break;
 8004248:	e00c      	b.n	8004264 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800424a:	4a11      	ldr	r2, [pc, #68]	@ (8004290 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004252:	4a0e      	ldr	r2, [pc, #56]	@ (800428c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004254:	68d2      	ldr	r2, [r2, #12]
 8004256:	0a12      	lsrs	r2, r2, #8
 8004258:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800425c:	fb02 f303 	mul.w	r3, r2, r3
 8004260:	617b      	str	r3, [r7, #20]
    break;
 8004262:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004264:	4b09      	ldr	r3, [pc, #36]	@ (800428c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	0e5b      	lsrs	r3, r3, #25
 800426a:	f003 0303 	and.w	r3, r3, #3
 800426e:	3301      	adds	r3, #1
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004274:	697a      	ldr	r2, [r7, #20]
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	fbb2 f3f3 	udiv	r3, r2, r3
 800427c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800427e:	687b      	ldr	r3, [r7, #4]
}
 8004280:	4618      	mov	r0, r3
 8004282:	371c      	adds	r7, #28
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr
 800428c:	40021000 	.word	0x40021000
 8004290:	00f42400 	.word	0x00f42400

08004294 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800429c:	2300      	movs	r3, #0
 800429e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042a0:	2300      	movs	r3, #0
 80042a2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 8098 	beq.w	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042b2:	2300      	movs	r3, #0
 80042b4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042b6:	4b43      	ldr	r3, [pc, #268]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d10d      	bne.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042c2:	4b40      	ldr	r3, [pc, #256]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042c6:	4a3f      	ldr	r2, [pc, #252]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80042ce:	4b3d      	ldr	r3, [pc, #244]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042d6:	60bb      	str	r3, [r7, #8]
 80042d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042da:	2301      	movs	r3, #1
 80042dc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042de:	4b3a      	ldr	r3, [pc, #232]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a39      	ldr	r2, [pc, #228]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042e8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042ea:	f7fc ff1b 	bl	8001124 <HAL_GetTick>
 80042ee:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042f0:	e009      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042f2:	f7fc ff17 	bl	8001124 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d902      	bls.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	74fb      	strb	r3, [r7, #19]
        break;
 8004304:	e005      	b.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004306:	4b30      	ldr	r3, [pc, #192]	@ (80043c8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800430e:	2b00      	cmp	r3, #0
 8004310:	d0ef      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004312:	7cfb      	ldrb	r3, [r7, #19]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d159      	bne.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004318:	4b2a      	ldr	r3, [pc, #168]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800431a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800431e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004322:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d01e      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	429a      	cmp	r2, r3
 8004332:	d019      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004334:	4b23      	ldr	r3, [pc, #140]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004336:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800433a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800433e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004340:	4b20      	ldr	r3, [pc, #128]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004346:	4a1f      	ldr	r2, [pc, #124]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004348:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800434c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004350:	4b1c      	ldr	r3, [pc, #112]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004356:	4a1b      	ldr	r2, [pc, #108]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004358:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800435c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004360:	4a18      	ldr	r2, [pc, #96]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b00      	cmp	r3, #0
 8004370:	d016      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004372:	f7fc fed7 	bl	8001124 <HAL_GetTick>
 8004376:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004378:	e00b      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800437a:	f7fc fed3 	bl	8001124 <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004388:	4293      	cmp	r3, r2
 800438a:	d902      	bls.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	74fb      	strb	r3, [r7, #19]
            break;
 8004390:	e006      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004392:	4b0c      	ldr	r3, [pc, #48]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004398:	f003 0302 	and.w	r3, r3, #2
 800439c:	2b00      	cmp	r3, #0
 800439e:	d0ec      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80043a0:	7cfb      	ldrb	r3, [r7, #19]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10b      	bne.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043a6:	4b07      	ldr	r3, [pc, #28]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043b4:	4903      	ldr	r1, [pc, #12]	@ (80043c4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80043bc:	e008      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043be:	7cfb      	ldrb	r3, [r7, #19]
 80043c0:	74bb      	strb	r3, [r7, #18]
 80043c2:	e005      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80043c4:	40021000 	.word	0x40021000
 80043c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043cc:	7cfb      	ldrb	r3, [r7, #19]
 80043ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043d0:	7c7b      	ldrb	r3, [r7, #17]
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d105      	bne.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043d6:	4ba7      	ldr	r3, [pc, #668]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043da:	4aa6      	ldr	r2, [pc, #664]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0301 	and.w	r3, r3, #1
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00a      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043ee:	4ba1      	ldr	r3, [pc, #644]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f4:	f023 0203 	bic.w	r2, r3, #3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	499d      	ldr	r1, [pc, #628]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d00a      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004410:	4b98      	ldr	r3, [pc, #608]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004416:	f023 020c 	bic.w	r2, r3, #12
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	4995      	ldr	r1, [pc, #596]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004420:	4313      	orrs	r3, r2
 8004422:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0304 	and.w	r3, r3, #4
 800442e:	2b00      	cmp	r3, #0
 8004430:	d00a      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004432:	4b90      	ldr	r3, [pc, #576]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004434:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004438:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	498c      	ldr	r1, [pc, #560]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004442:	4313      	orrs	r3, r2
 8004444:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0308 	and.w	r3, r3, #8
 8004450:	2b00      	cmp	r3, #0
 8004452:	d00a      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004454:	4b87      	ldr	r3, [pc, #540]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004456:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800445a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	4984      	ldr	r1, [pc, #528]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004464:	4313      	orrs	r3, r2
 8004466:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0310 	and.w	r3, r3, #16
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00a      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004476:	4b7f      	ldr	r3, [pc, #508]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004478:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800447c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	695b      	ldr	r3, [r3, #20]
 8004484:	497b      	ldr	r1, [pc, #492]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004486:	4313      	orrs	r3, r2
 8004488:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0320 	and.w	r3, r3, #32
 8004494:	2b00      	cmp	r3, #0
 8004496:	d00a      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004498:	4b76      	ldr	r3, [pc, #472]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800449a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800449e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	4973      	ldr	r1, [pc, #460]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00a      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80044ba:	4b6e      	ldr	r3, [pc, #440]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	69db      	ldr	r3, [r3, #28]
 80044c8:	496a      	ldr	r1, [pc, #424]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d00a      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80044dc:	4b65      	ldr	r3, [pc, #404]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044e2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	4962      	ldr	r1, [pc, #392]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00a      	beq.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80044fe:	4b5d      	ldr	r3, [pc, #372]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004500:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004504:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450c:	4959      	ldr	r1, [pc, #356]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800450e:	4313      	orrs	r3, r2
 8004510:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d00a      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004520:	4b54      	ldr	r3, [pc, #336]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004522:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004526:	f023 0203 	bic.w	r2, r3, #3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800452e:	4951      	ldr	r1, [pc, #324]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004530:	4313      	orrs	r3, r2
 8004532:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00a      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004542:	4b4c      	ldr	r3, [pc, #304]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004544:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004548:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004550:	4948      	ldr	r1, [pc, #288]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004552:	4313      	orrs	r3, r2
 8004554:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004560:	2b00      	cmp	r3, #0
 8004562:	d015      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004564:	4b43      	ldr	r3, [pc, #268]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800456a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004572:	4940      	ldr	r1, [pc, #256]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004574:	4313      	orrs	r3, r2
 8004576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800457e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004582:	d105      	bne.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004584:	4b3b      	ldr	r3, [pc, #236]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	4a3a      	ldr	r2, [pc, #232]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800458a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800458e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004598:	2b00      	cmp	r3, #0
 800459a:	d015      	beq.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800459c:	4b35      	ldr	r3, [pc, #212]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800459e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045aa:	4932      	ldr	r1, [pc, #200]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ac:	4313      	orrs	r3, r2
 80045ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045ba:	d105      	bne.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045bc:	4b2d      	ldr	r3, [pc, #180]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	4a2c      	ldr	r2, [pc, #176]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045c6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d015      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80045d4:	4b27      	ldr	r3, [pc, #156]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045da:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e2:	4924      	ldr	r1, [pc, #144]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045f2:	d105      	bne.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045f4:	4b1f      	ldr	r3, [pc, #124]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045f6:	68db      	ldr	r3, [r3, #12]
 80045f8:	4a1e      	ldr	r2, [pc, #120]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045fe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004608:	2b00      	cmp	r3, #0
 800460a:	d015      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800460c:	4b19      	ldr	r3, [pc, #100]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800460e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004612:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800461a:	4916      	ldr	r1, [pc, #88]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800461c:	4313      	orrs	r3, r2
 800461e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004626:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800462a:	d105      	bne.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800462c:	4b11      	ldr	r3, [pc, #68]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	4a10      	ldr	r2, [pc, #64]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004632:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004636:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004640:	2b00      	cmp	r3, #0
 8004642:	d019      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004644:	4b0b      	ldr	r3, [pc, #44]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800464a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004652:	4908      	ldr	r1, [pc, #32]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004654:	4313      	orrs	r3, r2
 8004656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004662:	d109      	bne.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004664:	4b03      	ldr	r3, [pc, #12]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	4a02      	ldr	r2, [pc, #8]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800466a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800466e:	60d3      	str	r3, [r2, #12]
 8004670:	e002      	b.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004672:	bf00      	nop
 8004674:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d015      	beq.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004684:	4b29      	ldr	r3, [pc, #164]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800468a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004692:	4926      	ldr	r1, [pc, #152]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004694:	4313      	orrs	r3, r2
 8004696:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800469e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046a2:	d105      	bne.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80046a4:	4b21      	ldr	r3, [pc, #132]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	4a20      	ldr	r2, [pc, #128]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046ae:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d015      	beq.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80046bc:	4b1b      	ldr	r3, [pc, #108]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046c2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046ca:	4918      	ldr	r1, [pc, #96]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046da:	d105      	bne.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80046dc:	4b13      	ldr	r3, [pc, #76]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	4a12      	ldr	r2, [pc, #72]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046e6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d015      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80046f4:	4b0d      	ldr	r3, [pc, #52]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004702:	490a      	ldr	r1, [pc, #40]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004704:	4313      	orrs	r3, r2
 8004706:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800470e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004712:	d105      	bne.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004714:	4b05      	ldr	r3, [pc, #20]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	4a04      	ldr	r2, [pc, #16]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800471a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800471e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004720:	7cbb      	ldrb	r3, [r7, #18]
}
 8004722:	4618      	mov	r0, r3
 8004724:	3718      	adds	r7, #24
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	40021000 	.word	0x40021000

08004730 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_QSPI  QSPI peripheral clock (only for devices with QSPI)
  *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b088      	sub	sp, #32
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8004738:	2300      	movs	r3, #0
 800473a:	61fb      	str	r3, [r7, #28]
  uint32_t pllvco, plln, pllp;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004742:	d136      	bne.n	80047b2 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004744:	4bb1      	ldr	r3, [pc, #708]	@ (8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8004746:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800474a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800474e:	613b      	str	r3, [r7, #16]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004750:	4bae      	ldr	r3, [pc, #696]	@ (8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8004752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b02      	cmp	r3, #2
 800475c:	d108      	bne.n	8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004764:	d104      	bne.n	8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8004766:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800476a:	61fb      	str	r3, [r7, #28]
 800476c:	f000 bd0e 	b.w	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8004770:	4ba6      	ldr	r3, [pc, #664]	@ (8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8004772:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b02      	cmp	r3, #2
 800477c:	d108      	bne.n	8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004784:	d104      	bne.n	8004790 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
    {
      frequency = LSI_VALUE;
 8004786:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800478a:	61fb      	str	r3, [r7, #28]
 800478c:	f000 bcfe 	b.w	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8004790:	4b9e      	ldr	r3, [pc, #632]	@ (8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004798:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800479c:	f040 84f6 	bne.w	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047a6:	f040 84f1 	bne.w	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
    {
      frequency = HSE_VALUE / 32U;
 80047aa:	4b99      	ldr	r3, [pc, #612]	@ (8004a10 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80047ac:	61fb      	str	r3, [r7, #28]
 80047ae:	f000 bced 	b.w	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 80047b2:	4b96      	ldr	r3, [pc, #600]	@ (8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	f003 0303 	and.w	r3, r3, #3
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d10c      	bne.n	80047d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80047be:	4b93      	ldr	r3, [pc, #588]	@ (8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ca:	d102      	bne.n	80047d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
      {
        pllvco = HSI_VALUE;
 80047cc:	4b91      	ldr	r3, [pc, #580]	@ (8004a14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 80047ce:	61bb      	str	r3, [r7, #24]
 80047d0:	e017      	b.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
      else
      {
        pllvco = 0U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	61bb      	str	r3, [r7, #24]
 80047d6:	e014      	b.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 80047d8:	4b8c      	ldr	r3, [pc, #560]	@ (8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	f003 0303 	and.w	r3, r3, #3
 80047e0:	2b03      	cmp	r3, #3
 80047e2:	d10c      	bne.n	80047fe <HAL_RCCEx_GetPeriphCLKFreq+0xce>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80047e4:	4b89      	ldr	r3, [pc, #548]	@ (8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047f0:	d102      	bne.n	80047f8 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
      {
        pllvco = HSE_VALUE;
 80047f2:	4b88      	ldr	r3, [pc, #544]	@ (8004a14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 80047f4:	61bb      	str	r3, [r7, #24]
 80047f6:	e004      	b.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
      else
      {
        pllvco = 0U;
 80047f8:	2300      	movs	r3, #0
 80047fa:	61bb      	str	r3, [r7, #24]
 80047fc:	e001      	b.n	8004802 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
    }
    else /* No source */
    {
      pllvco = 0U;
 80047fe:	2300      	movs	r3, #0
 8004800:	61bb      	str	r3, [r7, #24]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004802:	4b82      	ldr	r3, [pc, #520]	@ (8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	091b      	lsrs	r3, r3, #4
 8004808:	f003 030f 	and.w	r3, r3, #15
 800480c:	3301      	adds	r3, #1
 800480e:	69ba      	ldr	r2, [r7, #24]
 8004810:	fbb2 f3f3 	udiv	r3, r2, r3
 8004814:	61bb      	str	r3, [r7, #24]

    switch(PeriphClk)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800481c:	f000 8462 	beq.w	80050e4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004826:	f200 848a 	bhi.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004830:	f000 8261 	beq.w	8004cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800483a:	f200 8480 	bhi.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004844:	f000 8413 	beq.w	800506e <HAL_RCCEx_GetPeriphCLKFreq+0x93e>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800484e:	f200 8476 	bhi.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004858:	f000 83cc 	beq.w	8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004862:	f200 846c 	bhi.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800486c:	f000 8394 	beq.w	8004f98 <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004876:	f200 8462 	bhi.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004880:	f000 835c 	beq.w	8004f3c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800488a:	f200 8458 	bhi.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004894:	f000 8316 	beq.w	8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800489e:	f200 844e 	bhi.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048a8:	f000 82c8 	beq.w	8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048b2:	f200 8444 	bhi.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048bc:	f000 827a 	beq.w	8004db4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048c6:	f200 843a 	bhi.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048d0:	f000 8234 	beq.w	8004d3c <HAL_RCCEx_GetPeriphCLKFreq+0x60c>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048da:	f200 8430 	bhi.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048e4:	f000 81e2 	beq.w	8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x57c>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048ee:	f200 8426 	bhi.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2b80      	cmp	r3, #128	@ 0x80
 80048f6:	f000 81af 	beq.w	8004c58 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2b80      	cmp	r3, #128	@ 0x80
 80048fe:	f200 841e 	bhi.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2b20      	cmp	r3, #32
 8004906:	d84b      	bhi.n	80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2b00      	cmp	r3, #0
 800490c:	f000 8417 	beq.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	3b01      	subs	r3, #1
 8004914:	2b1f      	cmp	r3, #31
 8004916:	f200 8412 	bhi.w	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
 800491a:	a201      	add	r2, pc, #4	@ (adr r2, 8004920 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>)
 800491c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004920:	080049ab 	.word	0x080049ab
 8004924:	08004a19 	.word	0x08004a19
 8004928:	0800513f 	.word	0x0800513f
 800492c:	08004a7b 	.word	0x08004a7b
 8004930:	0800513f 	.word	0x0800513f
 8004934:	0800513f 	.word	0x0800513f
 8004938:	0800513f 	.word	0x0800513f
 800493c:	08004add 	.word	0x08004add
 8004940:	0800513f 	.word	0x0800513f
 8004944:	0800513f 	.word	0x0800513f
 8004948:	0800513f 	.word	0x0800513f
 800494c:	0800513f 	.word	0x0800513f
 8004950:	0800513f 	.word	0x0800513f
 8004954:	0800513f 	.word	0x0800513f
 8004958:	0800513f 	.word	0x0800513f
 800495c:	08004b3f 	.word	0x08004b3f
 8004960:	0800513f 	.word	0x0800513f
 8004964:	0800513f 	.word	0x0800513f
 8004968:	0800513f 	.word	0x0800513f
 800496c:	0800513f 	.word	0x0800513f
 8004970:	0800513f 	.word	0x0800513f
 8004974:	0800513f 	.word	0x0800513f
 8004978:	0800513f 	.word	0x0800513f
 800497c:	0800513f 	.word	0x0800513f
 8004980:	0800513f 	.word	0x0800513f
 8004984:	0800513f 	.word	0x0800513f
 8004988:	0800513f 	.word	0x0800513f
 800498c:	0800513f 	.word	0x0800513f
 8004990:	0800513f 	.word	0x0800513f
 8004994:	0800513f 	.word	0x0800513f
 8004998:	0800513f 	.word	0x0800513f
 800499c:	08004ba7 	.word	0x08004ba7
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b40      	cmp	r3, #64	@ 0x40
 80049a4:	f000 8133 	beq.w	8004c0e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
      break;

#endif /* QUADSPI */

    default:
      break;
 80049a8:	e3c9      	b.n	800513e <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80049aa:	4b18      	ldr	r3, [pc, #96]	@ (8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80049ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b0:	f003 0303 	and.w	r3, r3, #3
 80049b4:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d103      	bne.n	80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>
        frequency = HAL_RCC_GetPCLK2Freq();
 80049bc:	f7ff fc10 	bl	80041e0 <HAL_RCC_GetPCLK2Freq>
 80049c0:	61f8      	str	r0, [r7, #28]
      break;
 80049c2:	e3be      	b.n	8005142 <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d103      	bne.n	80049d2 <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
        frequency = HAL_RCC_GetSysClockFreq();
 80049ca:	f7ff fb87 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 80049ce:	61f8      	str	r0, [r7, #28]
      break;
 80049d0:	e3b7      	b.n	8005142 <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI) )
 80049d2:	4b0e      	ldr	r3, [pc, #56]	@ (8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049de:	d105      	bne.n	80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	d102      	bne.n	80049ec <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
        frequency = HSI_VALUE;
 80049e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004a14 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 80049e8:	61fb      	str	r3, [r7, #28]
      break;
 80049ea:	e3aa      	b.n	8005142 <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 80049ec:	4b07      	ldr	r3, [pc, #28]	@ (8004a0c <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 80049ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049f2:	f003 0302 	and.w	r3, r3, #2
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	f040 83a3 	bne.w	8005142 <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	2b03      	cmp	r3, #3
 8004a00:	f040 839f 	bne.w	8005142 <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
        frequency = LSE_VALUE;
 8004a04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a08:	61fb      	str	r3, [r7, #28]
      break;
 8004a0a:	e39a      	b.n	8005142 <HAL_RCCEx_GetPeriphCLKFreq+0xa12>
 8004a0c:	40021000 	.word	0x40021000
 8004a10:	0007a120 	.word	0x0007a120
 8004a14:	00f42400 	.word	0x00f42400
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004a18:	4ba2      	ldr	r3, [pc, #648]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a1e:	f003 030c 	and.w	r3, r3, #12
 8004a22:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d103      	bne.n	8004a32 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004a2a:	f7ff fbc3 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8004a2e:	61f8      	str	r0, [r7, #28]
      break;
 8004a30:	e389      	b.n	8005146 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	2b04      	cmp	r3, #4
 8004a36:	d103      	bne.n	8004a40 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
        frequency = HAL_RCC_GetSysClockFreq();
 8004a38:	f7ff fb50 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8004a3c:	61f8      	str	r0, [r7, #28]
      break;
 8004a3e:	e382      	b.n	8005146 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8004a40:	4b98      	ldr	r3, [pc, #608]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a4c:	d105      	bne.n	8004a5a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	2b08      	cmp	r3, #8
 8004a52:	d102      	bne.n	8004a5a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
        frequency = HSI_VALUE;
 8004a54:	4b94      	ldr	r3, [pc, #592]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8004a56:	61fb      	str	r3, [r7, #28]
      break;
 8004a58:	e375      	b.n	8005146 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))  && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8004a5a:	4b92      	ldr	r3, [pc, #584]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a60:	f003 0302 	and.w	r3, r3, #2
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	f040 836e 	bne.w	8005146 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	2b0c      	cmp	r3, #12
 8004a6e:	f040 836a 	bne.w	8005146 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        frequency = LSE_VALUE;
 8004a72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a76:	61fb      	str	r3, [r7, #28]
      break;
 8004a78:	e365      	b.n	8005146 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004a7a:	4b8a      	ldr	r3, [pc, #552]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a80:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004a84:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d103      	bne.n	8004a94 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004a8c:	f7ff fb92 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8004a90:	61f8      	str	r0, [r7, #28]
      break;
 8004a92:	e35a      	b.n	800514a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	2b10      	cmp	r3, #16
 8004a98:	d103      	bne.n	8004aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
        frequency = HAL_RCC_GetSysClockFreq();
 8004a9a:	f7ff fb1f 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8004a9e:	61f8      	str	r0, [r7, #28]
      break;
 8004aa0:	e353      	b.n	800514a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8004aa2:	4b80      	ldr	r3, [pc, #512]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aae:	d105      	bne.n	8004abc <HAL_RCCEx_GetPeriphCLKFreq+0x38c>
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	2b20      	cmp	r3, #32
 8004ab4:	d102      	bne.n	8004abc <HAL_RCCEx_GetPeriphCLKFreq+0x38c>
        frequency = HSI_VALUE;
 8004ab6:	4b7c      	ldr	r3, [pc, #496]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8004ab8:	61fb      	str	r3, [r7, #28]
      break;
 8004aba:	e346      	b.n	800514a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8004abc:	4b79      	ldr	r3, [pc, #484]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ac2:	f003 0302 	and.w	r3, r3, #2
 8004ac6:	2b02      	cmp	r3, #2
 8004ac8:	f040 833f 	bne.w	800514a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	2b30      	cmp	r3, #48	@ 0x30
 8004ad0:	f040 833b 	bne.w	800514a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
        frequency = LSE_VALUE;
 8004ad4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ad8:	61fb      	str	r3, [r7, #28]
      break;
 8004ada:	e336      	b.n	800514a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004adc:	4b71      	ldr	r3, [pc, #452]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004ae6:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d103      	bne.n	8004af6 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004aee:	f7ff fb61 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8004af2:	61f8      	str	r0, [r7, #28]
      break;
 8004af4:	e32b      	b.n	800514e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	2b40      	cmp	r3, #64	@ 0x40
 8004afa:	d103      	bne.n	8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        frequency = HAL_RCC_GetSysClockFreq();
 8004afc:	f7ff faee 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8004b00:	61f8      	str	r0, [r7, #28]
      break;
 8004b02:	e324      	b.n	800514e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8004b04:	4b67      	ldr	r3, [pc, #412]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b10:	d105      	bne.n	8004b1e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	2b80      	cmp	r3, #128	@ 0x80
 8004b16:	d102      	bne.n	8004b1e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
        frequency = HSI_VALUE;
 8004b18:	4b63      	ldr	r3, [pc, #396]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8004b1a:	61fb      	str	r3, [r7, #28]
      break;
 8004b1c:	e317      	b.n	800514e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8004b1e:	4b61      	ldr	r3, [pc, #388]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	f040 8310 	bne.w	800514e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b32:	f040 830c 	bne.w	800514e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
        frequency = LSE_VALUE;
 8004b36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b3a:	61fb      	str	r3, [r7, #28]
      break;
 8004b3c:	e307      	b.n	800514e <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004b3e:	4b59      	ldr	r3, [pc, #356]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b48:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d103      	bne.n	8004b58 <HAL_RCCEx_GetPeriphCLKFreq+0x428>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004b50:	f7ff fb30 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8004b54:	61f8      	str	r0, [r7, #28]
      break;
 8004b56:	e2fc      	b.n	8005152 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b5e:	d103      	bne.n	8004b68 <HAL_RCCEx_GetPeriphCLKFreq+0x438>
        frequency = HAL_RCC_GetSysClockFreq();
 8004b60:	f7ff fabc 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8004b64:	61f8      	str	r0, [r7, #28]
      break;
 8004b66:	e2f4      	b.n	8005152 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8004b68:	4b4e      	ldr	r3, [pc, #312]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b74:	d106      	bne.n	8004b84 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b7c:	d102      	bne.n	8004b84 <HAL_RCCEx_GetPeriphCLKFreq+0x454>
        frequency = HSI_VALUE;
 8004b7e:	4b4a      	ldr	r3, [pc, #296]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8004b80:	61fb      	str	r3, [r7, #28]
      break;
 8004b82:	e2e6      	b.n	8005152 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8004b84:	4b47      	ldr	r3, [pc, #284]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b8a:	f003 0302 	and.w	r3, r3, #2
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	f040 82df 	bne.w	8005152 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b9a:	f040 82da 	bne.w	8005152 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
        frequency = LSE_VALUE;
 8004b9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ba2:	61fb      	str	r3, [r7, #28]
      break;
 8004ba4:	e2d5      	b.n	8005152 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004ba6:	4b3f      	ldr	r3, [pc, #252]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004bb0:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d103      	bne.n	8004bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004bb8:	f7ff fafc 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8004bbc:	61f8      	str	r0, [r7, #28]
      break;
 8004bbe:	e2ca      	b.n	8005156 <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bc6:	d103      	bne.n	8004bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a0>
        frequency = HAL_RCC_GetSysClockFreq();
 8004bc8:	f7ff fa88 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8004bcc:	61f8      	str	r0, [r7, #28]
      break;
 8004bce:	e2c2      	b.n	8005156 <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004bd0:	4b34      	ldr	r3, [pc, #208]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bdc:	d106      	bne.n	8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004be4:	d102      	bne.n	8004bec <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
        frequency = HSI_VALUE;
 8004be6:	4b30      	ldr	r3, [pc, #192]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8004be8:	61fb      	str	r3, [r7, #28]
      break;
 8004bea:	e2b4      	b.n	8005156 <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8004bec:	4b2d      	ldr	r3, [pc, #180]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	f040 82ad 	bne.w	8005156 <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c02:	f040 82a8 	bne.w	8005156 <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
        frequency = LSE_VALUE;
 8004c06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c0a:	61fb      	str	r3, [r7, #28]
      break;
 8004c0c:	e2a3      	b.n	8005156 <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004c0e:	4b25      	ldr	r3, [pc, #148]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c14:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004c18:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d103      	bne.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004c20:	f7ff fac8 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8004c24:	61f8      	str	r0, [r7, #28]
      break;
 8004c26:	e298      	b.n	800515a <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c2e:	d103      	bne.n	8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x508>
        frequency = HAL_RCC_GetSysClockFreq();
 8004c30:	f7ff fa54 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8004c34:	61f8      	str	r0, [r7, #28]
      break;
 8004c36:	e290      	b.n	800515a <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004c38:	4b1a      	ldr	r3, [pc, #104]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c44:	f040 8289 	bne.w	800515a <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c4e:	f040 8284 	bne.w	800515a <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
        frequency = HSI_VALUE;
 8004c52:	4b15      	ldr	r3, [pc, #84]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8004c54:	61fb      	str	r3, [r7, #28]
      break;
 8004c56:	e280      	b.n	800515a <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004c58:	4b12      	ldr	r3, [pc, #72]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c5e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004c62:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d103      	bne.n	8004c72 <HAL_RCCEx_GetPeriphCLKFreq+0x542>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004c6a:	f7ff faa3 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8004c6e:	61f8      	str	r0, [r7, #28]
      break;
 8004c70:	e275      	b.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c78:	d103      	bne.n	8004c82 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
        frequency = HAL_RCC_GetSysClockFreq();
 8004c7a:	f7ff fa2f 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8004c7e:	61f8      	str	r0, [r7, #28]
      break;
 8004c80:	e26d      	b.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8004c82:	4b08      	ldr	r3, [pc, #32]	@ (8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c8e:	f040 8266 	bne.w	800515e <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c98:	f040 8261 	bne.w	800515e <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
        frequency = HSI_VALUE;
 8004c9c:	4b02      	ldr	r3, [pc, #8]	@ (8004ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8004c9e:	61fb      	str	r3, [r7, #28]
      break;
 8004ca0:	e25d      	b.n	800515e <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
 8004ca2:	bf00      	nop
 8004ca4:	40021000 	.word	0x40021000
 8004ca8:	00f42400 	.word	0x00f42400
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004cac:	4ba0      	ldr	r3, [pc, #640]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cb2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004cb6:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d103      	bne.n	8004cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004cbe:	f7ff fa79 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8004cc2:	61f8      	str	r0, [r7, #28]
      break;
 8004cc4:	e24d      	b.n	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ccc:	d103      	bne.n	8004cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
        frequency = HAL_RCC_GetSysClockFreq();
 8004cce:	f7ff fa05 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8004cd2:	61f8      	str	r0, [r7, #28]
      break;
 8004cd4:	e245      	b.n	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8004cd6:	4b96      	ldr	r3, [pc, #600]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ce2:	f040 823e 	bne.w	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cec:	f040 8239 	bne.w	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
        frequency = HSI_VALUE;
 8004cf0:	4b90      	ldr	r3, [pc, #576]	@ (8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004cf2:	61fb      	str	r3, [r7, #28]
      break;
 8004cf4:	e235      	b.n	8005162 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
      srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8004cf6:	4b8e      	ldr	r3, [pc, #568]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004cf8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004cfc:	f003 0303 	and.w	r3, r3, #3
 8004d00:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d103      	bne.n	8004d10 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004d08:	f7ff fa54 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8004d0c:	61f8      	str	r0, [r7, #28]
      break;
 8004d0e:	e22a      	b.n	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
      else if(srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d103      	bne.n	8004d1e <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
        frequency = HAL_RCC_GetSysClockFreq();
 8004d16:	f7ff f9e1 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8004d1a:	61f8      	str	r0, [r7, #28]
      break;
 8004d1c:	e223      	b.n	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8004d1e:	4b84      	ldr	r3, [pc, #528]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d2a:	f040 821c 	bne.w	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	f040 8218 	bne.w	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
        frequency = HSI_VALUE;
 8004d36:	4b7f      	ldr	r3, [pc, #508]	@ (8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004d38:	61fb      	str	r3, [r7, #28]
      break;
 8004d3a:	e214      	b.n	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004d3c:	4b7c      	ldr	r3, [pc, #496]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d42:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004d46:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d103      	bne.n	8004d56 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004d4e:	f7ff fa31 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8004d52:	61f8      	str	r0, [r7, #28]
      break;
 8004d54:	e209      	b.n	800516a <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      else if((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8004d56:	4b76      	ldr	r3, [pc, #472]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004d58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d5c:	f003 0302 	and.w	r3, r3, #2
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d107      	bne.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d6a:	d103      	bne.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        frequency = LSI_VALUE;
 8004d6c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004d70:	61fb      	str	r3, [r7, #28]
 8004d72:	e01e      	b.n	8004db2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8004d74:	4b6e      	ldr	r3, [pc, #440]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d80:	d106      	bne.n	8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004d88:	d102      	bne.n	8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        frequency = HSI_VALUE;
 8004d8a:	4b6a      	ldr	r3, [pc, #424]	@ (8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004d8c:	61fb      	str	r3, [r7, #28]
 8004d8e:	e010      	b.n	8004db2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
      else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8004d90:	4b67      	ldr	r3, [pc, #412]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d96:	f003 0302 	and.w	r3, r3, #2
 8004d9a:	2b02      	cmp	r3, #2
 8004d9c:	f040 81e5 	bne.w	800516a <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004da6:	f040 81e0 	bne.w	800516a <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        frequency = LSE_VALUE;
 8004daa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dae:	61fb      	str	r3, [r7, #28]
      break;
 8004db0:	e1db      	b.n	800516a <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 8004db2:	e1da      	b.n	800516a <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8004db4:	4b5e      	ldr	r3, [pc, #376]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dba:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004dbe:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_SAI1CLKSOURCE_SYSCLK)
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d103      	bne.n	8004dce <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
        frequency = HAL_RCC_GetSysClockFreq();
 8004dc6:	f7ff f989 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8004dca:	61f8      	str	r0, [r7, #28]
      break;
 8004dcc:	e1cf      	b.n	800516e <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
      else if(srcclk == RCC_SAI1CLKSOURCE_PLL)
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004dd4:	d11b      	bne.n	8004e0e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
 8004dd6:	4b56      	ldr	r3, [pc, #344]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	f000 81c5 	beq.w	800516e <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004de4:	4b52      	ldr	r3, [pc, #328]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	0a1b      	lsrs	r3, r3, #8
 8004dea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dee:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	fb03 f202 	mul.w	r2, r3, r2
 8004df8:	4b4d      	ldr	r3, [pc, #308]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	0d5b      	lsrs	r3, r3, #21
 8004dfe:	f003 0303 	and.w	r3, r3, #3
 8004e02:	3301      	adds	r3, #1
 8004e04:	005b      	lsls	r3, r3, #1
 8004e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e0a:	61fb      	str	r3, [r7, #28]
      break;
 8004e0c:	e1af      	b.n	800516e <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
      else if(srcclk == RCC_SAI1CLKSOURCE_EXT)
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e14:	d102      	bne.n	8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
        frequency = EXTERNAL_CLOCK_VALUE;
 8004e16:	4b48      	ldr	r3, [pc, #288]	@ (8004f38 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004e18:	61fb      	str	r3, [r7, #28]
      break;
 8004e1a:	e1a8      	b.n	800516e <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SAI1CLKSOURCE_HSI))
 8004e1c:	4b44      	ldr	r3, [pc, #272]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e28:	f040 81a1 	bne.w	800516e <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e32:	f040 819c 	bne.w	800516e <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
        frequency = HSI_VALUE;
 8004e36:	4b3f      	ldr	r3, [pc, #252]	@ (8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004e38:	61fb      	str	r3, [r7, #28]
      break;
 8004e3a:	e198      	b.n	800516e <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004e3c:	4b3c      	ldr	r3, [pc, #240]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e42:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004e46:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2SCLKSOURCE_SYSCLK)
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d103      	bne.n	8004e56 <HAL_RCCEx_GetPeriphCLKFreq+0x726>
        frequency = HAL_RCC_GetSysClockFreq();
 8004e4e:	f7ff f945 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8004e52:	61f8      	str	r0, [r7, #28]
      break;
 8004e54:	e18d      	b.n	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
      else if(srcclk == RCC_I2SCLKSOURCE_PLL)
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e5c:	d11b      	bne.n	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
 8004e5e:	4b34      	ldr	r3, [pc, #208]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	f000 8183 	beq.w	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004e6c:	4b30      	ldr	r3, [pc, #192]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	0a1b      	lsrs	r3, r3, #8
 8004e72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e76:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8004e78:	69bb      	ldr	r3, [r7, #24]
 8004e7a:	68fa      	ldr	r2, [r7, #12]
 8004e7c:	fb03 f202 	mul.w	r2, r3, r2
 8004e80:	4b2b      	ldr	r3, [pc, #172]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	0d5b      	lsrs	r3, r3, #21
 8004e86:	f003 0303 	and.w	r3, r3, #3
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	005b      	lsls	r3, r3, #1
 8004e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e92:	61fb      	str	r3, [r7, #28]
      break;
 8004e94:	e16d      	b.n	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
      else if(srcclk == RCC_I2SCLKSOURCE_EXT)
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004e9c:	d102      	bne.n	8004ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x774>
        frequency = EXTERNAL_CLOCK_VALUE;
 8004e9e:	4b26      	ldr	r3, [pc, #152]	@ (8004f38 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004ea0:	61fb      	str	r3, [r7, #28]
      break;
 8004ea2:	e166      	b.n	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2SCLKSOURCE_HSI))
 8004ea4:	4b22      	ldr	r3, [pc, #136]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eb0:	f040 815f 	bne.w	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004eba:	f040 815a 	bne.w	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
        frequency = HSI_VALUE;
 8004ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004ec0:	61fb      	str	r3, [r7, #28]
      break;
 8004ec2:	e156      	b.n	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
      srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8004ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eca:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004ece:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_FDCANCLKSOURCE_PCLK1)
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ed6:	d103      	bne.n	8004ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004ed8:	f7ff f96c 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8004edc:	61f8      	str	r0, [r7, #28]
      break;
 8004ede:	e14a      	b.n	8005176 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      else if(srcclk == RCC_FDCANCLKSOURCE_HSE)
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d102      	bne.n	8004eec <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
        frequency = HSE_VALUE;
 8004ee6:	4b13      	ldr	r3, [pc, #76]	@ (8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004ee8:	61fb      	str	r3, [r7, #28]
      break;
 8004eea:	e144      	b.n	8005176 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      else if(srcclk == RCC_FDCANCLKSOURCE_PLL)
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ef2:	f040 8140 	bne.w	8005176 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
 8004ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	f000 8139 	beq.w	8005176 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004f04:	4b0a      	ldr	r3, [pc, #40]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	0a1b      	lsrs	r3, r3, #8
 8004f0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f0e:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8004f10:	69bb      	ldr	r3, [r7, #24]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	fb03 f202 	mul.w	r2, r3, r2
 8004f18:	4b05      	ldr	r3, [pc, #20]	@ (8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x800>)
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	0d5b      	lsrs	r3, r3, #21
 8004f1e:	f003 0303 	and.w	r3, r3, #3
 8004f22:	3301      	adds	r3, #1
 8004f24:	005b      	lsls	r3, r3, #1
 8004f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f2a:	61fb      	str	r3, [r7, #28]
      break;
 8004f2c:	e123      	b.n	8005176 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 8004f2e:	bf00      	nop
 8004f30:	40021000 	.word	0x40021000
 8004f34:	00f42400 	.word	0x00f42400
 8004f38:	00bb8000 	.word	0x00bb8000
      srcclk = __HAL_RCC_GET_USB_SOURCE();
 8004f3c:	4b96      	ldr	r3, [pc, #600]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8004f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f42:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004f46:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USBCLKSOURCE_PLL)  /* PLL ? */
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f4e:	d114      	bne.n	8004f7a <HAL_RCCEx_GetPeriphCLKFreq+0x84a>
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004f50:	4b91      	ldr	r3, [pc, #580]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	0a1b      	lsrs	r3, r3, #8
 8004f56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f5a:	60fb      	str	r3, [r7, #12]
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8004f5c:	69bb      	ldr	r3, [r7, #24]
 8004f5e:	68fa      	ldr	r2, [r7, #12]
 8004f60:	fb03 f202 	mul.w	r2, r3, r2
 8004f64:	4b8c      	ldr	r3, [pc, #560]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	0d5b      	lsrs	r3, r3, #21
 8004f6a:	f003 0303 	and.w	r3, r3, #3
 8004f6e:	3301      	adds	r3, #1
 8004f70:	005b      	lsls	r3, r3, #1
 8004f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f76:	61fb      	str	r3, [r7, #28]
      break;
 8004f78:	e0ff      	b.n	800517a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      else if((HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48)) /* HSI48 ? */
 8004f7a:	4b87      	ldr	r3, [pc, #540]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8004f7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f80:	f003 0302 	and.w	r3, r3, #2
 8004f84:	2b02      	cmp	r3, #2
 8004f86:	f040 80f8 	bne.w	800517a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	f040 80f4 	bne.w	800517a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
        frequency = HSI48_VALUE;
 8004f92:	4b82      	ldr	r3, [pc, #520]	@ (800519c <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>)
 8004f94:	61fb      	str	r3, [r7, #28]
      break;
 8004f96:	e0f0      	b.n	800517a <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8004f98:	4b7f      	ldr	r3, [pc, #508]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8004f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f9e:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004fa2:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_RNGCLKSOURCE_PLL)  /* PLL ? */
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004faa:	d114      	bne.n	8004fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a6>
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004fac:	4b7a      	ldr	r3, [pc, #488]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	0a1b      	lsrs	r3, r3, #8
 8004fb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fb6:	60fb      	str	r3, [r7, #12]
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	68fa      	ldr	r2, [r7, #12]
 8004fbc:	fb03 f202 	mul.w	r2, r3, r2
 8004fc0:	4b75      	ldr	r3, [pc, #468]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	0d5b      	lsrs	r3, r3, #21
 8004fc6:	f003 0303 	and.w	r3, r3, #3
 8004fca:	3301      	adds	r3, #1
 8004fcc:	005b      	lsls	r3, r3, #1
 8004fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fd2:	61fb      	str	r3, [r7, #28]
      break;
 8004fd4:	e0d3      	b.n	800517e <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
      else if( (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48)) /* HSI48 ? */
 8004fd6:	4b70      	ldr	r3, [pc, #448]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8004fd8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fdc:	f003 0302 	and.w	r3, r3, #2
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	f040 80cc 	bne.w	800517e <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	f040 80c8 	bne.w	800517e <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
        frequency = HSI48_VALUE;
 8004fee:	4b6b      	ldr	r3, [pc, #428]	@ (800519c <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>)
 8004ff0:	61fb      	str	r3, [r7, #28]
      break;
 8004ff2:	e0c4      	b.n	800517e <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
      srcclk = __HAL_RCC_GET_ADC12_SOURCE();
 8004ff4:	4b68      	ldr	r3, [pc, #416]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8004ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ffa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004ffe:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_ADC12CLKSOURCE_PLL)
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005006:	d129      	bne.n	800505c <HAL_RCCEx_GetPeriphCLKFreq+0x92c>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_ADCCLK) != 0U)
 8005008:	4b63      	ldr	r3, [pc, #396]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005010:	2b00      	cmp	r3, #0
 8005012:	f000 80b6 	beq.w	8005182 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005016:	4b60      	ldr	r3, [pc, #384]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	0a1b      	lsrs	r3, r3, #8
 800501c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005020:	60fb      	str	r3, [r7, #12]
          pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8005022:	4b5d      	ldr	r3, [pc, #372]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	0edb      	lsrs	r3, r3, #27
 8005028:	f003 031f 	and.w	r3, r3, #31
 800502c:	617b      	str	r3, [r7, #20]
          if(pllp == 0U)
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d10a      	bne.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x91a>
            if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8005034:	4b58      	ldr	r3, [pc, #352]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8005036:	68db      	ldr	r3, [r3, #12]
 8005038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800503c:	2b00      	cmp	r3, #0
 800503e:	d002      	beq.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0x916>
              pllp = 17U;
 8005040:	2311      	movs	r3, #17
 8005042:	617b      	str	r3, [r7, #20]
 8005044:	e001      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x91a>
              pllp = 7U;
 8005046:	2307      	movs	r3, #7
 8005048:	617b      	str	r3, [r7, #20]
          frequency = (pllvco * plln) / pllp;
 800504a:	69bb      	ldr	r3, [r7, #24]
 800504c:	68fa      	ldr	r2, [r7, #12]
 800504e:	fb03 f202 	mul.w	r2, r3, r2
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	fbb2 f3f3 	udiv	r3, r2, r3
 8005058:	61fb      	str	r3, [r7, #28]
      break;
 800505a:	e092      	b.n	8005182 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
      else if(srcclk == RCC_ADC12CLKSOURCE_SYSCLK)
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005062:	f040 808e 	bne.w	8005182 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
        frequency = HAL_RCC_GetSysClockFreq();
 8005066:	f7ff f839 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 800506a:	61f8      	str	r0, [r7, #28]
      break;
 800506c:	e089      	b.n	8005182 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
      srcclk = __HAL_RCC_GET_ADC345_SOURCE();
 800506e:	4b4a      	ldr	r3, [pc, #296]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8005070:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005074:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005078:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_ADC345CLKSOURCE_PLL)
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005080:	d128      	bne.n	80050d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_ADCCLK) != 0U)
 8005082:	4b45      	ldr	r3, [pc, #276]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d07b      	beq.n	8005186 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800508e:	4b42      	ldr	r3, [pc, #264]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	0a1b      	lsrs	r3, r3, #8
 8005094:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005098:	60fb      	str	r3, [r7, #12]
          pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800509a:	4b3f      	ldr	r3, [pc, #252]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	0edb      	lsrs	r3, r3, #27
 80050a0:	f003 031f 	and.w	r3, r3, #31
 80050a4:	617b      	str	r3, [r7, #20]
          if(pllp == 0U)
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d10a      	bne.n	80050c2 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
            if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80050ac:	4b3a      	ldr	r3, [pc, #232]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d002      	beq.n	80050be <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
              pllp = 17U;
 80050b8:	2311      	movs	r3, #17
 80050ba:	617b      	str	r3, [r7, #20]
 80050bc:	e001      	b.n	80050c2 <HAL_RCCEx_GetPeriphCLKFreq+0x992>
              pllp = 7U;
 80050be:	2307      	movs	r3, #7
 80050c0:	617b      	str	r3, [r7, #20]
          frequency = (pllvco * plln) / pllp;
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	fb03 f202 	mul.w	r2, r3, r2
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80050d0:	61fb      	str	r3, [r7, #28]
      break;
 80050d2:	e058      	b.n	8005186 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
      else if(srcclk == RCC_ADC345CLKSOURCE_SYSCLK)
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80050da:	d154      	bne.n	8005186 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
        frequency = HAL_RCC_GetSysClockFreq();
 80050dc:	f7fe fffe 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 80050e0:	61f8      	str	r0, [r7, #28]
      break;
 80050e2:	e050      	b.n	8005186 <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
      srcclk = __HAL_RCC_GET_QSPI_SOURCE();
 80050e4:	4b2c      	ldr	r3, [pc, #176]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 80050e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050ea:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80050ee:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_QSPICLKSOURCE_PLL)  /* PLL ? */
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80050f6:	d114      	bne.n	8005122 <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80050f8:	4b27      	ldr	r3, [pc, #156]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	0a1b      	lsrs	r3, r3, #8
 80050fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005102:	60fb      	str	r3, [r7, #12]
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8005104:	69bb      	ldr	r3, [r7, #24]
 8005106:	68fa      	ldr	r2, [r7, #12]
 8005108:	fb03 f202 	mul.w	r2, r3, r2
 800510c:	4b22      	ldr	r3, [pc, #136]	@ (8005198 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>)
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	0d5b      	lsrs	r3, r3, #21
 8005112:	f003 0303 	and.w	r3, r3, #3
 8005116:	3301      	adds	r3, #1
 8005118:	005b      	lsls	r3, r3, #1
 800511a:	fbb2 f3f3 	udiv	r3, r2, r3
 800511e:	61fb      	str	r3, [r7, #28]
      break;
 8005120:	e033      	b.n	800518a <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
      else if(srcclk == RCC_QSPICLKSOURCE_HSI)
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005128:	d102      	bne.n	8005130 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>
        frequency = HSI_VALUE;
 800512a:	4b1d      	ldr	r3, [pc, #116]	@ (80051a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 800512c:	61fb      	str	r3, [r7, #28]
      break;
 800512e:	e02c      	b.n	800518a <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
      else if(srcclk == RCC_QSPICLKSOURCE_SYSCLK)
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d129      	bne.n	800518a <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
        frequency = HAL_RCC_GetSysClockFreq();
 8005136:	f7fe ffd1 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 800513a:	61f8      	str	r0, [r7, #28]
      break;
 800513c:	e025      	b.n	800518a <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
      break;
 800513e:	bf00      	nop
 8005140:	e024      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 8005142:	bf00      	nop
 8005144:	e022      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 8005146:	bf00      	nop
 8005148:	e020      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 800514a:	bf00      	nop
 800514c:	e01e      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 800514e:	bf00      	nop
 8005150:	e01c      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 8005152:	bf00      	nop
 8005154:	e01a      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 8005156:	bf00      	nop
 8005158:	e018      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 800515a:	bf00      	nop
 800515c:	e016      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 800515e:	bf00      	nop
 8005160:	e014      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 8005162:	bf00      	nop
 8005164:	e012      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 8005166:	bf00      	nop
 8005168:	e010      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 800516a:	bf00      	nop
 800516c:	e00e      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 800516e:	bf00      	nop
 8005170:	e00c      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 8005172:	bf00      	nop
 8005174:	e00a      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 8005176:	bf00      	nop
 8005178:	e008      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 800517a:	bf00      	nop
 800517c:	e006      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 800517e:	bf00      	nop
 8005180:	e004      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 8005182:	bf00      	nop
 8005184:	e002      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 8005186:	bf00      	nop
 8005188:	e000      	b.n	800518c <HAL_RCCEx_GetPeriphCLKFreq+0xa5c>
      break;
 800518a:	bf00      	nop
    }
  }

  return(frequency);
 800518c:	69fb      	ldr	r3, [r7, #28]
}
 800518e:	4618      	mov	r0, r3
 8005190:	3720      	adds	r7, #32
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	40021000 	.word	0x40021000
 800519c:	02dc6c00 	.word	0x02dc6c00
 80051a0:	00f42400 	.word	0x00f42400

080051a4 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b082      	sub	sp, #8
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d101      	bne.n	80051b6 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	e027      	b.n	8005206 <HAL_RNG_Init+0x62>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	7a5b      	ldrb	r3, [r3, #9]
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d105      	bne.n	80051cc <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f7fb fd52 	bl	8000c70 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2202      	movs	r2, #2
 80051d0:	725a      	strb	r2, [r3, #9]

  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f023 0108 	bic.w	r1, r3, #8
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	685a      	ldr	r2, [r3, #4]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	430a      	orrs	r2, r1
 80051e6:	601a      	str	r2, [r3, #0]

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f042 0204 	orr.w	r2, r2, #4
 80051f6:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3708      	adds	r7, #8
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800520e:	b580      	push	{r7, lr}
 8005210:	b086      	sub	sp, #24
 8005212:	af00      	add	r7, sp, #0
 8005214:	60f8      	str	r0, [r7, #12]
 8005216:	60b9      	str	r1, [r7, #8]
 8005218:	607a      	str	r2, [r7, #4]
 800521a:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	2b02      	cmp	r3, #2
 8005220:	d904      	bls.n	800522c <HAL_SAI_InitProtocol+0x1e>
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	3b03      	subs	r3, #3
 8005226:	2b01      	cmp	r3, #1
 8005228:	d812      	bhi.n	8005250 <HAL_SAI_InitProtocol+0x42>
 800522a:	e008      	b.n	800523e <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	68b9      	ldr	r1, [r7, #8]
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f000 f9b8 	bl	80055a8 <SAI_InitI2S>
 8005238:	4603      	mov	r3, r0
 800523a:	75fb      	strb	r3, [r7, #23]
      break;
 800523c:	e00b      	b.n	8005256 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	687a      	ldr	r2, [r7, #4]
 8005242:	68b9      	ldr	r1, [r7, #8]
 8005244:	68f8      	ldr	r0, [r7, #12]
 8005246:	f000 fa61 	bl	800570c <SAI_InitPCM>
 800524a:	4603      	mov	r3, r0
 800524c:	75fb      	strb	r3, [r7, #23]
      break;
 800524e:	e002      	b.n	8005256 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	75fb      	strb	r3, [r7, #23]
      break;
 8005254:	bf00      	nop
  }

  if (status == HAL_OK)
 8005256:	7dfb      	ldrb	r3, [r7, #23]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d104      	bne.n	8005266 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f000 f807 	bl	8005270 <HAL_SAI_Init>
 8005262:	4603      	mov	r3, r0
 8005264:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005266:	7dfb      	ldrb	r3, [r7, #23]
}
 8005268:	4618      	mov	r0, r3
 800526a:	3718      	adds	r7, #24
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b088      	sub	sp, #32
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d101      	bne.n	8005282 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e186      	b.n	8005590 <HAL_SAI_Init+0x320>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005288:	2b01      	cmp	r3, #1
 800528a:	d10e      	bne.n	80052aa <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a61      	ldr	r2, [pc, #388]	@ (8005418 <HAL_SAI_Init+0x1a8>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d107      	bne.n	80052a6 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 800529a:	2b01      	cmp	r3, #1
 800529c:	d103      	bne.n	80052a6 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d001      	beq.n	80052aa <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e172      	b.n	8005590 <HAL_SAI_Init+0x320>
    }
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d106      	bne.n	80052c4 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f7fb fda8 	bl	8000e14 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f000 faa3 	bl	8005810 <SAI_Disable>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e15d      	b.n	8005590 <HAL_SAI_Init+0x320>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2202      	movs	r2, #2
 80052d8:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.Synchro)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d002      	beq.n	80052ea <HAL_SAI_Init+0x7a>
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d003      	beq.n	80052f0 <HAL_SAI_Init+0x80>
 80052e8:	e006      	b.n	80052f8 <HAL_SAI_Init+0x88>
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80052ea:	2300      	movs	r3, #0
 80052ec:	61bb      	str	r3, [r7, #24]
      break;
 80052ee:	e006      	b.n	80052fe <HAL_SAI_Init+0x8e>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80052f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052f4:	61bb      	str	r3, [r7, #24]
      break;
 80052f6:	e002      	b.n	80052fe <HAL_SAI_Init+0x8e>
    default :
      syncen_bits = 0;
 80052f8:	2300      	movs	r3, #0
 80052fa:	61bb      	str	r3, [r7, #24]
      break;
 80052fc:	bf00      	nop
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d06f      	beq.n	80053e6 <HAL_SAI_Init+0x176>
  {
    uint32_t freq = 0;
 8005306:	2300      	movs	r3, #0
 8005308:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a42      	ldr	r2, [pc, #264]	@ (8005418 <HAL_SAI_Init+0x1a8>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d004      	beq.n	800531e <HAL_SAI_Init+0xae>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a40      	ldr	r2, [pc, #256]	@ (800541c <HAL_SAI_Init+0x1ac>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d104      	bne.n	8005328 <HAL_SAI_Init+0xb8>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800531e:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8005322:	f7ff fa05 	bl	8004730 <HAL_RCCEx_GetPeriphCLKFreq>
 8005326:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005330:	d120      	bne.n	8005374 <HAL_SAI_Init+0x104>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005336:	2b04      	cmp	r3, #4
 8005338:	d102      	bne.n	8005340 <HAL_SAI_Init+0xd0>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800533a:	2340      	movs	r3, #64	@ 0x40
 800533c:	60fb      	str	r3, [r7, #12]
 800533e:	e00a      	b.n	8005356 <HAL_SAI_Init+0xe6>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005344:	2b08      	cmp	r3, #8
 8005346:	d103      	bne.n	8005350 <HAL_SAI_Init+0xe0>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8005348:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800534c:	60fb      	str	r3, [r7, #12]
 800534e:	e002      	b.n	8005356 <HAL_SAI_Init+0xe6>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005354:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8005356:	697a      	ldr	r2, [r7, #20]
 8005358:	4613      	mov	r3, r2
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	4413      	add	r3, r2
 800535e:	005b      	lsls	r3, r3, #1
 8005360:	4619      	mov	r1, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a1b      	ldr	r3, [r3, #32]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	fb02 f303 	mul.w	r3, r2, r3
 800536c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005370:	613b      	str	r3, [r7, #16]
 8005372:	e017      	b.n	80053a4 <HAL_SAI_Init+0x134>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005378:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800537c:	d101      	bne.n	8005382 <HAL_SAI_Init+0x112>
 800537e:	2302      	movs	r3, #2
 8005380:	e000      	b.n	8005384 <HAL_SAI_Init+0x114>
 8005382:	2301      	movs	r3, #1
 8005384:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8005386:	697a      	ldr	r2, [r7, #20]
 8005388:	4613      	mov	r3, r2
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	4413      	add	r3, r2
 800538e:	005b      	lsls	r3, r3, #1
 8005390:	4619      	mov	r1, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a1b      	ldr	r3, [r3, #32]
 8005396:	68ba      	ldr	r2, [r7, #8]
 8005398:	fb02 f303 	mul.w	r3, r2, r3
 800539c:	021b      	lsls	r3, r3, #8
 800539e:	fbb1 f3f3 	udiv	r3, r1, r3
 80053a2:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	4a1e      	ldr	r2, [pc, #120]	@ (8005420 <HAL_SAI_Init+0x1b0>)
 80053a8:	fba2 2303 	umull	r2, r3, r2, r3
 80053ac:	08da      	lsrs	r2, r3, #3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80053b2:	6939      	ldr	r1, [r7, #16]
 80053b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005420 <HAL_SAI_Init+0x1b0>)
 80053b6:	fba3 2301 	umull	r2, r3, r3, r1
 80053ba:	08da      	lsrs	r2, r3, #3
 80053bc:	4613      	mov	r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	4413      	add	r3, r2
 80053c2:	005b      	lsls	r3, r3, #1
 80053c4:	1aca      	subs	r2, r1, r3
 80053c6:	2a08      	cmp	r2, #8
 80053c8:	d904      	bls.n	80053d4 <HAL_SAI_Init+0x164>
    {
      hsai->Init.Mckdiv += 1U;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ce:	1c5a      	adds	r2, r3, #1
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053d8:	2b04      	cmp	r3, #4
 80053da:	d104      	bne.n	80053e6 <HAL_SAI_Init+0x176>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e0:	085a      	lsrs	r2, r3, #1
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	625a      	str	r2, [r3, #36]	@ 0x24
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d003      	beq.n	80053f6 <HAL_SAI_Init+0x186>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d109      	bne.n	800540a <HAL_SAI_Init+0x19a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d101      	bne.n	8005402 <HAL_SAI_Init+0x192>
 80053fe:	2300      	movs	r3, #0
 8005400:	e001      	b.n	8005406 <HAL_SAI_Init+0x196>
 8005402:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005406:	61fb      	str	r3, [r7, #28]
 8005408:	e00e      	b.n	8005428 <HAL_SAI_Init+0x1b8>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800540e:	2b01      	cmp	r3, #1
 8005410:	d108      	bne.n	8005424 <HAL_SAI_Init+0x1b4>
 8005412:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005416:	e006      	b.n	8005426 <HAL_SAI_Init+0x1b6>
 8005418:	40015404 	.word	0x40015404
 800541c:	40015424 	.word	0x40015424
 8005420:	cccccccd 	.word	0xcccccccd
 8005424:	2300      	movs	r3, #0
 8005426:	61fb      	str	r3, [r7, #28]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	6819      	ldr	r1, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	4b59      	ldr	r3, [pc, #356]	@ (8005598 <HAL_SAI_Init+0x328>)
 8005434:	400b      	ands	r3, r1
 8005436:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	6819      	ldr	r1, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	685a      	ldr	r2, [r3, #4]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005446:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800544c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005452:	431a      	orrs	r2, r3
 8005454:	69fb      	ldr	r3, [r7, #28]
 8005456:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                          ckstr_bits | syncen_bits |                             \
 8005460:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	695b      	ldr	r3, [r3, #20]
 8005466:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800546c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005472:	051b      	lsls	r3, r3, #20
 8005474:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800547a:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	691b      	ldr	r3, [r3, #16]
 8005480:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	6812      	ldr	r2, [r2, #0]
 8005494:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005498:	f023 030f 	bic.w	r3, r3, #15
 800549c:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	6859      	ldr	r1, [r3, #4]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	69da      	ldr	r2, [r3, #28]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054ac:	431a      	orrs	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054b2:	431a      	orrs	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	430a      	orrs	r2, r1
 80054ba:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6899      	ldr	r1, [r3, #8]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	4b35      	ldr	r3, [pc, #212]	@ (800559c <HAL_SAI_Init+0x32c>)
 80054c8:	400b      	ands	r3, r1
 80054ca:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	6899      	ldr	r1, [r3, #8]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d6:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80054dc:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 80054e2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 80054e8:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ee:	3b01      	subs	r3, #1
 80054f0:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80054f2:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	430a      	orrs	r2, r1
 80054fa:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	68d9      	ldr	r1, [r3, #12]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800550a:	400b      	ands	r3, r1
 800550c:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68d9      	ldr	r1, [r3, #12]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800551c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005522:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005524:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800552a:	3b01      	subs	r3, #1
 800552c:	021b      	lsls	r3, r3, #8
 800552e:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	430a      	orrs	r2, r1
 8005536:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a18      	ldr	r2, [pc, #96]	@ (80055a0 <HAL_SAI_Init+0x330>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d119      	bne.n	8005576 <HAL_SAI_Init+0x306>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8005542:	4b18      	ldr	r3, [pc, #96]	@ (80055a4 <HAL_SAI_Init+0x334>)
 8005544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005546:	4a17      	ldr	r2, [pc, #92]	@ (80055a4 <HAL_SAI_Init+0x334>)
 8005548:	f023 0301 	bic.w	r3, r3, #1
 800554c:	6453      	str	r3, [r2, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005554:	2b01      	cmp	r3, #1
 8005556:	d10e      	bne.n	8005576 <HAL_SAI_Init+0x306>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005560:	3b01      	subs	r3, #1
 8005562:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8005564:	490f      	ldr	r1, [pc, #60]	@ (80055a4 <HAL_SAI_Init+0x334>)
 8005566:	4313      	orrs	r3, r2
 8005568:	644b      	str	r3, [r1, #68]	@ 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 800556a:	4b0e      	ldr	r3, [pc, #56]	@ (80055a4 <HAL_SAI_Init+0x334>)
 800556c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800556e:	4a0d      	ldr	r2, [pc, #52]	@ (80055a4 <HAL_SAI_Init+0x334>)
 8005570:	f043 0301 	orr.w	r3, r3, #1
 8005574:	6453      	str	r3, [r2, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2201      	movs	r2, #1
 8005582:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	3720      	adds	r7, #32
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	f005c010 	.word	0xf005c010
 800559c:	fff88000 	.word	0xfff88000
 80055a0:	40015404 	.word	0x40015404
 80055a4:	40015400 	.word	0x40015400

080055a8 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b087      	sub	sp, #28
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]
 80055b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055b6:	2300      	movs	r3, #0
 80055b8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2200      	movs	r2, #0
 80055be:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d003      	beq.n	80055d6 <SAI_InitI2S+0x2e>
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	d103      	bne.n	80055de <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	651a      	str	r2, [r3, #80]	@ 0x50
 80055dc:	e002      	b.n	80055e4 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2201      	movs	r2, #1
 80055e2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80055ea:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80055f2:	675a      	str	r2, [r3, #116]	@ 0x74
  hsai->SlotInit.FirstBitOffset  = 0;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2200      	movs	r2, #0
 80055f8:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	683a      	ldr	r2, [r7, #0]
 80055fe:	671a      	str	r2, [r3, #112]	@ 0x70

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	f003 0301 	and.w	r3, r3, #1
 8005606:	2b00      	cmp	r3, #0
 8005608:	d001      	beq.n	800560e <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e077      	b.n	80056fe <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d107      	bne.n	8005624 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2200      	movs	r2, #0
 8005618:	661a      	str	r2, [r3, #96]	@ 0x60
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005620:	665a      	str	r2, [r3, #100]	@ 0x64
 8005622:	e006      	b.n	8005632 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800562a:	661a      	str	r2, [r3, #96]	@ 0x60
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Frame definition */
  switch (datasize)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2b03      	cmp	r3, #3
 8005636:	d84f      	bhi.n	80056d8 <SAI_InitI2S+0x130>
 8005638:	a201      	add	r2, pc, #4	@ (adr r2, 8005640 <SAI_InitI2S+0x98>)
 800563a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800563e:	bf00      	nop
 8005640:	08005651 	.word	0x08005651
 8005644:	08005673 	.word	0x08005673
 8005648:	08005695 	.word	0x08005695
 800564c:	080056b7 	.word	0x080056b7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2280      	movs	r2, #128	@ 0x80
 8005654:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	085b      	lsrs	r3, r3, #1
 800565a:	015a      	lsls	r2, r3, #5
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	085b      	lsrs	r3, r3, #1
 8005664:	011a      	lsls	r2, r3, #4
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2240      	movs	r2, #64	@ 0x40
 800566e:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8005670:	e035      	b.n	80056de <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2280      	movs	r2, #128	@ 0x80
 8005676:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	085b      	lsrs	r3, r3, #1
 800567c:	019a      	lsls	r2, r3, #6
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	085b      	lsrs	r3, r3, #1
 8005686:	015a      	lsls	r2, r3, #5
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2280      	movs	r2, #128	@ 0x80
 8005690:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 8005692:	e024      	b.n	80056de <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	22c0      	movs	r2, #192	@ 0xc0
 8005698:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	085b      	lsrs	r3, r3, #1
 800569e:	019a      	lsls	r2, r3, #6
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	085b      	lsrs	r3, r3, #1
 80056a8:	015a      	lsls	r2, r3, #5
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2280      	movs	r2, #128	@ 0x80
 80056b2:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80056b4:	e013      	b.n	80056de <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	22e0      	movs	r2, #224	@ 0xe0
 80056ba:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	085b      	lsrs	r3, r3, #1
 80056c0:	019a      	lsls	r2, r3, #6
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	085b      	lsrs	r3, r3, #1
 80056ca:	015a      	lsls	r2, r3, #5
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	659a      	str	r2, [r3, #88]	@ 0x58
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2280      	movs	r2, #128	@ 0x80
 80056d4:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80056d6:	e002      	b.n	80056de <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	75fb      	strb	r3, [r7, #23]
      break;
 80056dc:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	2b02      	cmp	r3, #2
 80056e2:	d10b      	bne.n	80056fc <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d102      	bne.n	80056f0 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2210      	movs	r2, #16
 80056ee:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b02      	cmp	r3, #2
 80056f4:	d102      	bne.n	80056fc <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2208      	movs	r2, #8
 80056fa:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }
  return status;
 80056fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80056fe:	4618      	mov	r0, r3
 8005700:	371c      	adds	r7, #28
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop

0800570c <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800570c:	b480      	push	{r7}
 800570e:	b087      	sub	sp, #28
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	607a      	str	r2, [r7, #4]
 8005718:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800571a:	2300      	movs	r3, #0
 800571c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2200      	movs	r2, #0
 8005722:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2200      	movs	r2, #0
 8005728:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d003      	beq.n	800573a <SAI_InitPCM+0x2e>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	2b02      	cmp	r3, #2
 8005738:	d103      	bne.n	8005742 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2201      	movs	r2, #1
 800573e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005740:	e002      	b.n	8005748 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2200      	movs	r2, #0
 800574c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005754:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800575c:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai->SlotInit.FirstBitOffset  = 0;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2200      	movs	r2, #0
 8005762:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai->SlotInit.SlotNumber      = nbslot;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	683a      	ldr	r2, [r7, #0]
 8005768:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005770:	675a      	str	r2, [r3, #116]	@ 0x74

  if (protocol == SAI_PCM_SHORT)
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	2b04      	cmp	r3, #4
 8005776:	d103      	bne.n	8005780 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2201      	movs	r2, #1
 800577c:	659a      	str	r2, [r3, #88]	@ 0x58
 800577e:	e002      	b.n	8005786 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	220d      	movs	r2, #13
 8005784:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  switch (datasize)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2b03      	cmp	r3, #3
 800578a:	d837      	bhi.n	80057fc <SAI_InitPCM+0xf0>
 800578c:	a201      	add	r2, pc, #4	@ (adr r2, 8005794 <SAI_InitPCM+0x88>)
 800578e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005792:	bf00      	nop
 8005794:	080057a5 	.word	0x080057a5
 8005798:	080057bb 	.word	0x080057bb
 800579c:	080057d1 	.word	0x080057d1
 80057a0:	080057e7 	.word	0x080057e7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2280      	movs	r2, #128	@ 0x80
 80057a8:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 16U * nbslot;
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	011a      	lsls	r2, r3, #4
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2240      	movs	r2, #64	@ 0x40
 80057b6:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80057b8:	e023      	b.n	8005802 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2280      	movs	r2, #128	@ 0x80
 80057be:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	015a      	lsls	r2, r3, #5
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2280      	movs	r2, #128	@ 0x80
 80057cc:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80057ce:	e018      	b.n	8005802 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	22c0      	movs	r2, #192	@ 0xc0
 80057d4:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	015a      	lsls	r2, r3, #5
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2280      	movs	r2, #128	@ 0x80
 80057e2:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80057e4:	e00d      	b.n	8005802 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	22e0      	movs	r2, #224	@ 0xe0
 80057ea:	649a      	str	r2, [r3, #72]	@ 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	015a      	lsls	r2, r3, #5
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	655a      	str	r2, [r3, #84]	@ 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2280      	movs	r2, #128	@ 0x80
 80057f8:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80057fa:	e002      	b.n	8005802 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	75fb      	strb	r3, [r7, #23]
      break;
 8005800:	bf00      	nop
  }

  return status;
 8005802:	7dfb      	ldrb	r3, [r7, #23]
}
 8005804:	4618      	mov	r0, r3
 8005806:	371c      	adds	r7, #28
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8005810:	b480      	push	{r7}
 8005812:	b085      	sub	sp, #20
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8005818:	4b18      	ldr	r3, [pc, #96]	@ (800587c <SAI_Disable+0x6c>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a18      	ldr	r2, [pc, #96]	@ (8005880 <SAI_Disable+0x70>)
 800581e:	fba2 2303 	umull	r2, r3, r2, r3
 8005822:	0b1b      	lsrs	r3, r3, #12
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005828:	2300      	movs	r3, #0
 800582a:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800583a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d10a      	bne.n	8005858 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005848:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	72fb      	strb	r3, [r7, #11]
      break;
 8005856:	e009      	b.n	800586c <SAI_Disable+0x5c>
    }
    count--;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	3b01      	subs	r3, #1
 800585c:	60fb      	str	r3, [r7, #12]
  } while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1e7      	bne.n	800583c <SAI_Disable+0x2c>

  return status;
 800586c:	7afb      	ldrb	r3, [r7, #11]
}
 800586e:	4618      	mov	r0, r3
 8005870:	3714      	adds	r7, #20
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	20000000 	.word	0x20000000
 8005880:	95cbec1b 	.word	0x95cbec1b

08005884 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e09d      	b.n	80059d2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800589a:	2b00      	cmp	r3, #0
 800589c:	d108      	bne.n	80058b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058a6:	d009      	beq.n	80058bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	61da      	str	r2, [r3, #28]
 80058ae:	e005      	b.n	80058bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2200      	movs	r2, #0
 80058b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2200      	movs	r2, #0
 80058ba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d106      	bne.n	80058dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f7fb f9fe 	bl	8000cd8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2202      	movs	r2, #2
 80058e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80058fc:	d902      	bls.n	8005904 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80058fe:	2300      	movs	r3, #0
 8005900:	60fb      	str	r3, [r7, #12]
 8005902:	e002      	b.n	800590a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005904:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005908:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005912:	d007      	beq.n	8005924 <HAL_SPI_Init+0xa0>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800591c:	d002      	beq.n	8005924 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005934:	431a      	orrs	r2, r3
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	691b      	ldr	r3, [r3, #16]
 800593a:	f003 0302 	and.w	r3, r3, #2
 800593e:	431a      	orrs	r2, r3
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	695b      	ldr	r3, [r3, #20]
 8005944:	f003 0301 	and.w	r3, r3, #1
 8005948:	431a      	orrs	r2, r3
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	699b      	ldr	r3, [r3, #24]
 800594e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005952:	431a      	orrs	r2, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	69db      	ldr	r3, [r3, #28]
 8005958:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800595c:	431a      	orrs	r2, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a1b      	ldr	r3, [r3, #32]
 8005962:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005966:	ea42 0103 	orr.w	r1, r2, r3
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800596e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	430a      	orrs	r2, r1
 8005978:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	699b      	ldr	r3, [r3, #24]
 800597e:	0c1b      	lsrs	r3, r3, #16
 8005980:	f003 0204 	and.w	r2, r3, #4
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005988:	f003 0310 	and.w	r3, r3, #16
 800598c:	431a      	orrs	r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005992:	f003 0308 	and.w	r3, r3, #8
 8005996:	431a      	orrs	r2, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80059a0:	ea42 0103 	orr.w	r1, r2, r3
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	430a      	orrs	r2, r1
 80059b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	69da      	ldr	r2, [r3, #28]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80059c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80059d0:	2300      	movs	r3, #0
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3710      	adds	r7, #16
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}

080059da <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059da:	b580      	push	{r7, lr}
 80059dc:	b082      	sub	sp, #8
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d101      	bne.n	80059ec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e042      	b.n	8005a72 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d106      	bne.n	8005a04 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f7fb f9ae 	bl	8000d60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2224      	movs	r2, #36	@ 0x24
 8005a08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f022 0201 	bic.w	r2, r2, #1
 8005a1a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d002      	beq.n	8005a2a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f000 fb25 	bl	8006074 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 f826 	bl	8005a7c <UART_SetConfig>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d101      	bne.n	8005a3a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e01b      	b.n	8005a72 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	685a      	ldr	r2, [r3, #4]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a48:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	689a      	ldr	r2, [r3, #8]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a58:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f042 0201 	orr.w	r2, r2, #1
 8005a68:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 fba4 	bl	80061b8 <UART_CheckIdleState>
 8005a70:	4603      	mov	r3, r0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3708      	adds	r7, #8
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
	...

08005a7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a80:	b08c      	sub	sp, #48	@ 0x30
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a86:	2300      	movs	r3, #0
 8005a88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	689a      	ldr	r2, [r3, #8]
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	691b      	ldr	r3, [r3, #16]
 8005a94:	431a      	orrs	r2, r3
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	695b      	ldr	r3, [r3, #20]
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	69db      	ldr	r3, [r3, #28]
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	4baa      	ldr	r3, [pc, #680]	@ (8005d54 <UART_SetConfig+0x2d8>)
 8005aac:	4013      	ands	r3, r2
 8005aae:	697a      	ldr	r2, [r7, #20]
 8005ab0:	6812      	ldr	r2, [r2, #0]
 8005ab2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ab4:	430b      	orrs	r3, r1
 8005ab6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	68da      	ldr	r2, [r3, #12]
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	430a      	orrs	r2, r1
 8005acc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	699b      	ldr	r3, [r3, #24]
 8005ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a9f      	ldr	r2, [pc, #636]	@ (8005d58 <UART_SetConfig+0x2dc>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d004      	beq.n	8005ae8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	6a1b      	ldr	r3, [r3, #32]
 8005ae2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005af2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	6812      	ldr	r2, [r2, #0]
 8005afa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005afc:	430b      	orrs	r3, r1
 8005afe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b06:	f023 010f 	bic.w	r1, r3, #15
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a90      	ldr	r2, [pc, #576]	@ (8005d5c <UART_SetConfig+0x2e0>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d125      	bne.n	8005b6c <UART_SetConfig+0xf0>
 8005b20:	4b8f      	ldr	r3, [pc, #572]	@ (8005d60 <UART_SetConfig+0x2e4>)
 8005b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b26:	f003 0303 	and.w	r3, r3, #3
 8005b2a:	2b03      	cmp	r3, #3
 8005b2c:	d81a      	bhi.n	8005b64 <UART_SetConfig+0xe8>
 8005b2e:	a201      	add	r2, pc, #4	@ (adr r2, 8005b34 <UART_SetConfig+0xb8>)
 8005b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b34:	08005b45 	.word	0x08005b45
 8005b38:	08005b55 	.word	0x08005b55
 8005b3c:	08005b4d 	.word	0x08005b4d
 8005b40:	08005b5d 	.word	0x08005b5d
 8005b44:	2301      	movs	r3, #1
 8005b46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b4a:	e116      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005b4c:	2302      	movs	r3, #2
 8005b4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b52:	e112      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005b54:	2304      	movs	r3, #4
 8005b56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b5a:	e10e      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005b5c:	2308      	movs	r3, #8
 8005b5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b62:	e10a      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005b64:	2310      	movs	r3, #16
 8005b66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b6a:	e106      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a7c      	ldr	r2, [pc, #496]	@ (8005d64 <UART_SetConfig+0x2e8>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d138      	bne.n	8005be8 <UART_SetConfig+0x16c>
 8005b76:	4b7a      	ldr	r3, [pc, #488]	@ (8005d60 <UART_SetConfig+0x2e4>)
 8005b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b7c:	f003 030c 	and.w	r3, r3, #12
 8005b80:	2b0c      	cmp	r3, #12
 8005b82:	d82d      	bhi.n	8005be0 <UART_SetConfig+0x164>
 8005b84:	a201      	add	r2, pc, #4	@ (adr r2, 8005b8c <UART_SetConfig+0x110>)
 8005b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b8a:	bf00      	nop
 8005b8c:	08005bc1 	.word	0x08005bc1
 8005b90:	08005be1 	.word	0x08005be1
 8005b94:	08005be1 	.word	0x08005be1
 8005b98:	08005be1 	.word	0x08005be1
 8005b9c:	08005bd1 	.word	0x08005bd1
 8005ba0:	08005be1 	.word	0x08005be1
 8005ba4:	08005be1 	.word	0x08005be1
 8005ba8:	08005be1 	.word	0x08005be1
 8005bac:	08005bc9 	.word	0x08005bc9
 8005bb0:	08005be1 	.word	0x08005be1
 8005bb4:	08005be1 	.word	0x08005be1
 8005bb8:	08005be1 	.word	0x08005be1
 8005bbc:	08005bd9 	.word	0x08005bd9
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bc6:	e0d8      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005bc8:	2302      	movs	r3, #2
 8005bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bce:	e0d4      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005bd0:	2304      	movs	r3, #4
 8005bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bd6:	e0d0      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005bd8:	2308      	movs	r3, #8
 8005bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bde:	e0cc      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005be0:	2310      	movs	r3, #16
 8005be2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005be6:	e0c8      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a5e      	ldr	r2, [pc, #376]	@ (8005d68 <UART_SetConfig+0x2ec>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d125      	bne.n	8005c3e <UART_SetConfig+0x1c2>
 8005bf2:	4b5b      	ldr	r3, [pc, #364]	@ (8005d60 <UART_SetConfig+0x2e4>)
 8005bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bf8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005bfc:	2b30      	cmp	r3, #48	@ 0x30
 8005bfe:	d016      	beq.n	8005c2e <UART_SetConfig+0x1b2>
 8005c00:	2b30      	cmp	r3, #48	@ 0x30
 8005c02:	d818      	bhi.n	8005c36 <UART_SetConfig+0x1ba>
 8005c04:	2b20      	cmp	r3, #32
 8005c06:	d00a      	beq.n	8005c1e <UART_SetConfig+0x1a2>
 8005c08:	2b20      	cmp	r3, #32
 8005c0a:	d814      	bhi.n	8005c36 <UART_SetConfig+0x1ba>
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d002      	beq.n	8005c16 <UART_SetConfig+0x19a>
 8005c10:	2b10      	cmp	r3, #16
 8005c12:	d008      	beq.n	8005c26 <UART_SetConfig+0x1aa>
 8005c14:	e00f      	b.n	8005c36 <UART_SetConfig+0x1ba>
 8005c16:	2300      	movs	r3, #0
 8005c18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c1c:	e0ad      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005c1e:	2302      	movs	r3, #2
 8005c20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c24:	e0a9      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005c26:	2304      	movs	r3, #4
 8005c28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c2c:	e0a5      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005c2e:	2308      	movs	r3, #8
 8005c30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c34:	e0a1      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005c36:	2310      	movs	r3, #16
 8005c38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c3c:	e09d      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a4a      	ldr	r2, [pc, #296]	@ (8005d6c <UART_SetConfig+0x2f0>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d125      	bne.n	8005c94 <UART_SetConfig+0x218>
 8005c48:	4b45      	ldr	r3, [pc, #276]	@ (8005d60 <UART_SetConfig+0x2e4>)
 8005c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c4e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005c52:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c54:	d016      	beq.n	8005c84 <UART_SetConfig+0x208>
 8005c56:	2bc0      	cmp	r3, #192	@ 0xc0
 8005c58:	d818      	bhi.n	8005c8c <UART_SetConfig+0x210>
 8005c5a:	2b80      	cmp	r3, #128	@ 0x80
 8005c5c:	d00a      	beq.n	8005c74 <UART_SetConfig+0x1f8>
 8005c5e:	2b80      	cmp	r3, #128	@ 0x80
 8005c60:	d814      	bhi.n	8005c8c <UART_SetConfig+0x210>
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d002      	beq.n	8005c6c <UART_SetConfig+0x1f0>
 8005c66:	2b40      	cmp	r3, #64	@ 0x40
 8005c68:	d008      	beq.n	8005c7c <UART_SetConfig+0x200>
 8005c6a:	e00f      	b.n	8005c8c <UART_SetConfig+0x210>
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c72:	e082      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005c74:	2302      	movs	r3, #2
 8005c76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c7a:	e07e      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005c7c:	2304      	movs	r3, #4
 8005c7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c82:	e07a      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005c84:	2308      	movs	r3, #8
 8005c86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c8a:	e076      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005c8c:	2310      	movs	r3, #16
 8005c8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c92:	e072      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a35      	ldr	r2, [pc, #212]	@ (8005d70 <UART_SetConfig+0x2f4>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d12a      	bne.n	8005cf4 <UART_SetConfig+0x278>
 8005c9e:	4b30      	ldr	r3, [pc, #192]	@ (8005d60 <UART_SetConfig+0x2e4>)
 8005ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ca4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ca8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cac:	d01a      	beq.n	8005ce4 <UART_SetConfig+0x268>
 8005cae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cb2:	d81b      	bhi.n	8005cec <UART_SetConfig+0x270>
 8005cb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cb8:	d00c      	beq.n	8005cd4 <UART_SetConfig+0x258>
 8005cba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cbe:	d815      	bhi.n	8005cec <UART_SetConfig+0x270>
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d003      	beq.n	8005ccc <UART_SetConfig+0x250>
 8005cc4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cc8:	d008      	beq.n	8005cdc <UART_SetConfig+0x260>
 8005cca:	e00f      	b.n	8005cec <UART_SetConfig+0x270>
 8005ccc:	2300      	movs	r3, #0
 8005cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cd2:	e052      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005cd4:	2302      	movs	r3, #2
 8005cd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cda:	e04e      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005cdc:	2304      	movs	r3, #4
 8005cde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ce2:	e04a      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005ce4:	2308      	movs	r3, #8
 8005ce6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cea:	e046      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005cec:	2310      	movs	r3, #16
 8005cee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cf2:	e042      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a17      	ldr	r2, [pc, #92]	@ (8005d58 <UART_SetConfig+0x2dc>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d13a      	bne.n	8005d74 <UART_SetConfig+0x2f8>
 8005cfe:	4b18      	ldr	r3, [pc, #96]	@ (8005d60 <UART_SetConfig+0x2e4>)
 8005d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d04:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005d08:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d0c:	d01a      	beq.n	8005d44 <UART_SetConfig+0x2c8>
 8005d0e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d12:	d81b      	bhi.n	8005d4c <UART_SetConfig+0x2d0>
 8005d14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d18:	d00c      	beq.n	8005d34 <UART_SetConfig+0x2b8>
 8005d1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d1e:	d815      	bhi.n	8005d4c <UART_SetConfig+0x2d0>
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d003      	beq.n	8005d2c <UART_SetConfig+0x2b0>
 8005d24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d28:	d008      	beq.n	8005d3c <UART_SetConfig+0x2c0>
 8005d2a:	e00f      	b.n	8005d4c <UART_SetConfig+0x2d0>
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d32:	e022      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005d34:	2302      	movs	r3, #2
 8005d36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d3a:	e01e      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005d3c:	2304      	movs	r3, #4
 8005d3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d42:	e01a      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005d44:	2308      	movs	r3, #8
 8005d46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d4a:	e016      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005d4c:	2310      	movs	r3, #16
 8005d4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d52:	e012      	b.n	8005d7a <UART_SetConfig+0x2fe>
 8005d54:	cfff69f3 	.word	0xcfff69f3
 8005d58:	40008000 	.word	0x40008000
 8005d5c:	40013800 	.word	0x40013800
 8005d60:	40021000 	.word	0x40021000
 8005d64:	40004400 	.word	0x40004400
 8005d68:	40004800 	.word	0x40004800
 8005d6c:	40004c00 	.word	0x40004c00
 8005d70:	40005000 	.word	0x40005000
 8005d74:	2310      	movs	r3, #16
 8005d76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4aae      	ldr	r2, [pc, #696]	@ (8006038 <UART_SetConfig+0x5bc>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	f040 8097 	bne.w	8005eb4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d86:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005d8a:	2b08      	cmp	r3, #8
 8005d8c:	d823      	bhi.n	8005dd6 <UART_SetConfig+0x35a>
 8005d8e:	a201      	add	r2, pc, #4	@ (adr r2, 8005d94 <UART_SetConfig+0x318>)
 8005d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d94:	08005db9 	.word	0x08005db9
 8005d98:	08005dd7 	.word	0x08005dd7
 8005d9c:	08005dc1 	.word	0x08005dc1
 8005da0:	08005dd7 	.word	0x08005dd7
 8005da4:	08005dc7 	.word	0x08005dc7
 8005da8:	08005dd7 	.word	0x08005dd7
 8005dac:	08005dd7 	.word	0x08005dd7
 8005db0:	08005dd7 	.word	0x08005dd7
 8005db4:	08005dcf 	.word	0x08005dcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005db8:	f7fe f9fc 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8005dbc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005dbe:	e010      	b.n	8005de2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005dc0:	4b9e      	ldr	r3, [pc, #632]	@ (800603c <UART_SetConfig+0x5c0>)
 8005dc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005dc4:	e00d      	b.n	8005de2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dc6:	f7fe f989 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8005dca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005dcc:	e009      	b.n	8005de2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005dd4:	e005      	b.n	8005de2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005de0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	f000 8130 	beq.w	800604a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dee:	4a94      	ldr	r2, [pc, #592]	@ (8006040 <UART_SetConfig+0x5c4>)
 8005df0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005df4:	461a      	mov	r2, r3
 8005df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005dfc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	685a      	ldr	r2, [r3, #4]
 8005e02:	4613      	mov	r3, r2
 8005e04:	005b      	lsls	r3, r3, #1
 8005e06:	4413      	add	r3, r2
 8005e08:	69ba      	ldr	r2, [r7, #24]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d305      	bcc.n	8005e1a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e14:	69ba      	ldr	r2, [r7, #24]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d903      	bls.n	8005e22 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005e20:	e113      	b.n	800604a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e24:	2200      	movs	r2, #0
 8005e26:	60bb      	str	r3, [r7, #8]
 8005e28:	60fa      	str	r2, [r7, #12]
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2e:	4a84      	ldr	r2, [pc, #528]	@ (8006040 <UART_SetConfig+0x5c4>)
 8005e30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	2200      	movs	r2, #0
 8005e38:	603b      	str	r3, [r7, #0]
 8005e3a:	607a      	str	r2, [r7, #4]
 8005e3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e40:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005e44:	f7fa f9e8 	bl	8000218 <__aeabi_uldivmod>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	460b      	mov	r3, r1
 8005e4c:	4610      	mov	r0, r2
 8005e4e:	4619      	mov	r1, r3
 8005e50:	f04f 0200 	mov.w	r2, #0
 8005e54:	f04f 0300 	mov.w	r3, #0
 8005e58:	020b      	lsls	r3, r1, #8
 8005e5a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005e5e:	0202      	lsls	r2, r0, #8
 8005e60:	6979      	ldr	r1, [r7, #20]
 8005e62:	6849      	ldr	r1, [r1, #4]
 8005e64:	0849      	lsrs	r1, r1, #1
 8005e66:	2000      	movs	r0, #0
 8005e68:	460c      	mov	r4, r1
 8005e6a:	4605      	mov	r5, r0
 8005e6c:	eb12 0804 	adds.w	r8, r2, r4
 8005e70:	eb43 0905 	adc.w	r9, r3, r5
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	469a      	mov	sl, r3
 8005e7c:	4693      	mov	fp, r2
 8005e7e:	4652      	mov	r2, sl
 8005e80:	465b      	mov	r3, fp
 8005e82:	4640      	mov	r0, r8
 8005e84:	4649      	mov	r1, r9
 8005e86:	f7fa f9c7 	bl	8000218 <__aeabi_uldivmod>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	460b      	mov	r3, r1
 8005e8e:	4613      	mov	r3, r2
 8005e90:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005e92:	6a3b      	ldr	r3, [r7, #32]
 8005e94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e98:	d308      	bcc.n	8005eac <UART_SetConfig+0x430>
 8005e9a:	6a3b      	ldr	r3, [r7, #32]
 8005e9c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ea0:	d204      	bcs.n	8005eac <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	6a3a      	ldr	r2, [r7, #32]
 8005ea8:	60da      	str	r2, [r3, #12]
 8005eaa:	e0ce      	b.n	800604a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005eb2:	e0ca      	b.n	800604a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	69db      	ldr	r3, [r3, #28]
 8005eb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ebc:	d166      	bne.n	8005f8c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005ebe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005ec2:	2b08      	cmp	r3, #8
 8005ec4:	d827      	bhi.n	8005f16 <UART_SetConfig+0x49a>
 8005ec6:	a201      	add	r2, pc, #4	@ (adr r2, 8005ecc <UART_SetConfig+0x450>)
 8005ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ecc:	08005ef1 	.word	0x08005ef1
 8005ed0:	08005ef9 	.word	0x08005ef9
 8005ed4:	08005f01 	.word	0x08005f01
 8005ed8:	08005f17 	.word	0x08005f17
 8005edc:	08005f07 	.word	0x08005f07
 8005ee0:	08005f17 	.word	0x08005f17
 8005ee4:	08005f17 	.word	0x08005f17
 8005ee8:	08005f17 	.word	0x08005f17
 8005eec:	08005f0f 	.word	0x08005f0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ef0:	f7fe f960 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8005ef4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ef6:	e014      	b.n	8005f22 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ef8:	f7fe f972 	bl	80041e0 <HAL_RCC_GetPCLK2Freq>
 8005efc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005efe:	e010      	b.n	8005f22 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f00:	4b4e      	ldr	r3, [pc, #312]	@ (800603c <UART_SetConfig+0x5c0>)
 8005f02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f04:	e00d      	b.n	8005f22 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f06:	f7fe f8e9 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8005f0a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f0c:	e009      	b.n	8005f22 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f14:	e005      	b.n	8005f22 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005f16:	2300      	movs	r3, #0
 8005f18:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005f20:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	f000 8090 	beq.w	800604a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f2e:	4a44      	ldr	r2, [pc, #272]	@ (8006040 <UART_SetConfig+0x5c4>)
 8005f30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f34:	461a      	mov	r2, r3
 8005f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f38:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f3c:	005a      	lsls	r2, r3, #1
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	085b      	lsrs	r3, r3, #1
 8005f44:	441a      	add	r2, r3
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f4e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f50:	6a3b      	ldr	r3, [r7, #32]
 8005f52:	2b0f      	cmp	r3, #15
 8005f54:	d916      	bls.n	8005f84 <UART_SetConfig+0x508>
 8005f56:	6a3b      	ldr	r3, [r7, #32]
 8005f58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f5c:	d212      	bcs.n	8005f84 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f5e:	6a3b      	ldr	r3, [r7, #32]
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	f023 030f 	bic.w	r3, r3, #15
 8005f66:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f68:	6a3b      	ldr	r3, [r7, #32]
 8005f6a:	085b      	lsrs	r3, r3, #1
 8005f6c:	b29b      	uxth	r3, r3
 8005f6e:	f003 0307 	and.w	r3, r3, #7
 8005f72:	b29a      	uxth	r2, r3
 8005f74:	8bfb      	ldrh	r3, [r7, #30]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	8bfa      	ldrh	r2, [r7, #30]
 8005f80:	60da      	str	r2, [r3, #12]
 8005f82:	e062      	b.n	800604a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005f8a:	e05e      	b.n	800604a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f8c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005f90:	2b08      	cmp	r3, #8
 8005f92:	d828      	bhi.n	8005fe6 <UART_SetConfig+0x56a>
 8005f94:	a201      	add	r2, pc, #4	@ (adr r2, 8005f9c <UART_SetConfig+0x520>)
 8005f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f9a:	bf00      	nop
 8005f9c:	08005fc1 	.word	0x08005fc1
 8005fa0:	08005fc9 	.word	0x08005fc9
 8005fa4:	08005fd1 	.word	0x08005fd1
 8005fa8:	08005fe7 	.word	0x08005fe7
 8005fac:	08005fd7 	.word	0x08005fd7
 8005fb0:	08005fe7 	.word	0x08005fe7
 8005fb4:	08005fe7 	.word	0x08005fe7
 8005fb8:	08005fe7 	.word	0x08005fe7
 8005fbc:	08005fdf 	.word	0x08005fdf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fc0:	f7fe f8f8 	bl	80041b4 <HAL_RCC_GetPCLK1Freq>
 8005fc4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005fc6:	e014      	b.n	8005ff2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005fc8:	f7fe f90a 	bl	80041e0 <HAL_RCC_GetPCLK2Freq>
 8005fcc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005fce:	e010      	b.n	8005ff2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800603c <UART_SetConfig+0x5c0>)
 8005fd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005fd4:	e00d      	b.n	8005ff2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005fd6:	f7fe f881 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 8005fda:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005fdc:	e009      	b.n	8005ff2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005fde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005fe2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005fe4:	e005      	b.n	8005ff2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
 8005fec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005ff0:	bf00      	nop
    }

    if (pclk != 0U)
 8005ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d028      	beq.n	800604a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ffc:	4a10      	ldr	r2, [pc, #64]	@ (8006040 <UART_SetConfig+0x5c4>)
 8005ffe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006002:	461a      	mov	r2, r3
 8006004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006006:	fbb3 f2f2 	udiv	r2, r3, r2
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	085b      	lsrs	r3, r3, #1
 8006010:	441a      	add	r2, r3
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	fbb2 f3f3 	udiv	r3, r2, r3
 800601a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800601c:	6a3b      	ldr	r3, [r7, #32]
 800601e:	2b0f      	cmp	r3, #15
 8006020:	d910      	bls.n	8006044 <UART_SetConfig+0x5c8>
 8006022:	6a3b      	ldr	r3, [r7, #32]
 8006024:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006028:	d20c      	bcs.n	8006044 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800602a:	6a3b      	ldr	r3, [r7, #32]
 800602c:	b29a      	uxth	r2, r3
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	60da      	str	r2, [r3, #12]
 8006034:	e009      	b.n	800604a <UART_SetConfig+0x5ce>
 8006036:	bf00      	nop
 8006038:	40008000 	.word	0x40008000
 800603c:	00f42400 	.word	0x00f42400
 8006040:	0800bdc0 	.word	0x0800bdc0
      }
      else
      {
        ret = HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	2201      	movs	r2, #1
 800604e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	2201      	movs	r2, #1
 8006056:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	2200      	movs	r2, #0
 800605e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	2200      	movs	r2, #0
 8006064:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006066:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800606a:	4618      	mov	r0, r3
 800606c:	3730      	adds	r7, #48	@ 0x30
 800606e:	46bd      	mov	sp, r7
 8006070:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006074 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006080:	f003 0308 	and.w	r3, r3, #8
 8006084:	2b00      	cmp	r3, #0
 8006086:	d00a      	beq.n	800609e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	430a      	orrs	r2, r1
 800609c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060a2:	f003 0301 	and.w	r3, r3, #1
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d00a      	beq.n	80060c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	430a      	orrs	r2, r1
 80060be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c4:	f003 0302 	and.w	r3, r3, #2
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d00a      	beq.n	80060e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	430a      	orrs	r2, r1
 80060e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e6:	f003 0304 	and.w	r3, r3, #4
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00a      	beq.n	8006104 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	430a      	orrs	r2, r1
 8006102:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006108:	f003 0310 	and.w	r3, r3, #16
 800610c:	2b00      	cmp	r3, #0
 800610e:	d00a      	beq.n	8006126 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	430a      	orrs	r2, r1
 8006124:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800612a:	f003 0320 	and.w	r3, r3, #32
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00a      	beq.n	8006148 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	430a      	orrs	r2, r1
 8006146:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800614c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006150:	2b00      	cmp	r3, #0
 8006152:	d01a      	beq.n	800618a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	430a      	orrs	r2, r1
 8006168:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800616e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006172:	d10a      	bne.n	800618a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	430a      	orrs	r2, r1
 8006188:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800618e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00a      	beq.n	80061ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	605a      	str	r2, [r3, #4]
  }
}
 80061ac:	bf00      	nop
 80061ae:	370c      	adds	r7, #12
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b098      	sub	sp, #96	@ 0x60
 80061bc:	af02      	add	r7, sp, #8
 80061be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80061c8:	f7fa ffac 	bl	8001124 <HAL_GetTick>
 80061cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f003 0308 	and.w	r3, r3, #8
 80061d8:	2b08      	cmp	r3, #8
 80061da:	d12f      	bne.n	800623c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80061e0:	9300      	str	r3, [sp, #0]
 80061e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061e4:	2200      	movs	r2, #0
 80061e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 f88e 	bl	800630c <UART_WaitOnFlagUntilTimeout>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d022      	beq.n	800623c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061fe:	e853 3f00 	ldrex	r3, [r3]
 8006202:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006204:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006206:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800620a:	653b      	str	r3, [r7, #80]	@ 0x50
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	461a      	mov	r2, r3
 8006212:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006214:	647b      	str	r3, [r7, #68]	@ 0x44
 8006216:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006218:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800621a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800621c:	e841 2300 	strex	r3, r2, [r1]
 8006220:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006222:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006224:	2b00      	cmp	r3, #0
 8006226:	d1e6      	bne.n	80061f6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2220      	movs	r2, #32
 800622c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006238:	2303      	movs	r3, #3
 800623a:	e063      	b.n	8006304 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f003 0304 	and.w	r3, r3, #4
 8006246:	2b04      	cmp	r3, #4
 8006248:	d149      	bne.n	80062de <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800624a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800624e:	9300      	str	r3, [sp, #0]
 8006250:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006252:	2200      	movs	r2, #0
 8006254:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 f857 	bl	800630c <UART_WaitOnFlagUntilTimeout>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d03c      	beq.n	80062de <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800626a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626c:	e853 3f00 	ldrex	r3, [r3]
 8006270:	623b      	str	r3, [r7, #32]
   return(result);
 8006272:	6a3b      	ldr	r3, [r7, #32]
 8006274:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006278:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	461a      	mov	r2, r3
 8006280:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006282:	633b      	str	r3, [r7, #48]	@ 0x30
 8006284:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006286:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006288:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800628a:	e841 2300 	strex	r3, r2, [r1]
 800628e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006292:	2b00      	cmp	r3, #0
 8006294:	d1e6      	bne.n	8006264 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	3308      	adds	r3, #8
 800629c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	e853 3f00 	ldrex	r3, [r3]
 80062a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f023 0301 	bic.w	r3, r3, #1
 80062ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	3308      	adds	r3, #8
 80062b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062b6:	61fa      	str	r2, [r7, #28]
 80062b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ba:	69b9      	ldr	r1, [r7, #24]
 80062bc:	69fa      	ldr	r2, [r7, #28]
 80062be:	e841 2300 	strex	r3, r2, [r1]
 80062c2:	617b      	str	r3, [r7, #20]
   return(result);
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d1e5      	bne.n	8006296 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2220      	movs	r2, #32
 80062ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e012      	b.n	8006304 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2220      	movs	r2, #32
 80062e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2220      	movs	r2, #32
 80062ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006302:	2300      	movs	r3, #0
}
 8006304:	4618      	mov	r0, r3
 8006306:	3758      	adds	r7, #88	@ 0x58
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}

0800630c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	603b      	str	r3, [r7, #0]
 8006318:	4613      	mov	r3, r2
 800631a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800631c:	e04f      	b.n	80063be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006324:	d04b      	beq.n	80063be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006326:	f7fa fefd 	bl	8001124 <HAL_GetTick>
 800632a:	4602      	mov	r2, r0
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	69ba      	ldr	r2, [r7, #24]
 8006332:	429a      	cmp	r2, r3
 8006334:	d302      	bcc.n	800633c <UART_WaitOnFlagUntilTimeout+0x30>
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	e04e      	b.n	80063de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 0304 	and.w	r3, r3, #4
 800634a:	2b00      	cmp	r3, #0
 800634c:	d037      	beq.n	80063be <UART_WaitOnFlagUntilTimeout+0xb2>
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	2b80      	cmp	r3, #128	@ 0x80
 8006352:	d034      	beq.n	80063be <UART_WaitOnFlagUntilTimeout+0xb2>
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	2b40      	cmp	r3, #64	@ 0x40
 8006358:	d031      	beq.n	80063be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	69db      	ldr	r3, [r3, #28]
 8006360:	f003 0308 	and.w	r3, r3, #8
 8006364:	2b08      	cmp	r3, #8
 8006366:	d110      	bne.n	800638a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	2208      	movs	r2, #8
 800636e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006370:	68f8      	ldr	r0, [r7, #12]
 8006372:	f000 f838 	bl	80063e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2208      	movs	r2, #8
 800637a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2200      	movs	r2, #0
 8006382:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e029      	b.n	80063de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	69db      	ldr	r3, [r3, #28]
 8006390:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006394:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006398:	d111      	bne.n	80063be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80063a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063a4:	68f8      	ldr	r0, [r7, #12]
 80063a6:	f000 f81e 	bl	80063e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2220      	movs	r2, #32
 80063ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2200      	movs	r2, #0
 80063b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80063ba:	2303      	movs	r3, #3
 80063bc:	e00f      	b.n	80063de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	69da      	ldr	r2, [r3, #28]
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	4013      	ands	r3, r2
 80063c8:	68ba      	ldr	r2, [r7, #8]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	bf0c      	ite	eq
 80063ce:	2301      	moveq	r3, #1
 80063d0:	2300      	movne	r3, #0
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	461a      	mov	r2, r3
 80063d6:	79fb      	ldrb	r3, [r7, #7]
 80063d8:	429a      	cmp	r2, r3
 80063da:	d0a0      	beq.n	800631e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3710      	adds	r7, #16
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063e6:	b480      	push	{r7}
 80063e8:	b095      	sub	sp, #84	@ 0x54
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063f6:	e853 3f00 	ldrex	r3, [r3]
 80063fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80063fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006402:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	461a      	mov	r2, r3
 800640a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800640c:	643b      	str	r3, [r7, #64]	@ 0x40
 800640e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006410:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006412:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006414:	e841 2300 	strex	r3, r2, [r1]
 8006418:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800641a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800641c:	2b00      	cmp	r3, #0
 800641e:	d1e6      	bne.n	80063ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	3308      	adds	r3, #8
 8006426:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006428:	6a3b      	ldr	r3, [r7, #32]
 800642a:	e853 3f00 	ldrex	r3, [r3]
 800642e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006430:	69fb      	ldr	r3, [r7, #28]
 8006432:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006436:	f023 0301 	bic.w	r3, r3, #1
 800643a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	3308      	adds	r3, #8
 8006442:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006444:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006446:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006448:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800644a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800644c:	e841 2300 	strex	r3, r2, [r1]
 8006450:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006454:	2b00      	cmp	r3, #0
 8006456:	d1e3      	bne.n	8006420 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800645c:	2b01      	cmp	r3, #1
 800645e:	d118      	bne.n	8006492 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	e853 3f00 	ldrex	r3, [r3]
 800646c:	60bb      	str	r3, [r7, #8]
   return(result);
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	f023 0310 	bic.w	r3, r3, #16
 8006474:	647b      	str	r3, [r7, #68]	@ 0x44
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800647e:	61bb      	str	r3, [r7, #24]
 8006480:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006482:	6979      	ldr	r1, [r7, #20]
 8006484:	69ba      	ldr	r2, [r7, #24]
 8006486:	e841 2300 	strex	r3, r2, [r1]
 800648a:	613b      	str	r3, [r7, #16]
   return(result);
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1e6      	bne.n	8006460 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2220      	movs	r2, #32
 8006496:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80064a6:	bf00      	nop
 80064a8:	3754      	adds	r7, #84	@ 0x54
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr

080064b2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80064b2:	b480      	push	{r7}
 80064b4:	b085      	sub	sp, #20
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	d101      	bne.n	80064c8 <HAL_UARTEx_DisableFifoMode+0x16>
 80064c4:	2302      	movs	r3, #2
 80064c6:	e027      	b.n	8006518 <HAL_UARTEx_DisableFifoMode+0x66>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2224      	movs	r2, #36	@ 0x24
 80064d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f022 0201 	bic.w	r2, r2, #1
 80064ee:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80064f6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68fa      	ldr	r2, [r7, #12]
 8006504:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2220      	movs	r2, #32
 800650a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006516:	2300      	movs	r3, #0
}
 8006518:	4618      	mov	r0, r3
 800651a:	3714      	adds	r7, #20
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006534:	2b01      	cmp	r3, #1
 8006536:	d101      	bne.n	800653c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006538:	2302      	movs	r3, #2
 800653a:	e02d      	b.n	8006598 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2224      	movs	r2, #36	@ 0x24
 8006548:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	681a      	ldr	r2, [r3, #0]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f022 0201 	bic.w	r2, r2, #1
 8006562:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	683a      	ldr	r2, [r7, #0]
 8006574:	430a      	orrs	r2, r1
 8006576:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f000 f84f 	bl	800661c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	68fa      	ldr	r2, [r7, #12]
 8006584:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2220      	movs	r2, #32
 800658a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006596:	2300      	movs	r3, #0
}
 8006598:	4618      	mov	r0, r3
 800659a:	3710      	adds	r7, #16
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d101      	bne.n	80065b8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80065b4:	2302      	movs	r3, #2
 80065b6:	e02d      	b.n	8006614 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2224      	movs	r2, #36	@ 0x24
 80065c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f022 0201 	bic.w	r2, r2, #1
 80065de:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	683a      	ldr	r2, [r7, #0]
 80065f0:	430a      	orrs	r2, r1
 80065f2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 f811 	bl	800661c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2220      	movs	r2, #32
 8006606:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006612:	2300      	movs	r3, #0
}
 8006614:	4618      	mov	r0, r3
 8006616:	3710      	adds	r7, #16
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}

0800661c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800661c:	b480      	push	{r7}
 800661e:	b085      	sub	sp, #20
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006628:	2b00      	cmp	r3, #0
 800662a:	d108      	bne.n	800663e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2201      	movs	r2, #1
 8006638:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800663c:	e031      	b.n	80066a2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800663e:	2308      	movs	r3, #8
 8006640:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006642:	2308      	movs	r3, #8
 8006644:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	0e5b      	lsrs	r3, r3, #25
 800664e:	b2db      	uxtb	r3, r3
 8006650:	f003 0307 	and.w	r3, r3, #7
 8006654:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	0f5b      	lsrs	r3, r3, #29
 800665e:	b2db      	uxtb	r3, r3
 8006660:	f003 0307 	and.w	r3, r3, #7
 8006664:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006666:	7bbb      	ldrb	r3, [r7, #14]
 8006668:	7b3a      	ldrb	r2, [r7, #12]
 800666a:	4911      	ldr	r1, [pc, #68]	@ (80066b0 <UARTEx_SetNbDataToProcess+0x94>)
 800666c:	5c8a      	ldrb	r2, [r1, r2]
 800666e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006672:	7b3a      	ldrb	r2, [r7, #12]
 8006674:	490f      	ldr	r1, [pc, #60]	@ (80066b4 <UARTEx_SetNbDataToProcess+0x98>)
 8006676:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006678:	fb93 f3f2 	sdiv	r3, r3, r2
 800667c:	b29a      	uxth	r2, r3
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006684:	7bfb      	ldrb	r3, [r7, #15]
 8006686:	7b7a      	ldrb	r2, [r7, #13]
 8006688:	4909      	ldr	r1, [pc, #36]	@ (80066b0 <UARTEx_SetNbDataToProcess+0x94>)
 800668a:	5c8a      	ldrb	r2, [r1, r2]
 800668c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006690:	7b7a      	ldrb	r2, [r7, #13]
 8006692:	4908      	ldr	r1, [pc, #32]	@ (80066b4 <UARTEx_SetNbDataToProcess+0x98>)
 8006694:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006696:	fb93 f3f2 	sdiv	r3, r3, r2
 800669a:	b29a      	uxth	r2, r3
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80066a2:	bf00      	nop
 80066a4:	3714      	adds	r7, #20
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop
 80066b0:	0800bdd8 	.word	0x0800bdd8
 80066b4:	0800bde0 	.word	0x0800bde0

080066b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b085      	sub	sp, #20
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80066c8:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80066cc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	b29a      	uxth	r2, r3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80066d8:	2300      	movs	r3, #0
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3714      	adds	r7, #20
 80066de:	46bd      	mov	sp, r7
 80066e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e4:	4770      	bx	lr

080066e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80066e6:	b480      	push	{r7}
 80066e8:	b085      	sub	sp, #20
 80066ea:	af00      	add	r7, sp, #0
 80066ec:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80066ee:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80066f2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80066fa:	b29a      	uxth	r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	b29b      	uxth	r3, r3
 8006700:	43db      	mvns	r3, r3
 8006702:	b29b      	uxth	r3, r3
 8006704:	4013      	ands	r3, r2
 8006706:	b29a      	uxth	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800670e:	2300      	movs	r3, #0
}
 8006710:	4618      	mov	r0, r3
 8006712:	3714      	adds	r7, #20
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800671c:	b480      	push	{r7}
 800671e:	b085      	sub	sp, #20
 8006720:	af00      	add	r7, sp, #0
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	1d3b      	adds	r3, r7, #4
 8006726:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2201      	movs	r2, #1
 800672e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2200      	movs	r2, #0
 8006736:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2200      	movs	r2, #0
 8006746:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800674a:	2300      	movs	r3, #0
}
 800674c:	4618      	mov	r0, r3
 800674e:	3714      	adds	r7, #20
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef const *USBx, uint32_t num)
{
 8006758:	b480      	push	{r7}
 800675a:	b083      	sub	sp, #12
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006762:	2300      	movs	r3, #0
}
 8006764:	4618      	mov	r0, r3
 8006766:	370c      	adds	r7, #12
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr

08006770 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef const *USBx)
{
 8006770:	b480      	push	{r7}
 8006772:	b083      	sub	sp, #12
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	370c      	adds	r7, #12
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr
	...

08006788 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006788:	b480      	push	{r7}
 800678a:	b0a7      	sub	sp, #156	@ 0x9c
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006792:	2300      	movs	r3, #0
 8006794:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	781b      	ldrb	r3, [r3, #0]
 800679e:	009b      	lsls	r3, r3, #2
 80067a0:	4413      	add	r3, r2
 80067a2:	881b      	ldrh	r3, [r3, #0]
 80067a4:	b29b      	uxth	r3, r3
 80067a6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80067aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ae:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	78db      	ldrb	r3, [r3, #3]
 80067b6:	2b03      	cmp	r3, #3
 80067b8:	d81f      	bhi.n	80067fa <USB_ActivateEndpoint+0x72>
 80067ba:	a201      	add	r2, pc, #4	@ (adr r2, 80067c0 <USB_ActivateEndpoint+0x38>)
 80067bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c0:	080067d1 	.word	0x080067d1
 80067c4:	080067ed 	.word	0x080067ed
 80067c8:	08006803 	.word	0x08006803
 80067cc:	080067df 	.word	0x080067df
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80067d0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80067d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80067d8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80067dc:	e012      	b.n	8006804 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80067de:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80067e2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80067e6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80067ea:	e00b      	b.n	8006804 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80067ec:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80067f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80067f4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80067f8:	e004      	b.n	8006804 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8006800:	e000      	b.n	8006804 <USB_ActivateEndpoint+0x7c>
      break;
 8006802:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	441a      	add	r2, r3
 800680e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006812:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006816:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800681a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800681e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006822:	b29b      	uxth	r3, r3
 8006824:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006826:	687a      	ldr	r2, [r7, #4]
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	781b      	ldrb	r3, [r3, #0]
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	4413      	add	r3, r2
 8006830:	881b      	ldrh	r3, [r3, #0]
 8006832:	b29b      	uxth	r3, r3
 8006834:	b21b      	sxth	r3, r3
 8006836:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800683a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800683e:	b21a      	sxth	r2, r3
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	b21b      	sxth	r3, r3
 8006846:	4313      	orrs	r3, r2
 8006848:	b21b      	sxth	r3, r3
 800684a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	781b      	ldrb	r3, [r3, #0]
 8006854:	009b      	lsls	r3, r3, #2
 8006856:	441a      	add	r2, r3
 8006858:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800685c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006860:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006864:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006868:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800686c:	b29b      	uxth	r3, r3
 800686e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	7b1b      	ldrb	r3, [r3, #12]
 8006874:	2b00      	cmp	r3, #0
 8006876:	f040 8180 	bne.w	8006b7a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	785b      	ldrb	r3, [r3, #1]
 800687e:	2b00      	cmp	r3, #0
 8006880:	f000 8084 	beq.w	800698c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	61bb      	str	r3, [r7, #24]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800688e:	b29b      	uxth	r3, r3
 8006890:	461a      	mov	r2, r3
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	4413      	add	r3, r2
 8006896:	61bb      	str	r3, [r7, #24]
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	00da      	lsls	r2, r3, #3
 800689e:	69bb      	ldr	r3, [r7, #24]
 80068a0:	4413      	add	r3, r2
 80068a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80068a6:	617b      	str	r3, [r7, #20]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	88db      	ldrh	r3, [r3, #6]
 80068ac:	085b      	lsrs	r3, r3, #1
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	005b      	lsls	r3, r3, #1
 80068b2:	b29a      	uxth	r2, r3
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	781b      	ldrb	r3, [r3, #0]
 80068be:	009b      	lsls	r3, r3, #2
 80068c0:	4413      	add	r3, r2
 80068c2:	881b      	ldrh	r3, [r3, #0]
 80068c4:	827b      	strh	r3, [r7, #18]
 80068c6:	8a7b      	ldrh	r3, [r7, #18]
 80068c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d01b      	beq.n	8006908 <USB_ActivateEndpoint+0x180>
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	4413      	add	r3, r2
 80068da:	881b      	ldrh	r3, [r3, #0]
 80068dc:	b29b      	uxth	r3, r3
 80068de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068e6:	823b      	strh	r3, [r7, #16]
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	781b      	ldrb	r3, [r3, #0]
 80068ee:	009b      	lsls	r3, r3, #2
 80068f0:	441a      	add	r2, r3
 80068f2:	8a3b      	ldrh	r3, [r7, #16]
 80068f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006900:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006904:	b29b      	uxth	r3, r3
 8006906:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	78db      	ldrb	r3, [r3, #3]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d020      	beq.n	8006952 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	781b      	ldrb	r3, [r3, #0]
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	4413      	add	r3, r2
 800691a:	881b      	ldrh	r3, [r3, #0]
 800691c:	b29b      	uxth	r3, r3
 800691e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006922:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006926:	81bb      	strh	r3, [r7, #12]
 8006928:	89bb      	ldrh	r3, [r7, #12]
 800692a:	f083 0320 	eor.w	r3, r3, #32
 800692e:	81bb      	strh	r3, [r7, #12]
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	781b      	ldrb	r3, [r3, #0]
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	441a      	add	r2, r3
 800693a:	89bb      	ldrh	r3, [r7, #12]
 800693c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006940:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006944:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006948:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800694c:	b29b      	uxth	r3, r3
 800694e:	8013      	strh	r3, [r2, #0]
 8006950:	e3f9      	b.n	8007146 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006952:	687a      	ldr	r2, [r7, #4]
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	781b      	ldrb	r3, [r3, #0]
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	4413      	add	r3, r2
 800695c:	881b      	ldrh	r3, [r3, #0]
 800695e:	b29b      	uxth	r3, r3
 8006960:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006964:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006968:	81fb      	strh	r3, [r7, #14]
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	009b      	lsls	r3, r3, #2
 8006972:	441a      	add	r2, r3
 8006974:	89fb      	ldrh	r3, [r7, #14]
 8006976:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800697a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800697e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006982:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006986:	b29b      	uxth	r3, r3
 8006988:	8013      	strh	r3, [r2, #0]
 800698a:	e3dc      	b.n	8007146 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006996:	b29b      	uxth	r3, r3
 8006998:	461a      	mov	r2, r3
 800699a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800699c:	4413      	add	r3, r2
 800699e:	633b      	str	r3, [r7, #48]	@ 0x30
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	00da      	lsls	r2, r3, #3
 80069a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a8:	4413      	add	r3, r2
 80069aa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80069ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	88db      	ldrh	r3, [r3, #6]
 80069b4:	085b      	lsrs	r3, r3, #1
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	005b      	lsls	r3, r3, #1
 80069ba:	b29a      	uxth	r2, r3
 80069bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069be:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	461a      	mov	r2, r3
 80069ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069d0:	4413      	add	r3, r2
 80069d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	781b      	ldrb	r3, [r3, #0]
 80069d8:	00da      	lsls	r2, r3, #3
 80069da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069dc:	4413      	add	r3, r2
 80069de:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80069e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80069e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e6:	881b      	ldrh	r3, [r3, #0]
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069ee:	b29a      	uxth	r2, r3
 80069f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f2:	801a      	strh	r2, [r3, #0]
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	691b      	ldr	r3, [r3, #16]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10a      	bne.n	8006a12 <USB_ActivateEndpoint+0x28a>
 80069fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069fe:	881b      	ldrh	r3, [r3, #0]
 8006a00:	b29b      	uxth	r3, r3
 8006a02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a0a:	b29a      	uxth	r2, r3
 8006a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a0e:	801a      	strh	r2, [r3, #0]
 8006a10:	e041      	b.n	8006a96 <USB_ActivateEndpoint+0x30e>
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	2b3e      	cmp	r3, #62	@ 0x3e
 8006a18:	d81c      	bhi.n	8006a54 <USB_ActivateEndpoint+0x2cc>
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	691b      	ldr	r3, [r3, #16]
 8006a1e:	085b      	lsrs	r3, r3, #1
 8006a20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	691b      	ldr	r3, [r3, #16]
 8006a28:	f003 0301 	and.w	r3, r3, #1
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d004      	beq.n	8006a3a <USB_ActivateEndpoint+0x2b2>
 8006a30:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006a34:	3301      	adds	r3, #1
 8006a36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3c:	881b      	ldrh	r3, [r3, #0]
 8006a3e:	b29a      	uxth	r2, r3
 8006a40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	029b      	lsls	r3, r3, #10
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	b29a      	uxth	r2, r3
 8006a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a50:	801a      	strh	r2, [r3, #0]
 8006a52:	e020      	b.n	8006a96 <USB_ActivateEndpoint+0x30e>
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	691b      	ldr	r3, [r3, #16]
 8006a58:	095b      	lsrs	r3, r3, #5
 8006a5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	691b      	ldr	r3, [r3, #16]
 8006a62:	f003 031f 	and.w	r3, r3, #31
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d104      	bne.n	8006a74 <USB_ActivateEndpoint+0x2ec>
 8006a6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a76:	881b      	ldrh	r3, [r3, #0]
 8006a78:	b29a      	uxth	r2, r3
 8006a7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	029b      	lsls	r3, r3, #10
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	4313      	orrs	r3, r2
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a90:	b29a      	uxth	r2, r3
 8006a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a94:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a96:	687a      	ldr	r2, [r7, #4]
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	781b      	ldrb	r3, [r3, #0]
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	4413      	add	r3, r2
 8006aa0:	881b      	ldrh	r3, [r3, #0]
 8006aa2:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006aa4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006aa6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d01b      	beq.n	8006ae6 <USB_ActivateEndpoint+0x35e>
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	781b      	ldrb	r3, [r3, #0]
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	4413      	add	r3, r2
 8006ab8:	881b      	ldrh	r3, [r3, #0]
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ac0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ac4:	843b      	strh	r3, [r7, #32]
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	441a      	add	r2, r3
 8006ad0:	8c3b      	ldrh	r3, [r7, #32]
 8006ad2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ad6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ada:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006ade:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	781b      	ldrb	r3, [r3, #0]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d124      	bne.n	8006b38 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	009b      	lsls	r3, r3, #2
 8006af6:	4413      	add	r3, r2
 8006af8:	881b      	ldrh	r3, [r3, #0]
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b04:	83bb      	strh	r3, [r7, #28]
 8006b06:	8bbb      	ldrh	r3, [r7, #28]
 8006b08:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006b0c:	83bb      	strh	r3, [r7, #28]
 8006b0e:	8bbb      	ldrh	r3, [r7, #28]
 8006b10:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006b14:	83bb      	strh	r3, [r7, #28]
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	009b      	lsls	r3, r3, #2
 8006b1e:	441a      	add	r2, r3
 8006b20:	8bbb      	ldrh	r3, [r7, #28]
 8006b22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b32:	b29b      	uxth	r3, r3
 8006b34:	8013      	strh	r3, [r2, #0]
 8006b36:	e306      	b.n	8007146 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	4413      	add	r3, r2
 8006b42:	881b      	ldrh	r3, [r3, #0]
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b4e:	83fb      	strh	r3, [r7, #30]
 8006b50:	8bfb      	ldrh	r3, [r7, #30]
 8006b52:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006b56:	83fb      	strh	r3, [r7, #30]
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	781b      	ldrb	r3, [r3, #0]
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	441a      	add	r2, r3
 8006b62:	8bfb      	ldrh	r3, [r7, #30]
 8006b64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	8013      	strh	r3, [r2, #0]
 8006b78:	e2e5      	b.n	8007146 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	78db      	ldrb	r3, [r3, #3]
 8006b7e:	2b02      	cmp	r3, #2
 8006b80:	d11e      	bne.n	8006bc0 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006b82:	687a      	ldr	r2, [r7, #4]
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	4413      	add	r3, r2
 8006b8c:	881b      	ldrh	r3, [r3, #0]
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b98:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	781b      	ldrb	r3, [r3, #0]
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	441a      	add	r2, r3
 8006ba6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8006baa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bb2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006bb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	8013      	strh	r3, [r2, #0]
 8006bbe:	e01d      	b.n	8006bfc <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	4413      	add	r3, r2
 8006bca:	881b      	ldrh	r3, [r3, #0]
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bd6:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	781b      	ldrb	r3, [r3, #0]
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	441a      	add	r2, r3
 8006be4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8006be8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bf0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bf8:	b29b      	uxth	r3, r3
 8006bfa:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	461a      	mov	r2, r3
 8006c0a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c0c:	4413      	add	r3, r2
 8006c0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	00da      	lsls	r2, r3, #3
 8006c16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c18:	4413      	add	r3, r2
 8006c1a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006c1e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	891b      	ldrh	r3, [r3, #8]
 8006c24:	085b      	lsrs	r3, r3, #1
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	005b      	lsls	r3, r3, #1
 8006c2a:	b29a      	uxth	r2, r3
 8006c2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c2e:	801a      	strh	r2, [r3, #0]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	677b      	str	r3, [r7, #116]	@ 0x74
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c40:	4413      	add	r3, r2
 8006c42:	677b      	str	r3, [r7, #116]	@ 0x74
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	781b      	ldrb	r3, [r3, #0]
 8006c48:	00da      	lsls	r2, r3, #3
 8006c4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c4c:	4413      	add	r3, r2
 8006c4e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006c52:	673b      	str	r3, [r7, #112]	@ 0x70
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	895b      	ldrh	r3, [r3, #10]
 8006c58:	085b      	lsrs	r3, r3, #1
 8006c5a:	b29b      	uxth	r3, r3
 8006c5c:	005b      	lsls	r3, r3, #1
 8006c5e:	b29a      	uxth	r2, r3
 8006c60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c62:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	785b      	ldrb	r3, [r3, #1]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	f040 81af 	bne.w	8006fcc <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	4413      	add	r3, r2
 8006c78:	881b      	ldrh	r3, [r3, #0]
 8006c7a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8006c7e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8006c82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d01d      	beq.n	8006cc6 <USB_ActivateEndpoint+0x53e>
 8006c8a:	687a      	ldr	r2, [r7, #4]
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	4413      	add	r3, r2
 8006c94:	881b      	ldrh	r3, [r3, #0]
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ca0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	781b      	ldrb	r3, [r3, #0]
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	441a      	add	r2, r3
 8006cae:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8006cb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006cbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006cc6:	687a      	ldr	r2, [r7, #4]
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	4413      	add	r3, r2
 8006cd0:	881b      	ldrh	r3, [r3, #0]
 8006cd2:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8006cd6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8006cda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d01d      	beq.n	8006d1e <USB_ActivateEndpoint+0x596>
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	781b      	ldrb	r3, [r3, #0]
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	4413      	add	r3, r2
 8006cec:	881b      	ldrh	r3, [r3, #0]
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cf8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	009b      	lsls	r3, r3, #2
 8006d04:	441a      	add	r2, r3
 8006d06:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8006d0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d16:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	785b      	ldrb	r3, [r3, #1]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d16b      	bne.n	8006dfe <USB_ActivateEndpoint+0x676>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	461a      	mov	r2, r3
 8006d34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d36:	4413      	add	r3, r2
 8006d38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	00da      	lsls	r2, r3, #3
 8006d40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d42:	4413      	add	r3, r2
 8006d44:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d4c:	881b      	ldrh	r3, [r3, #0]
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d54:	b29a      	uxth	r2, r3
 8006d56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d58:	801a      	strh	r2, [r3, #0]
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	691b      	ldr	r3, [r3, #16]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d10a      	bne.n	8006d78 <USB_ActivateEndpoint+0x5f0>
 8006d62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d64:	881b      	ldrh	r3, [r3, #0]
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d70:	b29a      	uxth	r2, r3
 8006d72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006d74:	801a      	strh	r2, [r3, #0]
 8006d76:	e05d      	b.n	8006e34 <USB_ActivateEndpoint+0x6ac>
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	691b      	ldr	r3, [r3, #16]
 8006d7c:	2b3e      	cmp	r3, #62	@ 0x3e
 8006d7e:	d81c      	bhi.n	8006dba <USB_ActivateEndpoint+0x632>
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	691b      	ldr	r3, [r3, #16]
 8006d84:	085b      	lsrs	r3, r3, #1
 8006d86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	f003 0301 	and.w	r3, r3, #1
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d004      	beq.n	8006da0 <USB_ActivateEndpoint+0x618>
 8006d96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d9a:	3301      	adds	r3, #1
 8006d9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006da0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006da2:	881b      	ldrh	r3, [r3, #0]
 8006da4:	b29a      	uxth	r2, r3
 8006da6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	029b      	lsls	r3, r3, #10
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	4313      	orrs	r3, r2
 8006db2:	b29a      	uxth	r2, r3
 8006db4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006db6:	801a      	strh	r2, [r3, #0]
 8006db8:	e03c      	b.n	8006e34 <USB_ActivateEndpoint+0x6ac>
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	691b      	ldr	r3, [r3, #16]
 8006dbe:	095b      	lsrs	r3, r3, #5
 8006dc0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	691b      	ldr	r3, [r3, #16]
 8006dc8:	f003 031f 	and.w	r3, r3, #31
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d104      	bne.n	8006dda <USB_ActivateEndpoint+0x652>
 8006dd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006dd4:	3b01      	subs	r3, #1
 8006dd6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006dda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ddc:	881b      	ldrh	r3, [r3, #0]
 8006dde:	b29a      	uxth	r2, r3
 8006de0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	029b      	lsls	r3, r3, #10
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	4313      	orrs	r3, r2
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006df2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006df6:	b29a      	uxth	r2, r3
 8006df8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006dfa:	801a      	strh	r2, [r3, #0]
 8006dfc:	e01a      	b.n	8006e34 <USB_ActivateEndpoint+0x6ac>
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	785b      	ldrb	r3, [r3, #1]
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d116      	bne.n	8006e34 <USB_ActivateEndpoint+0x6ac>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	461a      	mov	r2, r3
 8006e14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e16:	4413      	add	r3, r2
 8006e18:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	00da      	lsls	r2, r3, #3
 8006e20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e22:	4413      	add	r3, r2
 8006e24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006e28:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	691b      	ldr	r3, [r3, #16]
 8006e2e:	b29a      	uxth	r2, r3
 8006e30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e32:	801a      	strh	r2, [r3, #0]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	785b      	ldrb	r3, [r3, #1]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d16b      	bne.n	8006f18 <USB_ActivateEndpoint+0x790>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	461a      	mov	r2, r3
 8006e4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e50:	4413      	add	r3, r2
 8006e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	00da      	lsls	r2, r3, #3
 8006e5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e5c:	4413      	add	r3, r2
 8006e5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006e62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e66:	881b      	ldrh	r3, [r3, #0]
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e6e:	b29a      	uxth	r2, r3
 8006e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e72:	801a      	strh	r2, [r3, #0]
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	691b      	ldr	r3, [r3, #16]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d10a      	bne.n	8006e92 <USB_ActivateEndpoint+0x70a>
 8006e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e7e:	881b      	ldrh	r3, [r3, #0]
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e8a:	b29a      	uxth	r2, r3
 8006e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e8e:	801a      	strh	r2, [r3, #0]
 8006e90:	e05b      	b.n	8006f4a <USB_ActivateEndpoint+0x7c2>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	691b      	ldr	r3, [r3, #16]
 8006e96:	2b3e      	cmp	r3, #62	@ 0x3e
 8006e98:	d81c      	bhi.n	8006ed4 <USB_ActivateEndpoint+0x74c>
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	691b      	ldr	r3, [r3, #16]
 8006e9e:	085b      	lsrs	r3, r3, #1
 8006ea0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	f003 0301 	and.w	r3, r3, #1
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d004      	beq.n	8006eba <USB_ActivateEndpoint+0x732>
 8006eb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ebc:	881b      	ldrh	r3, [r3, #0]
 8006ebe:	b29a      	uxth	r2, r3
 8006ec0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	029b      	lsls	r3, r3, #10
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ed0:	801a      	strh	r2, [r3, #0]
 8006ed2:	e03a      	b.n	8006f4a <USB_ActivateEndpoint+0x7c2>
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	691b      	ldr	r3, [r3, #16]
 8006ed8:	095b      	lsrs	r3, r3, #5
 8006eda:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	691b      	ldr	r3, [r3, #16]
 8006ee2:	f003 031f 	and.w	r3, r3, #31
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d104      	bne.n	8006ef4 <USB_ActivateEndpoint+0x76c>
 8006eea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ef6:	881b      	ldrh	r3, [r3, #0]
 8006ef8:	b29a      	uxth	r2, r3
 8006efa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006efe:	b29b      	uxth	r3, r3
 8006f00:	029b      	lsls	r3, r3, #10
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	4313      	orrs	r3, r2
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f10:	b29a      	uxth	r2, r3
 8006f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f14:	801a      	strh	r2, [r3, #0]
 8006f16:	e018      	b.n	8006f4a <USB_ActivateEndpoint+0x7c2>
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	785b      	ldrb	r3, [r3, #1]
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d114      	bne.n	8006f4a <USB_ActivateEndpoint+0x7c2>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	461a      	mov	r2, r3
 8006f2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f2c:	4413      	add	r3, r2
 8006f2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	00da      	lsls	r2, r3, #3
 8006f36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f38:	4413      	add	r3, r2
 8006f3a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006f3e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	691b      	ldr	r3, [r3, #16]
 8006f44:	b29a      	uxth	r2, r3
 8006f46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f48:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	009b      	lsls	r3, r3, #2
 8006f52:	4413      	add	r3, r2
 8006f54:	881b      	ldrh	r3, [r3, #0]
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f60:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006f62:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f64:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006f68:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006f6a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f6c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006f70:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	781b      	ldrb	r3, [r3, #0]
 8006f78:	009b      	lsls	r3, r3, #2
 8006f7a:	441a      	add	r2, r3
 8006f7c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f8e:	b29b      	uxth	r3, r3
 8006f90:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	009b      	lsls	r3, r3, #2
 8006f9a:	4413      	add	r3, r2
 8006f9c:	881b      	ldrh	r3, [r3, #0]
 8006f9e:	b29b      	uxth	r3, r3
 8006fa0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fa8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8006faa:	687a      	ldr	r2, [r7, #4]
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	781b      	ldrb	r3, [r3, #0]
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	441a      	add	r2, r3
 8006fb4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006fb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fc6:	b29b      	uxth	r3, r3
 8006fc8:	8013      	strh	r3, [r2, #0]
 8006fca:	e0bc      	b.n	8007146 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	781b      	ldrb	r3, [r3, #0]
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	4413      	add	r3, r2
 8006fd6:	881b      	ldrh	r3, [r3, #0]
 8006fd8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8006fdc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006fe0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d01d      	beq.n	8007024 <USB_ActivateEndpoint+0x89c>
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	781b      	ldrb	r3, [r3, #0]
 8006fee:	009b      	lsls	r3, r3, #2
 8006ff0:	4413      	add	r3, r2
 8006ff2:	881b      	ldrh	r3, [r3, #0]
 8006ff4:	b29b      	uxth	r3, r3
 8006ff6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ffa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ffe:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8007002:	687a      	ldr	r2, [r7, #4]
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	781b      	ldrb	r3, [r3, #0]
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	441a      	add	r2, r3
 800700c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007010:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007014:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007018:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800701c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007020:	b29b      	uxth	r3, r3
 8007022:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007024:	687a      	ldr	r2, [r7, #4]
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	009b      	lsls	r3, r3, #2
 800702c:	4413      	add	r3, r2
 800702e:	881b      	ldrh	r3, [r3, #0]
 8007030:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8007034:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8007038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800703c:	2b00      	cmp	r3, #0
 800703e:	d01d      	beq.n	800707c <USB_ActivateEndpoint+0x8f4>
 8007040:	687a      	ldr	r2, [r7, #4]
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	4413      	add	r3, r2
 800704a:	881b      	ldrh	r3, [r3, #0]
 800704c:	b29b      	uxth	r3, r3
 800704e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007052:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007056:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800705a:	687a      	ldr	r2, [r7, #4]
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	781b      	ldrb	r3, [r3, #0]
 8007060:	009b      	lsls	r3, r3, #2
 8007062:	441a      	add	r2, r3
 8007064:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8007068:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800706c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007070:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007074:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007078:	b29b      	uxth	r3, r3
 800707a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	78db      	ldrb	r3, [r3, #3]
 8007080:	2b01      	cmp	r3, #1
 8007082:	d024      	beq.n	80070ce <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	4413      	add	r3, r2
 800708e:	881b      	ldrh	r3, [r3, #0]
 8007090:	b29b      	uxth	r3, r3
 8007092:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007096:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800709a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800709e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80070a2:	f083 0320 	eor.w	r3, r3, #32
 80070a6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	441a      	add	r2, r3
 80070b4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80070b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	8013      	strh	r3, [r2, #0]
 80070cc:	e01d      	b.n	800710a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	009b      	lsls	r3, r3, #2
 80070d6:	4413      	add	r3, r2
 80070d8:	881b      	ldrh	r3, [r3, #0]
 80070da:	b29b      	uxth	r3, r3
 80070dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070e4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	781b      	ldrb	r3, [r3, #0]
 80070ee:	009b      	lsls	r3, r3, #2
 80070f0:	441a      	add	r2, r3
 80070f2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80070f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007106:	b29b      	uxth	r3, r3
 8007108:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800710a:	687a      	ldr	r2, [r7, #4]
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	781b      	ldrb	r3, [r3, #0]
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	4413      	add	r3, r2
 8007114:	881b      	ldrh	r3, [r3, #0]
 8007116:	b29b      	uxth	r3, r3
 8007118:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800711c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007120:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	781b      	ldrb	r3, [r3, #0]
 800712a:	009b      	lsls	r3, r3, #2
 800712c:	441a      	add	r2, r3
 800712e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007132:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007136:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800713a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800713e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007142:	b29b      	uxth	r3, r3
 8007144:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007146:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800714a:	4618      	mov	r0, r3
 800714c:	379c      	adds	r7, #156	@ 0x9c
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr
 8007156:	bf00      	nop

08007158 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007158:	b480      	push	{r7}
 800715a:	b08d      	sub	sp, #52	@ 0x34
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	7b1b      	ldrb	r3, [r3, #12]
 8007166:	2b00      	cmp	r3, #0
 8007168:	f040 808e 	bne.w	8007288 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	785b      	ldrb	r3, [r3, #1]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d044      	beq.n	80071fe <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	781b      	ldrb	r3, [r3, #0]
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	4413      	add	r3, r2
 800717e:	881b      	ldrh	r3, [r3, #0]
 8007180:	81bb      	strh	r3, [r7, #12]
 8007182:	89bb      	ldrh	r3, [r7, #12]
 8007184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007188:	2b00      	cmp	r3, #0
 800718a:	d01b      	beq.n	80071c4 <USB_DeactivateEndpoint+0x6c>
 800718c:	687a      	ldr	r2, [r7, #4]
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	781b      	ldrb	r3, [r3, #0]
 8007192:	009b      	lsls	r3, r3, #2
 8007194:	4413      	add	r3, r2
 8007196:	881b      	ldrh	r3, [r3, #0]
 8007198:	b29b      	uxth	r3, r3
 800719a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800719e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071a2:	817b      	strh	r3, [r7, #10]
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	781b      	ldrb	r3, [r3, #0]
 80071aa:	009b      	lsls	r3, r3, #2
 80071ac:	441a      	add	r2, r3
 80071ae:	897b      	ldrh	r3, [r7, #10]
 80071b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071bc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80071c4:	687a      	ldr	r2, [r7, #4]
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	781b      	ldrb	r3, [r3, #0]
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	4413      	add	r3, r2
 80071ce:	881b      	ldrh	r3, [r3, #0]
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80071d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071da:	813b      	strh	r3, [r7, #8]
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	441a      	add	r2, r3
 80071e6:	893b      	ldrh	r3, [r7, #8]
 80071e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80071ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80071f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80071f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	8013      	strh	r3, [r2, #0]
 80071fc:	e192      	b.n	8007524 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	4413      	add	r3, r2
 8007208:	881b      	ldrh	r3, [r3, #0]
 800720a:	827b      	strh	r3, [r7, #18]
 800720c:	8a7b      	ldrh	r3, [r7, #18]
 800720e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007212:	2b00      	cmp	r3, #0
 8007214:	d01b      	beq.n	800724e <USB_DeactivateEndpoint+0xf6>
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	4413      	add	r3, r2
 8007220:	881b      	ldrh	r3, [r3, #0]
 8007222:	b29b      	uxth	r3, r3
 8007224:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007228:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800722c:	823b      	strh	r3, [r7, #16]
 800722e:	687a      	ldr	r2, [r7, #4]
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	441a      	add	r2, r3
 8007238:	8a3b      	ldrh	r3, [r7, #16]
 800723a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800723e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007242:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007246:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800724a:	b29b      	uxth	r3, r3
 800724c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	4413      	add	r3, r2
 8007258:	881b      	ldrh	r3, [r3, #0]
 800725a:	b29b      	uxth	r3, r3
 800725c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007260:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007264:	81fb      	strh	r3, [r7, #14]
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	441a      	add	r2, r3
 8007270:	89fb      	ldrh	r3, [r7, #14]
 8007272:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007276:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800727a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800727e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007282:	b29b      	uxth	r3, r3
 8007284:	8013      	strh	r3, [r2, #0]
 8007286:	e14d      	b.n	8007524 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	785b      	ldrb	r3, [r3, #1]
 800728c:	2b00      	cmp	r3, #0
 800728e:	f040 80a5 	bne.w	80073dc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	4413      	add	r3, r2
 800729c:	881b      	ldrh	r3, [r3, #0]
 800729e:	843b      	strh	r3, [r7, #32]
 80072a0:	8c3b      	ldrh	r3, [r7, #32]
 80072a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d01b      	beq.n	80072e2 <USB_DeactivateEndpoint+0x18a>
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	4413      	add	r3, r2
 80072b4:	881b      	ldrh	r3, [r3, #0]
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80072bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072c0:	83fb      	strh	r3, [r7, #30]
 80072c2:	687a      	ldr	r2, [r7, #4]
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	781b      	ldrb	r3, [r3, #0]
 80072c8:	009b      	lsls	r3, r3, #2
 80072ca:	441a      	add	r2, r3
 80072cc:	8bfb      	ldrh	r3, [r7, #30]
 80072ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80072da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072de:	b29b      	uxth	r3, r3
 80072e0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	781b      	ldrb	r3, [r3, #0]
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	4413      	add	r3, r2
 80072ec:	881b      	ldrh	r3, [r3, #0]
 80072ee:	83bb      	strh	r3, [r7, #28]
 80072f0:	8bbb      	ldrh	r3, [r7, #28]
 80072f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d01b      	beq.n	8007332 <USB_DeactivateEndpoint+0x1da>
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	781b      	ldrb	r3, [r3, #0]
 8007300:	009b      	lsls	r3, r3, #2
 8007302:	4413      	add	r3, r2
 8007304:	881b      	ldrh	r3, [r3, #0]
 8007306:	b29b      	uxth	r3, r3
 8007308:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800730c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007310:	837b      	strh	r3, [r7, #26]
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	009b      	lsls	r3, r3, #2
 800731a:	441a      	add	r2, r3
 800731c:	8b7b      	ldrh	r3, [r7, #26]
 800731e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007322:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007326:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800732a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800732e:	b29b      	uxth	r3, r3
 8007330:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007332:	687a      	ldr	r2, [r7, #4]
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	009b      	lsls	r3, r3, #2
 800733a:	4413      	add	r3, r2
 800733c:	881b      	ldrh	r3, [r3, #0]
 800733e:	b29b      	uxth	r3, r3
 8007340:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007344:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007348:	833b      	strh	r3, [r7, #24]
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	781b      	ldrb	r3, [r3, #0]
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	441a      	add	r2, r3
 8007354:	8b3b      	ldrh	r3, [r7, #24]
 8007356:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800735a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800735e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007362:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007366:	b29b      	uxth	r3, r3
 8007368:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800736a:	687a      	ldr	r2, [r7, #4]
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	009b      	lsls	r3, r3, #2
 8007372:	4413      	add	r3, r2
 8007374:	881b      	ldrh	r3, [r3, #0]
 8007376:	b29b      	uxth	r3, r3
 8007378:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800737c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007380:	82fb      	strh	r3, [r7, #22]
 8007382:	687a      	ldr	r2, [r7, #4]
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	781b      	ldrb	r3, [r3, #0]
 8007388:	009b      	lsls	r3, r3, #2
 800738a:	441a      	add	r2, r3
 800738c:	8afb      	ldrh	r3, [r7, #22]
 800738e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007392:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007396:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800739a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800739e:	b29b      	uxth	r3, r3
 80073a0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80073a2:	687a      	ldr	r2, [r7, #4]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	881b      	ldrh	r3, [r3, #0]
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073b8:	82bb      	strh	r3, [r7, #20]
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	441a      	add	r2, r3
 80073c4:	8abb      	ldrh	r3, [r7, #20]
 80073c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	8013      	strh	r3, [r2, #0]
 80073da:	e0a3      	b.n	8007524 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	781b      	ldrb	r3, [r3, #0]
 80073e2:	009b      	lsls	r3, r3, #2
 80073e4:	4413      	add	r3, r2
 80073e6:	881b      	ldrh	r3, [r3, #0]
 80073e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80073ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80073ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d01b      	beq.n	800742c <USB_DeactivateEndpoint+0x2d4>
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	009b      	lsls	r3, r3, #2
 80073fc:	4413      	add	r3, r2
 80073fe:	881b      	ldrh	r3, [r3, #0]
 8007400:	b29b      	uxth	r3, r3
 8007402:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007406:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800740a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	441a      	add	r2, r3
 8007416:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007418:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800741c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007420:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007424:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007428:	b29b      	uxth	r3, r3
 800742a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800742c:	687a      	ldr	r2, [r7, #4]
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	781b      	ldrb	r3, [r3, #0]
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	4413      	add	r3, r2
 8007436:	881b      	ldrh	r3, [r3, #0]
 8007438:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800743a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800743c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007440:	2b00      	cmp	r3, #0
 8007442:	d01b      	beq.n	800747c <USB_DeactivateEndpoint+0x324>
 8007444:	687a      	ldr	r2, [r7, #4]
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	781b      	ldrb	r3, [r3, #0]
 800744a:	009b      	lsls	r3, r3, #2
 800744c:	4413      	add	r3, r2
 800744e:	881b      	ldrh	r3, [r3, #0]
 8007450:	b29b      	uxth	r3, r3
 8007452:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007456:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800745a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	441a      	add	r2, r3
 8007466:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007468:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800746c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007470:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007474:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007478:	b29b      	uxth	r3, r3
 800747a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	009b      	lsls	r3, r3, #2
 8007484:	4413      	add	r3, r2
 8007486:	881b      	ldrh	r3, [r3, #0]
 8007488:	b29b      	uxth	r3, r3
 800748a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800748e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007492:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007494:	687a      	ldr	r2, [r7, #4]
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	781b      	ldrb	r3, [r3, #0]
 800749a:	009b      	lsls	r3, r3, #2
 800749c:	441a      	add	r2, r3
 800749e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80074a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80074ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	4413      	add	r3, r2
 80074be:	881b      	ldrh	r3, [r3, #0]
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074ca:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	009b      	lsls	r3, r3, #2
 80074d4:	441a      	add	r2, r3
 80074d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80074d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80074ec:	687a      	ldr	r2, [r7, #4]
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	781b      	ldrb	r3, [r3, #0]
 80074f2:	009b      	lsls	r3, r3, #2
 80074f4:	4413      	add	r3, r2
 80074f6:	881b      	ldrh	r3, [r3, #0]
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80074fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007502:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007504:	687a      	ldr	r2, [r7, #4]
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	781b      	ldrb	r3, [r3, #0]
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	441a      	add	r2, r3
 800750e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007510:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007514:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007518:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800751c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007520:	b29b      	uxth	r3, r3
 8007522:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007524:	2300      	movs	r3, #0
}
 8007526:	4618      	mov	r0, r3
 8007528:	3734      	adds	r7, #52	@ 0x34
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr

08007532 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007532:	b580      	push	{r7, lr}
 8007534:	b0ac      	sub	sp, #176	@ 0xb0
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
 800753a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	785b      	ldrb	r3, [r3, #1]
 8007540:	2b01      	cmp	r3, #1
 8007542:	f040 84ca 	bne.w	8007eda <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	699a      	ldr	r2, [r3, #24]
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	429a      	cmp	r2, r3
 8007550:	d904      	bls.n	800755c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	691b      	ldr	r3, [r3, #16]
 8007556:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800755a:	e003      	b.n	8007564 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	699b      	ldr	r3, [r3, #24]
 8007560:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	7b1b      	ldrb	r3, [r3, #12]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d122      	bne.n	80075b2 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	6959      	ldr	r1, [r3, #20]
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	88da      	ldrh	r2, [r3, #6]
 8007574:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007578:	b29b      	uxth	r3, r3
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f000 febd 	bl	80082fa <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	613b      	str	r3, [r7, #16]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800758a:	b29b      	uxth	r3, r3
 800758c:	461a      	mov	r2, r3
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	4413      	add	r3, r2
 8007592:	613b      	str	r3, [r7, #16]
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	781b      	ldrb	r3, [r3, #0]
 8007598:	00da      	lsls	r2, r3, #3
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	4413      	add	r3, r2
 800759e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80075a2:	60fb      	str	r3, [r7, #12]
 80075a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075a8:	b29a      	uxth	r2, r3
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	801a      	strh	r2, [r3, #0]
 80075ae:	f000 bc6f 	b.w	8007e90 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	78db      	ldrb	r3, [r3, #3]
 80075b6:	2b02      	cmp	r3, #2
 80075b8:	f040 831e 	bne.w	8007bf8 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	6a1a      	ldr	r2, [r3, #32]
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	691b      	ldr	r3, [r3, #16]
 80075c4:	429a      	cmp	r2, r3
 80075c6:	f240 82cf 	bls.w	8007b68 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80075ca:	687a      	ldr	r2, [r7, #4]
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	781b      	ldrb	r3, [r3, #0]
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	4413      	add	r3, r2
 80075d4:	881b      	ldrh	r3, [r3, #0]
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075e0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	781b      	ldrb	r3, [r3, #0]
 80075ea:	009b      	lsls	r3, r3, #2
 80075ec:	441a      	add	r2, r3
 80075ee:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80075f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075fa:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80075fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007602:	b29b      	uxth	r3, r3
 8007604:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	6a1a      	ldr	r2, [r3, #32]
 800760a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800760e:	1ad2      	subs	r2, r2, r3
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007614:	687a      	ldr	r2, [r7, #4]
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	4413      	add	r3, r2
 800761e:	881b      	ldrh	r3, [r3, #0]
 8007620:	b29b      	uxth	r3, r3
 8007622:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007626:	2b00      	cmp	r3, #0
 8007628:	f000 814f 	beq.w	80078ca <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	785b      	ldrb	r3, [r3, #1]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d16b      	bne.n	8007710 <USB_EPStartXfer+0x1de>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007642:	b29b      	uxth	r3, r3
 8007644:	461a      	mov	r2, r3
 8007646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007648:	4413      	add	r3, r2
 800764a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	00da      	lsls	r2, r3, #3
 8007652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007654:	4413      	add	r3, r2
 8007656:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800765a:	627b      	str	r3, [r7, #36]	@ 0x24
 800765c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800765e:	881b      	ldrh	r3, [r3, #0]
 8007660:	b29b      	uxth	r3, r3
 8007662:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007666:	b29a      	uxth	r2, r3
 8007668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766a:	801a      	strh	r2, [r3, #0]
 800766c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007670:	2b00      	cmp	r3, #0
 8007672:	d10a      	bne.n	800768a <USB_EPStartXfer+0x158>
 8007674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007676:	881b      	ldrh	r3, [r3, #0]
 8007678:	b29b      	uxth	r3, r3
 800767a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800767e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007682:	b29a      	uxth	r2, r3
 8007684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007686:	801a      	strh	r2, [r3, #0]
 8007688:	e05b      	b.n	8007742 <USB_EPStartXfer+0x210>
 800768a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800768e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007690:	d81c      	bhi.n	80076cc <USB_EPStartXfer+0x19a>
 8007692:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007696:	085b      	lsrs	r3, r3, #1
 8007698:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800769c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076a0:	f003 0301 	and.w	r3, r3, #1
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d004      	beq.n	80076b2 <USB_EPStartXfer+0x180>
 80076a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80076ac:	3301      	adds	r3, #1
 80076ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80076b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b4:	881b      	ldrh	r3, [r3, #0]
 80076b6:	b29a      	uxth	r2, r3
 80076b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80076bc:	b29b      	uxth	r3, r3
 80076be:	029b      	lsls	r3, r3, #10
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	4313      	orrs	r3, r2
 80076c4:	b29a      	uxth	r2, r3
 80076c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c8:	801a      	strh	r2, [r3, #0]
 80076ca:	e03a      	b.n	8007742 <USB_EPStartXfer+0x210>
 80076cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076d0:	095b      	lsrs	r3, r3, #5
 80076d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80076d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076da:	f003 031f 	and.w	r3, r3, #31
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d104      	bne.n	80076ec <USB_EPStartXfer+0x1ba>
 80076e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80076e6:	3b01      	subs	r3, #1
 80076e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80076ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ee:	881b      	ldrh	r3, [r3, #0]
 80076f0:	b29a      	uxth	r2, r3
 80076f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	029b      	lsls	r3, r3, #10
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	4313      	orrs	r3, r2
 80076fe:	b29b      	uxth	r3, r3
 8007700:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007704:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007708:	b29a      	uxth	r2, r3
 800770a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800770c:	801a      	strh	r2, [r3, #0]
 800770e:	e018      	b.n	8007742 <USB_EPStartXfer+0x210>
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	785b      	ldrb	r3, [r3, #1]
 8007714:	2b01      	cmp	r3, #1
 8007716:	d114      	bne.n	8007742 <USB_EPStartXfer+0x210>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800771e:	b29b      	uxth	r3, r3
 8007720:	461a      	mov	r2, r3
 8007722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007724:	4413      	add	r3, r2
 8007726:	633b      	str	r3, [r7, #48]	@ 0x30
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	781b      	ldrb	r3, [r3, #0]
 800772c:	00da      	lsls	r2, r3, #3
 800772e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007730:	4413      	add	r3, r2
 8007732:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007736:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007738:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800773c:	b29a      	uxth	r2, r3
 800773e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007740:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	895b      	ldrh	r3, [r3, #10]
 8007746:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	6959      	ldr	r1, [r3, #20]
 800774e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007752:	b29b      	uxth	r3, r3
 8007754:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f000 fdce 	bl	80082fa <USB_WritePMA>
            ep->xfer_buff += len;
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	695a      	ldr	r2, [r3, #20]
 8007762:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007766:	441a      	add	r2, r3
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	6a1a      	ldr	r2, [r3, #32]
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	691b      	ldr	r3, [r3, #16]
 8007774:	429a      	cmp	r2, r3
 8007776:	d907      	bls.n	8007788 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	6a1a      	ldr	r2, [r3, #32]
 800777c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007780:	1ad2      	subs	r2, r2, r3
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	621a      	str	r2, [r3, #32]
 8007786:	e006      	b.n	8007796 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	6a1b      	ldr	r3, [r3, #32]
 800778c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	2200      	movs	r2, #0
 8007794:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	785b      	ldrb	r3, [r3, #1]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d16b      	bne.n	8007876 <USB_EPStartXfer+0x344>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	61bb      	str	r3, [r7, #24]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	461a      	mov	r2, r3
 80077ac:	69bb      	ldr	r3, [r7, #24]
 80077ae:	4413      	add	r3, r2
 80077b0:	61bb      	str	r3, [r7, #24]
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	781b      	ldrb	r3, [r3, #0]
 80077b6:	00da      	lsls	r2, r3, #3
 80077b8:	69bb      	ldr	r3, [r7, #24]
 80077ba:	4413      	add	r3, r2
 80077bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80077c0:	617b      	str	r3, [r7, #20]
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	881b      	ldrh	r3, [r3, #0]
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80077cc:	b29a      	uxth	r2, r3
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	801a      	strh	r2, [r3, #0]
 80077d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d10a      	bne.n	80077f0 <USB_EPStartXfer+0x2be>
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	881b      	ldrh	r3, [r3, #0]
 80077de:	b29b      	uxth	r3, r3
 80077e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077e8:	b29a      	uxth	r2, r3
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	801a      	strh	r2, [r3, #0]
 80077ee:	e05d      	b.n	80078ac <USB_EPStartXfer+0x37a>
 80077f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077f4:	2b3e      	cmp	r3, #62	@ 0x3e
 80077f6:	d81c      	bhi.n	8007832 <USB_EPStartXfer+0x300>
 80077f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077fc:	085b      	lsrs	r3, r3, #1
 80077fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007802:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007806:	f003 0301 	and.w	r3, r3, #1
 800780a:	2b00      	cmp	r3, #0
 800780c:	d004      	beq.n	8007818 <USB_EPStartXfer+0x2e6>
 800780e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007812:	3301      	adds	r3, #1
 8007814:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	881b      	ldrh	r3, [r3, #0]
 800781c:	b29a      	uxth	r2, r3
 800781e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007822:	b29b      	uxth	r3, r3
 8007824:	029b      	lsls	r3, r3, #10
 8007826:	b29b      	uxth	r3, r3
 8007828:	4313      	orrs	r3, r2
 800782a:	b29a      	uxth	r2, r3
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	801a      	strh	r2, [r3, #0]
 8007830:	e03c      	b.n	80078ac <USB_EPStartXfer+0x37a>
 8007832:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007836:	095b      	lsrs	r3, r3, #5
 8007838:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800783c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007840:	f003 031f 	and.w	r3, r3, #31
 8007844:	2b00      	cmp	r3, #0
 8007846:	d104      	bne.n	8007852 <USB_EPStartXfer+0x320>
 8007848:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800784c:	3b01      	subs	r3, #1
 800784e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007852:	697b      	ldr	r3, [r7, #20]
 8007854:	881b      	ldrh	r3, [r3, #0]
 8007856:	b29a      	uxth	r2, r3
 8007858:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800785c:	b29b      	uxth	r3, r3
 800785e:	029b      	lsls	r3, r3, #10
 8007860:	b29b      	uxth	r3, r3
 8007862:	4313      	orrs	r3, r2
 8007864:	b29b      	uxth	r3, r3
 8007866:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800786a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800786e:	b29a      	uxth	r2, r3
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	801a      	strh	r2, [r3, #0]
 8007874:	e01a      	b.n	80078ac <USB_EPStartXfer+0x37a>
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	785b      	ldrb	r3, [r3, #1]
 800787a:	2b01      	cmp	r3, #1
 800787c:	d116      	bne.n	80078ac <USB_EPStartXfer+0x37a>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	623b      	str	r3, [r7, #32]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007888:	b29b      	uxth	r3, r3
 800788a:	461a      	mov	r2, r3
 800788c:	6a3b      	ldr	r3, [r7, #32]
 800788e:	4413      	add	r3, r2
 8007890:	623b      	str	r3, [r7, #32]
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	781b      	ldrb	r3, [r3, #0]
 8007896:	00da      	lsls	r2, r3, #3
 8007898:	6a3b      	ldr	r3, [r7, #32]
 800789a:	4413      	add	r3, r2
 800789c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80078a0:	61fb      	str	r3, [r7, #28]
 80078a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078a6:	b29a      	uxth	r2, r3
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	891b      	ldrh	r3, [r3, #8]
 80078b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	6959      	ldr	r1, [r3, #20]
 80078b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078bc:	b29b      	uxth	r3, r3
 80078be:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f000 fd19 	bl	80082fa <USB_WritePMA>
 80078c8:	e2e2      	b.n	8007e90 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	785b      	ldrb	r3, [r3, #1]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d16b      	bne.n	80079aa <USB_EPStartXfer+0x478>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078dc:	b29b      	uxth	r3, r3
 80078de:	461a      	mov	r2, r3
 80078e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078e2:	4413      	add	r3, r2
 80078e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	781b      	ldrb	r3, [r3, #0]
 80078ea:	00da      	lsls	r2, r3, #3
 80078ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078ee:	4413      	add	r3, r2
 80078f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80078f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80078f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078f8:	881b      	ldrh	r3, [r3, #0]
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007900:	b29a      	uxth	r2, r3
 8007902:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007904:	801a      	strh	r2, [r3, #0]
 8007906:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800790a:	2b00      	cmp	r3, #0
 800790c:	d10a      	bne.n	8007924 <USB_EPStartXfer+0x3f2>
 800790e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007910:	881b      	ldrh	r3, [r3, #0]
 8007912:	b29b      	uxth	r3, r3
 8007914:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007918:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800791c:	b29a      	uxth	r2, r3
 800791e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007920:	801a      	strh	r2, [r3, #0]
 8007922:	e05d      	b.n	80079e0 <USB_EPStartXfer+0x4ae>
 8007924:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007928:	2b3e      	cmp	r3, #62	@ 0x3e
 800792a:	d81c      	bhi.n	8007966 <USB_EPStartXfer+0x434>
 800792c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007930:	085b      	lsrs	r3, r3, #1
 8007932:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007936:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800793a:	f003 0301 	and.w	r3, r3, #1
 800793e:	2b00      	cmp	r3, #0
 8007940:	d004      	beq.n	800794c <USB_EPStartXfer+0x41a>
 8007942:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007946:	3301      	adds	r3, #1
 8007948:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800794c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800794e:	881b      	ldrh	r3, [r3, #0]
 8007950:	b29a      	uxth	r2, r3
 8007952:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007956:	b29b      	uxth	r3, r3
 8007958:	029b      	lsls	r3, r3, #10
 800795a:	b29b      	uxth	r3, r3
 800795c:	4313      	orrs	r3, r2
 800795e:	b29a      	uxth	r2, r3
 8007960:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007962:	801a      	strh	r2, [r3, #0]
 8007964:	e03c      	b.n	80079e0 <USB_EPStartXfer+0x4ae>
 8007966:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800796a:	095b      	lsrs	r3, r3, #5
 800796c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007970:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007974:	f003 031f 	and.w	r3, r3, #31
 8007978:	2b00      	cmp	r3, #0
 800797a:	d104      	bne.n	8007986 <USB_EPStartXfer+0x454>
 800797c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007980:	3b01      	subs	r3, #1
 8007982:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007986:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007988:	881b      	ldrh	r3, [r3, #0]
 800798a:	b29a      	uxth	r2, r3
 800798c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007990:	b29b      	uxth	r3, r3
 8007992:	029b      	lsls	r3, r3, #10
 8007994:	b29b      	uxth	r3, r3
 8007996:	4313      	orrs	r3, r2
 8007998:	b29b      	uxth	r3, r3
 800799a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800799e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079a2:	b29a      	uxth	r2, r3
 80079a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079a6:	801a      	strh	r2, [r3, #0]
 80079a8:	e01a      	b.n	80079e0 <USB_EPStartXfer+0x4ae>
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	785b      	ldrb	r3, [r3, #1]
 80079ae:	2b01      	cmp	r3, #1
 80079b0:	d116      	bne.n	80079e0 <USB_EPStartXfer+0x4ae>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80079bc:	b29b      	uxth	r3, r3
 80079be:	461a      	mov	r2, r3
 80079c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079c2:	4413      	add	r3, r2
 80079c4:	653b      	str	r3, [r7, #80]	@ 0x50
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	781b      	ldrb	r3, [r3, #0]
 80079ca:	00da      	lsls	r2, r3, #3
 80079cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079ce:	4413      	add	r3, r2
 80079d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80079d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079da:	b29a      	uxth	r2, r3
 80079dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079de:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	891b      	ldrh	r3, [r3, #8]
 80079e4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	6959      	ldr	r1, [r3, #20]
 80079ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079f0:	b29b      	uxth	r3, r3
 80079f2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 fc7f 	bl	80082fa <USB_WritePMA>
            ep->xfer_buff += len;
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	695a      	ldr	r2, [r3, #20]
 8007a00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a04:	441a      	add	r2, r3
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	6a1a      	ldr	r2, [r3, #32]
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	691b      	ldr	r3, [r3, #16]
 8007a12:	429a      	cmp	r2, r3
 8007a14:	d907      	bls.n	8007a26 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	6a1a      	ldr	r2, [r3, #32]
 8007a1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a1e:	1ad2      	subs	r2, r2, r3
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	621a      	str	r2, [r3, #32]
 8007a24:	e006      	b.n	8007a34 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	6a1b      	ldr	r3, [r3, #32]
 8007a2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	2200      	movs	r2, #0
 8007a32:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	785b      	ldrb	r3, [r3, #1]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d16b      	bne.n	8007b18 <USB_EPStartXfer+0x5e6>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a50:	4413      	add	r3, r2
 8007a52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	781b      	ldrb	r3, [r3, #0]
 8007a58:	00da      	lsls	r2, r3, #3
 8007a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a5c:	4413      	add	r3, r2
 8007a5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007a62:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a66:	881b      	ldrh	r3, [r3, #0]
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a72:	801a      	strh	r2, [r3, #0]
 8007a74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d10a      	bne.n	8007a92 <USB_EPStartXfer+0x560>
 8007a7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a7e:	881b      	ldrh	r3, [r3, #0]
 8007a80:	b29b      	uxth	r3, r3
 8007a82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a8a:	b29a      	uxth	r2, r3
 8007a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a8e:	801a      	strh	r2, [r3, #0]
 8007a90:	e05b      	b.n	8007b4a <USB_EPStartXfer+0x618>
 8007a92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a96:	2b3e      	cmp	r3, #62	@ 0x3e
 8007a98:	d81c      	bhi.n	8007ad4 <USB_EPStartXfer+0x5a2>
 8007a9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a9e:	085b      	lsrs	r3, r3, #1
 8007aa0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007aa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007aa8:	f003 0301 	and.w	r3, r3, #1
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d004      	beq.n	8007aba <USB_EPStartXfer+0x588>
 8007ab0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007ab4:	3301      	adds	r3, #1
 8007ab6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007aba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007abc:	881b      	ldrh	r3, [r3, #0]
 8007abe:	b29a      	uxth	r2, r3
 8007ac0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	029b      	lsls	r3, r3, #10
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	4313      	orrs	r3, r2
 8007acc:	b29a      	uxth	r2, r3
 8007ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ad0:	801a      	strh	r2, [r3, #0]
 8007ad2:	e03a      	b.n	8007b4a <USB_EPStartXfer+0x618>
 8007ad4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ad8:	095b      	lsrs	r3, r3, #5
 8007ada:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007ade:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ae2:	f003 031f 	and.w	r3, r3, #31
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d104      	bne.n	8007af4 <USB_EPStartXfer+0x5c2>
 8007aea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007aee:	3b01      	subs	r3, #1
 8007af0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007af6:	881b      	ldrh	r3, [r3, #0]
 8007af8:	b29a      	uxth	r2, r3
 8007afa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	029b      	lsls	r3, r3, #10
 8007b02:	b29b      	uxth	r3, r3
 8007b04:	4313      	orrs	r3, r2
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b10:	b29a      	uxth	r2, r3
 8007b12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b14:	801a      	strh	r2, [r3, #0]
 8007b16:	e018      	b.n	8007b4a <USB_EPStartXfer+0x618>
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	785b      	ldrb	r3, [r3, #1]
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d114      	bne.n	8007b4a <USB_EPStartXfer+0x618>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	461a      	mov	r2, r3
 8007b2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b2c:	4413      	add	r3, r2
 8007b2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	781b      	ldrb	r3, [r3, #0]
 8007b34:	00da      	lsls	r2, r3, #3
 8007b36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b38:	4413      	add	r3, r2
 8007b3a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b44:	b29a      	uxth	r2, r3
 8007b46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b48:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	895b      	ldrh	r3, [r3, #10]
 8007b4e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	6959      	ldr	r1, [r3, #20]
 8007b56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b5a:	b29b      	uxth	r3, r3
 8007b5c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f000 fbca 	bl	80082fa <USB_WritePMA>
 8007b66:	e193      	b.n	8007e90 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	6a1b      	ldr	r3, [r3, #32]
 8007b6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007b70:	687a      	ldr	r2, [r7, #4]
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	781b      	ldrb	r3, [r3, #0]
 8007b76:	009b      	lsls	r3, r3, #2
 8007b78:	4413      	add	r3, r2
 8007b7a:	881b      	ldrh	r3, [r3, #0]
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007b82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b86:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007b8a:	687a      	ldr	r2, [r7, #4]
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	781b      	ldrb	r3, [r3, #0]
 8007b90:	009b      	lsls	r3, r3, #2
 8007b92:	441a      	add	r2, r3
 8007b94:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007b98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ba0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ba4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	461a      	mov	r2, r3
 8007bba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bbc:	4413      	add	r3, r2
 8007bbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	781b      	ldrb	r3, [r3, #0]
 8007bc4:	00da      	lsls	r2, r3, #3
 8007bc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bc8:	4413      	add	r3, r2
 8007bca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007bce:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007bd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bd4:	b29a      	uxth	r2, r3
 8007bd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007bd8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	891b      	ldrh	r3, [r3, #8]
 8007bde:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	6959      	ldr	r1, [r3, #20]
 8007be6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f000 fb82 	bl	80082fa <USB_WritePMA>
 8007bf6:	e14b      	b.n	8007e90 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	6a1a      	ldr	r2, [r3, #32]
 8007bfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c00:	1ad2      	subs	r2, r2, r3
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007c06:	687a      	ldr	r2, [r7, #4]
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	781b      	ldrb	r3, [r3, #0]
 8007c0c:	009b      	lsls	r3, r3, #2
 8007c0e:	4413      	add	r3, r2
 8007c10:	881b      	ldrh	r3, [r3, #0]
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	f000 809a 	beq.w	8007d52 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	673b      	str	r3, [r7, #112]	@ 0x70
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	785b      	ldrb	r3, [r3, #1]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d16b      	bne.n	8007d02 <USB_EPStartXfer+0x7d0>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c34:	b29b      	uxth	r3, r3
 8007c36:	461a      	mov	r2, r3
 8007c38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007c3a:	4413      	add	r3, r2
 8007c3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	00da      	lsls	r2, r3, #3
 8007c44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007c46:	4413      	add	r3, r2
 8007c48:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007c4c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007c4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c50:	881b      	ldrh	r3, [r3, #0]
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c58:	b29a      	uxth	r2, r3
 8007c5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c5c:	801a      	strh	r2, [r3, #0]
 8007c5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d10a      	bne.n	8007c7c <USB_EPStartXfer+0x74a>
 8007c66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c68:	881b      	ldrh	r3, [r3, #0]
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c74:	b29a      	uxth	r2, r3
 8007c76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007c78:	801a      	strh	r2, [r3, #0]
 8007c7a:	e05b      	b.n	8007d34 <USB_EPStartXfer+0x802>
 8007c7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c80:	2b3e      	cmp	r3, #62	@ 0x3e
 8007c82:	d81c      	bhi.n	8007cbe <USB_EPStartXfer+0x78c>
 8007c84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c88:	085b      	lsrs	r3, r3, #1
 8007c8a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007c8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c92:	f003 0301 	and.w	r3, r3, #1
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d004      	beq.n	8007ca4 <USB_EPStartXfer+0x772>
 8007c9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ca4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ca6:	881b      	ldrh	r3, [r3, #0]
 8007ca8:	b29a      	uxth	r2, r3
 8007caa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	029b      	lsls	r3, r3, #10
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	4313      	orrs	r3, r2
 8007cb6:	b29a      	uxth	r2, r3
 8007cb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007cba:	801a      	strh	r2, [r3, #0]
 8007cbc:	e03a      	b.n	8007d34 <USB_EPStartXfer+0x802>
 8007cbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007cc2:	095b      	lsrs	r3, r3, #5
 8007cc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007cc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ccc:	f003 031f 	and.w	r3, r3, #31
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d104      	bne.n	8007cde <USB_EPStartXfer+0x7ac>
 8007cd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007cd8:	3b01      	subs	r3, #1
 8007cda:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007cde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ce0:	881b      	ldrh	r3, [r3, #0]
 8007ce2:	b29a      	uxth	r2, r3
 8007ce4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ce8:	b29b      	uxth	r3, r3
 8007cea:	029b      	lsls	r3, r3, #10
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	4313      	orrs	r3, r2
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cfa:	b29a      	uxth	r2, r3
 8007cfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007cfe:	801a      	strh	r2, [r3, #0]
 8007d00:	e018      	b.n	8007d34 <USB_EPStartXfer+0x802>
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	785b      	ldrb	r3, [r3, #1]
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d114      	bne.n	8007d34 <USB_EPStartXfer+0x802>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	461a      	mov	r2, r3
 8007d14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d16:	4413      	add	r3, r2
 8007d18:	673b      	str	r3, [r7, #112]	@ 0x70
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	00da      	lsls	r2, r3, #3
 8007d20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d22:	4413      	add	r3, r2
 8007d24:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d28:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007d2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d32:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	895b      	ldrh	r3, [r3, #10]
 8007d38:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	6959      	ldr	r1, [r3, #20]
 8007d40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f000 fad5 	bl	80082fa <USB_WritePMA>
 8007d50:	e09e      	b.n	8007e90 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	785b      	ldrb	r3, [r3, #1]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d16b      	bne.n	8007e32 <USB_EPStartXfer+0x900>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	461a      	mov	r2, r3
 8007d68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007d6a:	4413      	add	r3, r2
 8007d6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	00da      	lsls	r2, r3, #3
 8007d74:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007d76:	4413      	add	r3, r2
 8007d78:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007d7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007d7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d80:	881b      	ldrh	r3, [r3, #0]
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d88:	b29a      	uxth	r2, r3
 8007d8a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d8c:	801a      	strh	r2, [r3, #0]
 8007d8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d10a      	bne.n	8007dac <USB_EPStartXfer+0x87a>
 8007d96:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d98:	881b      	ldrh	r3, [r3, #0]
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007da0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007da4:	b29a      	uxth	r2, r3
 8007da6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007da8:	801a      	strh	r2, [r3, #0]
 8007daa:	e063      	b.n	8007e74 <USB_EPStartXfer+0x942>
 8007dac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007db0:	2b3e      	cmp	r3, #62	@ 0x3e
 8007db2:	d81c      	bhi.n	8007dee <USB_EPStartXfer+0x8bc>
 8007db4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007db8:	085b      	lsrs	r3, r3, #1
 8007dba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007dbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dc2:	f003 0301 	and.w	r3, r3, #1
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d004      	beq.n	8007dd4 <USB_EPStartXfer+0x8a2>
 8007dca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007dce:	3301      	adds	r3, #1
 8007dd0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007dd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007dd6:	881b      	ldrh	r3, [r3, #0]
 8007dd8:	b29a      	uxth	r2, r3
 8007dda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007dde:	b29b      	uxth	r3, r3
 8007de0:	029b      	lsls	r3, r3, #10
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	4313      	orrs	r3, r2
 8007de6:	b29a      	uxth	r2, r3
 8007de8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007dea:	801a      	strh	r2, [r3, #0]
 8007dec:	e042      	b.n	8007e74 <USB_EPStartXfer+0x942>
 8007dee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007df2:	095b      	lsrs	r3, r3, #5
 8007df4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007df8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dfc:	f003 031f 	and.w	r3, r3, #31
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d104      	bne.n	8007e0e <USB_EPStartXfer+0x8dc>
 8007e04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007e08:	3b01      	subs	r3, #1
 8007e0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007e0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e10:	881b      	ldrh	r3, [r3, #0]
 8007e12:	b29a      	uxth	r2, r3
 8007e14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	029b      	lsls	r3, r3, #10
 8007e1c:	b29b      	uxth	r3, r3
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e2a:	b29a      	uxth	r2, r3
 8007e2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007e2e:	801a      	strh	r2, [r3, #0]
 8007e30:	e020      	b.n	8007e74 <USB_EPStartXfer+0x942>
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	785b      	ldrb	r3, [r3, #1]
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d11c      	bne.n	8007e74 <USB_EPStartXfer+0x942>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	461a      	mov	r2, r3
 8007e4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007e4e:	4413      	add	r3, r2
 8007e50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	781b      	ldrb	r3, [r3, #0]
 8007e58:	00da      	lsls	r2, r3, #3
 8007e5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007e5e:	4413      	add	r3, r2
 8007e60:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007e64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e6c:	b29a      	uxth	r2, r3
 8007e6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007e72:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	891b      	ldrh	r3, [r3, #8]
 8007e78:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	6959      	ldr	r1, [r3, #20]
 8007e80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f000 fa35 	bl	80082fa <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007e90:	687a      	ldr	r2, [r7, #4]
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	781b      	ldrb	r3, [r3, #0]
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	4413      	add	r3, r2
 8007e9a:	881b      	ldrh	r3, [r3, #0]
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ea2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ea6:	817b      	strh	r3, [r7, #10]
 8007ea8:	897b      	ldrh	r3, [r7, #10]
 8007eaa:	f083 0310 	eor.w	r3, r3, #16
 8007eae:	817b      	strh	r3, [r7, #10]
 8007eb0:	897b      	ldrh	r3, [r7, #10]
 8007eb2:	f083 0320 	eor.w	r3, r3, #32
 8007eb6:	817b      	strh	r3, [r7, #10]
 8007eb8:	687a      	ldr	r2, [r7, #4]
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	781b      	ldrb	r3, [r3, #0]
 8007ebe:	009b      	lsls	r3, r3, #2
 8007ec0:	441a      	add	r2, r3
 8007ec2:	897b      	ldrh	r3, [r7, #10]
 8007ec4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ec8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ecc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ed0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	8013      	strh	r3, [r2, #0]
 8007ed8:	e0d5      	b.n	8008086 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	7b1b      	ldrb	r3, [r3, #12]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d156      	bne.n	8007f90 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	699b      	ldr	r3, [r3, #24]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d122      	bne.n	8007f30 <USB_EPStartXfer+0x9fe>
 8007eea:	683b      	ldr	r3, [r7, #0]
 8007eec:	78db      	ldrb	r3, [r3, #3]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d11e      	bne.n	8007f30 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8007ef2:	687a      	ldr	r2, [r7, #4]
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	781b      	ldrb	r3, [r3, #0]
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	4413      	add	r3, r2
 8007efc:	881b      	ldrh	r3, [r3, #0]
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f08:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	009b      	lsls	r3, r3, #2
 8007f14:	441a      	add	r2, r3
 8007f16:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007f1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f22:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007f26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	8013      	strh	r3, [r2, #0]
 8007f2e:	e01d      	b.n	8007f6c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8007f30:	687a      	ldr	r2, [r7, #4]
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	781b      	ldrb	r3, [r3, #0]
 8007f36:	009b      	lsls	r3, r3, #2
 8007f38:	4413      	add	r3, r2
 8007f3a:	881b      	ldrh	r3, [r3, #0]
 8007f3c:	b29b      	uxth	r3, r3
 8007f3e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007f42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f46:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	781b      	ldrb	r3, [r3, #0]
 8007f50:	009b      	lsls	r3, r3, #2
 8007f52:	441a      	add	r2, r3
 8007f54:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8007f58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f68:	b29b      	uxth	r3, r3
 8007f6a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	699a      	ldr	r2, [r3, #24]
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	691b      	ldr	r3, [r3, #16]
 8007f74:	429a      	cmp	r2, r3
 8007f76:	d907      	bls.n	8007f88 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	699a      	ldr	r2, [r3, #24]
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	691b      	ldr	r3, [r3, #16]
 8007f80:	1ad2      	subs	r2, r2, r3
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	619a      	str	r2, [r3, #24]
 8007f86:	e054      	b.n	8008032 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	619a      	str	r2, [r3, #24]
 8007f8e:	e050      	b.n	8008032 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	78db      	ldrb	r3, [r3, #3]
 8007f94:	2b02      	cmp	r3, #2
 8007f96:	d142      	bne.n	800801e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	69db      	ldr	r3, [r3, #28]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d048      	beq.n	8008032 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007fa0:	687a      	ldr	r2, [r7, #4]
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	781b      	ldrb	r3, [r3, #0]
 8007fa6:	009b      	lsls	r3, r3, #2
 8007fa8:	4413      	add	r3, r2
 8007faa:	881b      	ldrh	r3, [r3, #0]
 8007fac:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007fb0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007fb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d005      	beq.n	8007fc8 <USB_EPStartXfer+0xa96>
 8007fbc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d10b      	bne.n	8007fe0 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007fc8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007fcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d12e      	bne.n	8008032 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007fd4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007fd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d128      	bne.n	8008032 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	4413      	add	r3, r2
 8007fea:	881b      	ldrh	r3, [r3, #0]
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ff2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ff6:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	781b      	ldrb	r3, [r3, #0]
 8008000:	009b      	lsls	r3, r3, #2
 8008002:	441a      	add	r2, r3
 8008004:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8008008:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800800c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008010:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008014:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008018:	b29b      	uxth	r3, r3
 800801a:	8013      	strh	r3, [r2, #0]
 800801c:	e009      	b.n	8008032 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	78db      	ldrb	r3, [r3, #3]
 8008022:	2b01      	cmp	r3, #1
 8008024:	d103      	bne.n	800802e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	2200      	movs	r2, #0
 800802a:	619a      	str	r2, [r3, #24]
 800802c:	e001      	b.n	8008032 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	e02a      	b.n	8008088 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008032:	687a      	ldr	r2, [r7, #4]
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	4413      	add	r3, r2
 800803c:	881b      	ldrh	r3, [r3, #0]
 800803e:	b29b      	uxth	r3, r3
 8008040:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008044:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008048:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800804c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008050:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008054:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008058:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800805c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008060:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	009b      	lsls	r3, r3, #2
 800806c:	441a      	add	r2, r3
 800806e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008072:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008076:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800807a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800807e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008082:	b29b      	uxth	r3, r3
 8008084:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008086:	2300      	movs	r3, #0
}
 8008088:	4618      	mov	r0, r3
 800808a:	37b0      	adds	r7, #176	@ 0xb0
 800808c:	46bd      	mov	sp, r7
 800808e:	bd80      	pop	{r7, pc}

08008090 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008090:	b480      	push	{r7}
 8008092:	b085      	sub	sp, #20
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	785b      	ldrb	r3, [r3, #1]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d020      	beq.n	80080e4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80080a2:	687a      	ldr	r2, [r7, #4]
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	781b      	ldrb	r3, [r3, #0]
 80080a8:	009b      	lsls	r3, r3, #2
 80080aa:	4413      	add	r3, r2
 80080ac:	881b      	ldrh	r3, [r3, #0]
 80080ae:	b29b      	uxth	r3, r3
 80080b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080b8:	81bb      	strh	r3, [r7, #12]
 80080ba:	89bb      	ldrh	r3, [r7, #12]
 80080bc:	f083 0310 	eor.w	r3, r3, #16
 80080c0:	81bb      	strh	r3, [r7, #12]
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	781b      	ldrb	r3, [r3, #0]
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	441a      	add	r2, r3
 80080cc:	89bb      	ldrh	r3, [r7, #12]
 80080ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080de:	b29b      	uxth	r3, r3
 80080e0:	8013      	strh	r3, [r2, #0]
 80080e2:	e01f      	b.n	8008124 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	781b      	ldrb	r3, [r3, #0]
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	4413      	add	r3, r2
 80080ee:	881b      	ldrh	r3, [r3, #0]
 80080f0:	b29b      	uxth	r3, r3
 80080f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80080f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080fa:	81fb      	strh	r3, [r7, #14]
 80080fc:	89fb      	ldrh	r3, [r7, #14]
 80080fe:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008102:	81fb      	strh	r3, [r7, #14]
 8008104:	687a      	ldr	r2, [r7, #4]
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	009b      	lsls	r3, r3, #2
 800810c:	441a      	add	r2, r3
 800810e:	89fb      	ldrh	r3, [r7, #14]
 8008110:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008114:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008118:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800811c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008120:	b29b      	uxth	r3, r3
 8008122:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008124:	2300      	movs	r3, #0
}
 8008126:	4618      	mov	r0, r3
 8008128:	3714      	adds	r7, #20
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr

08008132 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008132:	b480      	push	{r7}
 8008134:	b087      	sub	sp, #28
 8008136:	af00      	add	r7, sp, #0
 8008138:	6078      	str	r0, [r7, #4]
 800813a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	785b      	ldrb	r3, [r3, #1]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d04c      	beq.n	80081de <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	781b      	ldrb	r3, [r3, #0]
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	4413      	add	r3, r2
 800814e:	881b      	ldrh	r3, [r3, #0]
 8008150:	823b      	strh	r3, [r7, #16]
 8008152:	8a3b      	ldrh	r3, [r7, #16]
 8008154:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008158:	2b00      	cmp	r3, #0
 800815a:	d01b      	beq.n	8008194 <USB_EPClearStall+0x62>
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	009b      	lsls	r3, r3, #2
 8008164:	4413      	add	r3, r2
 8008166:	881b      	ldrh	r3, [r3, #0]
 8008168:	b29b      	uxth	r3, r3
 800816a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800816e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008172:	81fb      	strh	r3, [r7, #14]
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	781b      	ldrb	r3, [r3, #0]
 800817a:	009b      	lsls	r3, r3, #2
 800817c:	441a      	add	r2, r3
 800817e:	89fb      	ldrh	r3, [r7, #14]
 8008180:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008184:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008188:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800818c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008190:	b29b      	uxth	r3, r3
 8008192:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	78db      	ldrb	r3, [r3, #3]
 8008198:	2b01      	cmp	r3, #1
 800819a:	d06c      	beq.n	8008276 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	4413      	add	r3, r2
 80081a6:	881b      	ldrh	r3, [r3, #0]
 80081a8:	b29b      	uxth	r3, r3
 80081aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081b2:	81bb      	strh	r3, [r7, #12]
 80081b4:	89bb      	ldrh	r3, [r7, #12]
 80081b6:	f083 0320 	eor.w	r3, r3, #32
 80081ba:	81bb      	strh	r3, [r7, #12]
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	441a      	add	r2, r3
 80081c6:	89bb      	ldrh	r3, [r7, #12]
 80081c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081d8:	b29b      	uxth	r3, r3
 80081da:	8013      	strh	r3, [r2, #0]
 80081dc:	e04b      	b.n	8008276 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	781b      	ldrb	r3, [r3, #0]
 80081e4:	009b      	lsls	r3, r3, #2
 80081e6:	4413      	add	r3, r2
 80081e8:	881b      	ldrh	r3, [r3, #0]
 80081ea:	82fb      	strh	r3, [r7, #22]
 80081ec:	8afb      	ldrh	r3, [r7, #22]
 80081ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d01b      	beq.n	800822e <USB_EPClearStall+0xfc>
 80081f6:	687a      	ldr	r2, [r7, #4]
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	781b      	ldrb	r3, [r3, #0]
 80081fc:	009b      	lsls	r3, r3, #2
 80081fe:	4413      	add	r3, r2
 8008200:	881b      	ldrh	r3, [r3, #0]
 8008202:	b29b      	uxth	r3, r3
 8008204:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008208:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800820c:	82bb      	strh	r3, [r7, #20]
 800820e:	687a      	ldr	r2, [r7, #4]
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	781b      	ldrb	r3, [r3, #0]
 8008214:	009b      	lsls	r3, r3, #2
 8008216:	441a      	add	r2, r3
 8008218:	8abb      	ldrh	r3, [r7, #20]
 800821a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800821e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008222:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008226:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800822a:	b29b      	uxth	r3, r3
 800822c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800822e:	687a      	ldr	r2, [r7, #4]
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	4413      	add	r3, r2
 8008238:	881b      	ldrh	r3, [r3, #0]
 800823a:	b29b      	uxth	r3, r3
 800823c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008240:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008244:	827b      	strh	r3, [r7, #18]
 8008246:	8a7b      	ldrh	r3, [r7, #18]
 8008248:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800824c:	827b      	strh	r3, [r7, #18]
 800824e:	8a7b      	ldrh	r3, [r7, #18]
 8008250:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008254:	827b      	strh	r3, [r7, #18]
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	781b      	ldrb	r3, [r3, #0]
 800825c:	009b      	lsls	r3, r3, #2
 800825e:	441a      	add	r2, r3
 8008260:	8a7b      	ldrh	r3, [r7, #18]
 8008262:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008266:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800826a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800826e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008272:	b29b      	uxth	r3, r3
 8008274:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008276:	2300      	movs	r3, #0
}
 8008278:	4618      	mov	r0, r3
 800827a:	371c      	adds	r7, #28
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr

08008284 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008284:	b480      	push	{r7}
 8008286:	b083      	sub	sp, #12
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	460b      	mov	r3, r1
 800828e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008290:	78fb      	ldrb	r3, [r7, #3]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d103      	bne.n	800829e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2280      	movs	r2, #128	@ 0x80
 800829a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800829e:	2300      	movs	r3, #0
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	370c      	adds	r7, #12
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr

080082ac <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b083      	sub	sp, #12
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082c4:	b29a      	uxth	r2, r3
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80082cc:	2300      	movs	r3, #0
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	370c      	adds	r7, #12
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr

080082da <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80082da:	b480      	push	{r7}
 80082dc:	b085      	sub	sp, #20
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80082ec:	68fb      	ldr	r3, [r7, #12]
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3714      	adds	r7, #20
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr

080082fa <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80082fa:	b480      	push	{r7}
 80082fc:	b08b      	sub	sp, #44	@ 0x2c
 80082fe:	af00      	add	r7, sp, #0
 8008300:	60f8      	str	r0, [r7, #12]
 8008302:	60b9      	str	r1, [r7, #8]
 8008304:	4611      	mov	r1, r2
 8008306:	461a      	mov	r2, r3
 8008308:	460b      	mov	r3, r1
 800830a:	80fb      	strh	r3, [r7, #6]
 800830c:	4613      	mov	r3, r2
 800830e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008310:	88bb      	ldrh	r3, [r7, #4]
 8008312:	3301      	adds	r3, #1
 8008314:	085b      	lsrs	r3, r3, #1
 8008316:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008320:	88fa      	ldrh	r2, [r7, #6]
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	4413      	add	r3, r2
 8008326:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800832a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800832c:	69bb      	ldr	r3, [r7, #24]
 800832e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008330:	e01c      	b.n	800836c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8008332:	69fb      	ldr	r3, [r7, #28]
 8008334:	781b      	ldrb	r3, [r3, #0]
 8008336:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008338:	69fb      	ldr	r3, [r7, #28]
 800833a:	3301      	adds	r3, #1
 800833c:	781b      	ldrb	r3, [r3, #0]
 800833e:	b21b      	sxth	r3, r3
 8008340:	021b      	lsls	r3, r3, #8
 8008342:	b21a      	sxth	r2, r3
 8008344:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008348:	4313      	orrs	r3, r2
 800834a:	b21b      	sxth	r3, r3
 800834c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800834e:	6a3b      	ldr	r3, [r7, #32]
 8008350:	8a7a      	ldrh	r2, [r7, #18]
 8008352:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008354:	6a3b      	ldr	r3, [r7, #32]
 8008356:	3302      	adds	r3, #2
 8008358:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800835a:	69fb      	ldr	r3, [r7, #28]
 800835c:	3301      	adds	r3, #1
 800835e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008360:	69fb      	ldr	r3, [r7, #28]
 8008362:	3301      	adds	r3, #1
 8008364:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008368:	3b01      	subs	r3, #1
 800836a:	627b      	str	r3, [r7, #36]	@ 0x24
 800836c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836e:	2b00      	cmp	r3, #0
 8008370:	d1df      	bne.n	8008332 <USB_WritePMA+0x38>
  }
}
 8008372:	bf00      	nop
 8008374:	bf00      	nop
 8008376:	372c      	adds	r7, #44	@ 0x2c
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr

08008380 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008380:	b480      	push	{r7}
 8008382:	b08b      	sub	sp, #44	@ 0x2c
 8008384:	af00      	add	r7, sp, #0
 8008386:	60f8      	str	r0, [r7, #12]
 8008388:	60b9      	str	r1, [r7, #8]
 800838a:	4611      	mov	r1, r2
 800838c:	461a      	mov	r2, r3
 800838e:	460b      	mov	r3, r1
 8008390:	80fb      	strh	r3, [r7, #6]
 8008392:	4613      	mov	r3, r2
 8008394:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008396:	88bb      	ldrh	r3, [r7, #4]
 8008398:	085b      	lsrs	r3, r3, #1
 800839a:	b29b      	uxth	r3, r3
 800839c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80083a2:	68bb      	ldr	r3, [r7, #8]
 80083a4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80083a6:	88fa      	ldrh	r2, [r7, #6]
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	4413      	add	r3, r2
 80083ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80083b0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80083b2:	69bb      	ldr	r3, [r7, #24]
 80083b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80083b6:	e018      	b.n	80083ea <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80083b8:	6a3b      	ldr	r3, [r7, #32]
 80083ba:	881b      	ldrh	r3, [r3, #0]
 80083bc:	b29b      	uxth	r3, r3
 80083be:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80083c0:	6a3b      	ldr	r3, [r7, #32]
 80083c2:	3302      	adds	r3, #2
 80083c4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	b2da      	uxtb	r2, r3
 80083ca:	69fb      	ldr	r3, [r7, #28]
 80083cc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	3301      	adds	r3, #1
 80083d2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	0a1b      	lsrs	r3, r3, #8
 80083d8:	b2da      	uxtb	r2, r3
 80083da:	69fb      	ldr	r3, [r7, #28]
 80083dc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80083de:	69fb      	ldr	r3, [r7, #28]
 80083e0:	3301      	adds	r3, #1
 80083e2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80083e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e6:	3b01      	subs	r3, #1
 80083e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80083ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1e3      	bne.n	80083b8 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80083f0:	88bb      	ldrh	r3, [r7, #4]
 80083f2:	f003 0301 	and.w	r3, r3, #1
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d007      	beq.n	800840c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80083fc:	6a3b      	ldr	r3, [r7, #32]
 80083fe:	881b      	ldrh	r3, [r3, #0]
 8008400:	b29b      	uxth	r3, r3
 8008402:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	b2da      	uxtb	r2, r3
 8008408:	69fb      	ldr	r3, [r7, #28]
 800840a:	701a      	strb	r2, [r3, #0]
  }
}
 800840c:	bf00      	nop
 800840e:	372c      	adds	r7, #44	@ 0x2c
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr

08008418 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800841c:	4907      	ldr	r1, [pc, #28]	@ (800843c <MX_FATFS_Init+0x24>)
 800841e:	4808      	ldr	r0, [pc, #32]	@ (8008440 <MX_FATFS_Init+0x28>)
 8008420:	f002 ff9a 	bl	800b358 <FATFS_LinkDriver>
 8008424:	4603      	mov	r3, r0
 8008426:	2b00      	cmp	r3, #0
 8008428:	d002      	beq.n	8008430 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800842a:	f04f 33ff 	mov.w	r3, #4294967295
 800842e:	e003      	b.n	8008438 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8008430:	4b04      	ldr	r3, [pc, #16]	@ (8008444 <MX_FATFS_Init+0x2c>)
 8008432:	2201      	movs	r2, #1
 8008434:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 8008436:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8008438:	4618      	mov	r0, r3
 800843a:	bd80      	pop	{r7, pc}
 800843c:	2000045c 	.word	0x2000045c
 8008440:	20000010 	.word	0x20000010
 8008444:	20000460 	.word	0x20000460

08008448 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008448:	b480      	push	{r7}
 800844a:	b083      	sub	sp, #12
 800844c:	af00      	add	r7, sp, #0
 800844e:	4603      	mov	r3, r0
 8008450:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8008452:	4b06      	ldr	r3, [pc, #24]	@ (800846c <USER_initialize+0x24>)
 8008454:	2201      	movs	r2, #1
 8008456:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008458:	4b04      	ldr	r3, [pc, #16]	@ (800846c <USER_initialize+0x24>)
 800845a:	781b      	ldrb	r3, [r3, #0]
 800845c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800845e:	4618      	mov	r0, r3
 8008460:	370c      	adds	r7, #12
 8008462:	46bd      	mov	sp, r7
 8008464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008468:	4770      	bx	lr
 800846a:	bf00      	nop
 800846c:	2000000c 	.word	0x2000000c

08008470 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008470:	b480      	push	{r7}
 8008472:	b083      	sub	sp, #12
 8008474:	af00      	add	r7, sp, #0
 8008476:	4603      	mov	r3, r0
 8008478:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800847a:	4b06      	ldr	r3, [pc, #24]	@ (8008494 <USER_status+0x24>)
 800847c:	2201      	movs	r2, #1
 800847e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008480:	4b04      	ldr	r3, [pc, #16]	@ (8008494 <USER_status+0x24>)
 8008482:	781b      	ldrb	r3, [r3, #0]
 8008484:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8008486:	4618      	mov	r0, r3
 8008488:	370c      	adds	r7, #12
 800848a:	46bd      	mov	sp, r7
 800848c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008490:	4770      	bx	lr
 8008492:	bf00      	nop
 8008494:	2000000c 	.word	0x2000000c

08008498 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008498:	b480      	push	{r7}
 800849a:	b085      	sub	sp, #20
 800849c:	af00      	add	r7, sp, #0
 800849e:	60b9      	str	r1, [r7, #8]
 80084a0:	607a      	str	r2, [r7, #4]
 80084a2:	603b      	str	r3, [r7, #0]
 80084a4:	4603      	mov	r3, r0
 80084a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 80084a8:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3714      	adds	r7, #20
 80084ae:	46bd      	mov	sp, r7
 80084b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b4:	4770      	bx	lr

080084b6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80084b6:	b480      	push	{r7}
 80084b8:	b085      	sub	sp, #20
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	60b9      	str	r1, [r7, #8]
 80084be:	607a      	str	r2, [r7, #4]
 80084c0:	603b      	str	r3, [r7, #0]
 80084c2:	4603      	mov	r3, r0
 80084c4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 80084c6:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3714      	adds	r7, #20
 80084cc:	46bd      	mov	sp, r7
 80084ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d2:	4770      	bx	lr

080084d4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b085      	sub	sp, #20
 80084d8:	af00      	add	r7, sp, #0
 80084da:	4603      	mov	r3, r0
 80084dc:	603a      	str	r2, [r7, #0]
 80084de:	71fb      	strb	r3, [r7, #7]
 80084e0:	460b      	mov	r3, r1
 80084e2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 80084e4:	2301      	movs	r3, #1
 80084e6:	73fb      	strb	r3, [r7, #15]
    return res;
 80084e8:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3714      	adds	r7, #20
 80084ee:	46bd      	mov	sp, r7
 80084f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f4:	4770      	bx	lr

080084f6 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80084f6:	b580      	push	{r7, lr}
 80084f8:	b084      	sub	sp, #16
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	6078      	str	r0, [r7, #4]
 80084fe:	460b      	mov	r3, r1
 8008500:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 8008502:	f44f 701d 	mov.w	r0, #628	@ 0x274
 8008506:	f003 fbab 	bl	800bc60 <USBD_static_malloc>
 800850a:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d105      	bne.n	800851e <USBD_MSC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2200      	movs	r2, #0
 8008516:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800851a:	2302      	movs	r3, #2
 800851c:	e034      	b.n	8008588 <USBD_MSC_Init+0x92>
  }

  pdev->pClassData = (void *)hmsc;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	68fa      	ldr	r2, [r7, #12]
 8008522:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	7c1b      	ldrb	r3, [r3, #16]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d115      	bne.n	800855a <USBD_MSC_Init+0x64>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800852e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008532:	2202      	movs	r2, #2
 8008534:	2101      	movs	r1, #1
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f003 fa19 	bl	800b96e <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2201      	movs	r2, #1
 8008540:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8008544:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008548:	2202      	movs	r2, #2
 800854a:	2181      	movs	r1, #129	@ 0x81
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f003 fa0e 	bl	800b96e <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2201      	movs	r2, #1
 8008556:	871a      	strh	r2, [r3, #56]	@ 0x38
 8008558:	e012      	b.n	8008580 <USBD_MSC_Init+0x8a>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800855a:	2340      	movs	r3, #64	@ 0x40
 800855c:	2202      	movs	r2, #2
 800855e:	2101      	movs	r1, #1
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f003 fa04 	bl	800b96e <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2201      	movs	r2, #1
 800856a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800856e:	2340      	movs	r3, #64	@ 0x40
 8008570:	2202      	movs	r2, #2
 8008572:	2181      	movs	r1, #129	@ 0x81
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f003 f9fa 	bl	800b96e <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2201      	movs	r2, #1
 800857e:	871a      	strh	r2, [r3, #56]	@ 0x38
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f000 f998 	bl	80088b6 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 8008586:	2300      	movs	r3, #0
}
 8008588:	4618      	mov	r0, r3
 800858a:	3710      	adds	r7, #16
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}

08008590 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b082      	sub	sp, #8
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
 8008598:	460b      	mov	r3, r1
 800859a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSC_EPOUT_ADDR);
 800859c:	2101      	movs	r1, #1
 800859e:	6878      	ldr	r0, [r7, #4]
 80085a0:	f003 fa0b 	bl	800b9ba <USBD_LL_CloseEP>
  pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 0U;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSC_EPIN_ADDR);
 80085ac:	2181      	movs	r1, #129	@ 0x81
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f003 fa03 	bl	800b9ba <USBD_LL_CloseEP>
  pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 0U;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2200      	movs	r2, #0
 80085b8:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Free MSC Class Resources */
  if (pdev->pClassData != NULL)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d00c      	beq.n	80085de <USBD_MSC_DeInit+0x4e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 f9d4 	bl	8008972 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassData);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80085d0:	4618      	mov	r0, r3
 80085d2:	f003 fb53 	bl	800bc7c <USBD_static_free>
    pdev->pClassData = NULL;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2200      	movs	r2, #0
 80085da:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80085de:	2300      	movs	r3, #0
}
 80085e0:	4618      	mov	r0, r3
 80085e2:	3708      	adds	r7, #8
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}

080085e8 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b086      	sub	sp, #24
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
 80085f0:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80085f8:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 80085fa:	2300      	movs	r3, #0
 80085fc:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 80085fe:	2300      	movs	r3, #0
 8008600:	81fb      	strh	r3, [r7, #14]

  if (hmsc == NULL)
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d101      	bne.n	800860c <USBD_MSC_Setup+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008608:	2303      	movs	r3, #3
 800860a:	e0db      	b.n	80087c4 <USBD_MSC_Setup+0x1dc>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008614:	2b00      	cmp	r3, #0
 8008616:	d04e      	beq.n	80086b6 <USBD_MSC_Setup+0xce>
 8008618:	2b20      	cmp	r3, #32
 800861a:	f040 80cb 	bne.w	80087b4 <USBD_MSC_Setup+0x1cc>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	785b      	ldrb	r3, [r3, #1]
 8008622:	2bfe      	cmp	r3, #254	@ 0xfe
 8008624:	d002      	beq.n	800862c <USBD_MSC_Setup+0x44>
 8008626:	2bff      	cmp	r3, #255	@ 0xff
 8008628:	d025      	beq.n	8008676 <USBD_MSC_Setup+0x8e>
 800862a:	e03c      	b.n	80086a6 <USBD_MSC_Setup+0xbe>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	885b      	ldrh	r3, [r3, #2]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d119      	bne.n	8008668 <USBD_MSC_Setup+0x80>
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	88db      	ldrh	r3, [r3, #6]
 8008638:	2b01      	cmp	r3, #1
 800863a:	d115      	bne.n	8008668 <USBD_MSC_Setup+0x80>
              ((req->bmRequest & 0x80U) == 0x80U))
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	781b      	ldrb	r3, [r3, #0]
 8008640:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8008642:	2b00      	cmp	r3, #0
 8008644:	da10      	bge.n	8008668 <USBD_MSC_Setup+0x80>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800864c:	699b      	ldr	r3, [r3, #24]
 800864e:	4798      	blx	r3
 8008650:	4603      	mov	r3, r0
 8008652:	461a      	mov	r2, r3
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	2201      	movs	r2, #1
 800865c:	4619      	mov	r1, r3
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f002 fdcb 	bl	800b1fa <USBD_CtlSendData>
 8008664:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008666:	e025      	b.n	80086b4 <USBD_MSC_Setup+0xcc>
            USBD_CtlError(pdev, req);
 8008668:	6839      	ldr	r1, [r7, #0]
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f002 fd54 	bl	800b118 <USBD_CtlError>
            ret = USBD_FAIL;
 8008670:	2303      	movs	r3, #3
 8008672:	75fb      	strb	r3, [r7, #23]
          break;
 8008674:	e01e      	b.n	80086b4 <USBD_MSC_Setup+0xcc>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	885b      	ldrh	r3, [r3, #2]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d10c      	bne.n	8008698 <USBD_MSC_Setup+0xb0>
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	88db      	ldrh	r3, [r3, #6]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d108      	bne.n	8008698 <USBD_MSC_Setup+0xb0>
              ((req->bmRequest & 0x80U) != 0x80U))
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800868c:	2b00      	cmp	r3, #0
 800868e:	db03      	blt.n	8008698 <USBD_MSC_Setup+0xb0>
          {
            MSC_BOT_Reset(pdev);
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f000 f948 	bl	8008926 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008696:	e00d      	b.n	80086b4 <USBD_MSC_Setup+0xcc>
            USBD_CtlError(pdev, req);
 8008698:	6839      	ldr	r1, [r7, #0]
 800869a:	6878      	ldr	r0, [r7, #4]
 800869c:	f002 fd3c 	bl	800b118 <USBD_CtlError>
            ret = USBD_FAIL;
 80086a0:	2303      	movs	r3, #3
 80086a2:	75fb      	strb	r3, [r7, #23]
          break;
 80086a4:	e006      	b.n	80086b4 <USBD_MSC_Setup+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80086a6:	6839      	ldr	r1, [r7, #0]
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f002 fd35 	bl	800b118 <USBD_CtlError>
          ret = USBD_FAIL;
 80086ae:	2303      	movs	r3, #3
 80086b0:	75fb      	strb	r3, [r7, #23]
          break;
 80086b2:	bf00      	nop
      }
      break;
 80086b4:	e085      	b.n	80087c2 <USBD_MSC_Setup+0x1da>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	785b      	ldrb	r3, [r3, #1]
 80086ba:	2b0b      	cmp	r3, #11
 80086bc:	d871      	bhi.n	80087a2 <USBD_MSC_Setup+0x1ba>
 80086be:	a201      	add	r2, pc, #4	@ (adr r2, 80086c4 <USBD_MSC_Setup+0xdc>)
 80086c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086c4:	080086f5 	.word	0x080086f5
 80086c8:	08008771 	.word	0x08008771
 80086cc:	080087a3 	.word	0x080087a3
 80086d0:	080087a3 	.word	0x080087a3
 80086d4:	080087a3 	.word	0x080087a3
 80086d8:	080087a3 	.word	0x080087a3
 80086dc:	080087a3 	.word	0x080087a3
 80086e0:	080087a3 	.word	0x080087a3
 80086e4:	080087a3 	.word	0x080087a3
 80086e8:	080087a3 	.word	0x080087a3
 80086ec:	0800871f 	.word	0x0800871f
 80086f0:	08008749 	.word	0x08008749
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086fa:	b2db      	uxtb	r3, r3
 80086fc:	2b03      	cmp	r3, #3
 80086fe:	d107      	bne.n	8008710 <USBD_MSC_Setup+0x128>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008700:	f107 030e 	add.w	r3, r7, #14
 8008704:	2202      	movs	r2, #2
 8008706:	4619      	mov	r1, r3
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	f002 fd76 	bl	800b1fa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800870e:	e050      	b.n	80087b2 <USBD_MSC_Setup+0x1ca>
            USBD_CtlError(pdev, req);
 8008710:	6839      	ldr	r1, [r7, #0]
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f002 fd00 	bl	800b118 <USBD_CtlError>
            ret = USBD_FAIL;
 8008718:	2303      	movs	r3, #3
 800871a:	75fb      	strb	r3, [r7, #23]
          break;
 800871c:	e049      	b.n	80087b2 <USBD_MSC_Setup+0x1ca>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008724:	b2db      	uxtb	r3, r3
 8008726:	2b03      	cmp	r3, #3
 8008728:	d107      	bne.n	800873a <USBD_MSC_Setup+0x152>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	3304      	adds	r3, #4
 800872e:	2201      	movs	r2, #1
 8008730:	4619      	mov	r1, r3
 8008732:	6878      	ldr	r0, [r7, #4]
 8008734:	f002 fd61 	bl	800b1fa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008738:	e03b      	b.n	80087b2 <USBD_MSC_Setup+0x1ca>
            USBD_CtlError(pdev, req);
 800873a:	6839      	ldr	r1, [r7, #0]
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f002 fceb 	bl	800b118 <USBD_CtlError>
            ret = USBD_FAIL;
 8008742:	2303      	movs	r3, #3
 8008744:	75fb      	strb	r3, [r7, #23]
          break;
 8008746:	e034      	b.n	80087b2 <USBD_MSC_Setup+0x1ca>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800874e:	b2db      	uxtb	r3, r3
 8008750:	2b03      	cmp	r3, #3
 8008752:	d106      	bne.n	8008762 <USBD_MSC_Setup+0x17a>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	885b      	ldrh	r3, [r3, #2]
 8008758:	b2db      	uxtb	r3, r3
 800875a:	461a      	mov	r2, r3
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008760:	e027      	b.n	80087b2 <USBD_MSC_Setup+0x1ca>
            USBD_CtlError(pdev, req);
 8008762:	6839      	ldr	r1, [r7, #0]
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f002 fcd7 	bl	800b118 <USBD_CtlError>
            ret = USBD_FAIL;
 800876a:	2303      	movs	r3, #3
 800876c:	75fb      	strb	r3, [r7, #23]
          break;
 800876e:	e020      	b.n	80087b2 <USBD_MSC_Setup+0x1ca>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008776:	b2db      	uxtb	r3, r3
 8008778:	2b03      	cmp	r3, #3
 800877a:	d119      	bne.n	80087b0 <USBD_MSC_Setup+0x1c8>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	885b      	ldrh	r3, [r3, #2]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d115      	bne.n	80087b0 <USBD_MSC_Setup+0x1c8>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	889b      	ldrh	r3, [r3, #4]
 8008788:	b2db      	uxtb	r3, r3
 800878a:	4619      	mov	r1, r3
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f003 f933 	bl	800b9f8 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	889b      	ldrh	r3, [r3, #4]
 8008796:	b2db      	uxtb	r3, r3
 8008798:	4619      	mov	r1, r3
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 fa82 	bl	8008ca4 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 80087a0:	e006      	b.n	80087b0 <USBD_MSC_Setup+0x1c8>

        default:
          USBD_CtlError(pdev, req);
 80087a2:	6839      	ldr	r1, [r7, #0]
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f002 fcb7 	bl	800b118 <USBD_CtlError>
          ret = USBD_FAIL;
 80087aa:	2303      	movs	r3, #3
 80087ac:	75fb      	strb	r3, [r7, #23]
          break;
 80087ae:	e000      	b.n	80087b2 <USBD_MSC_Setup+0x1ca>
          break;
 80087b0:	bf00      	nop
      }
      break;
 80087b2:	e006      	b.n	80087c2 <USBD_MSC_Setup+0x1da>

    default:
      USBD_CtlError(pdev, req);
 80087b4:	6839      	ldr	r1, [r7, #0]
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f002 fcae 	bl	800b118 <USBD_CtlError>
      ret = USBD_FAIL;
 80087bc:	2303      	movs	r3, #3
 80087be:	75fb      	strb	r3, [r7, #23]
      break;
 80087c0:	bf00      	nop
  }

  return (uint8_t)ret;
 80087c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3718      	adds	r7, #24
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b082      	sub	sp, #8
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
 80087d4:	460b      	mov	r3, r1
 80087d6:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 80087d8:	78fb      	ldrb	r3, [r7, #3]
 80087da:	4619      	mov	r1, r3
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f000 f8dc 	bl	800899a <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 80087e2:	2300      	movs	r3, #0
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3708      	adds	r7, #8
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}

080087ec <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b082      	sub	sp, #8
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
 80087f4:	460b      	mov	r3, r1
 80087f6:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 80087f8:	78fb      	ldrb	r3, [r7, #3]
 80087fa:	4619      	mov	r1, r3
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 f902 	bl	8008a06 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 8008802:	2300      	movs	r3, #0
}
 8008804:	4618      	mov	r0, r3
 8008806:	3708      	adds	r7, #8
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}

0800880c <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_CfgHSDesc);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2220      	movs	r2, #32
 8008818:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgHSDesc;
 800881a:	4b03      	ldr	r3, [pc, #12]	@ (8008828 <USBD_MSC_GetHSCfgDesc+0x1c>)
}
 800881c:	4618      	mov	r0, r3
 800881e:	370c      	adds	r7, #12
 8008820:	46bd      	mov	sp, r7
 8008822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008826:	4770      	bx	lr
 8008828:	2000005c 	.word	0x2000005c

0800882c <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800882c:	b480      	push	{r7}
 800882e:	b083      	sub	sp, #12
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_CfgFSDesc);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2220      	movs	r2, #32
 8008838:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgFSDesc;
 800883a:	4b03      	ldr	r3, [pc, #12]	@ (8008848 <USBD_MSC_GetFSCfgDesc+0x1c>)
}
 800883c:	4618      	mov	r0, r3
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr
 8008848:	2000007c 	.word	0x2000007c

0800884c <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800884c:	b480      	push	{r7}
 800884e:	b083      	sub	sp, #12
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_OtherSpeedCfgDesc);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2220      	movs	r2, #32
 8008858:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_OtherSpeedCfgDesc;
 800885a:	4b03      	ldr	r3, [pc, #12]	@ (8008868 <USBD_MSC_GetOtherSpeedCfgDesc+0x1c>)
}
 800885c:	4618      	mov	r0, r3
 800885e:	370c      	adds	r7, #12
 8008860:	46bd      	mov	sp, r7
 8008862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008866:	4770      	bx	lr
 8008868:	2000009c 	.word	0x2000009c

0800886c <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800886c:	b480      	push	{r7}
 800886e:	b083      	sub	sp, #12
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	220a      	movs	r2, #10
 8008878:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800887a:	4b03      	ldr	r3, [pc, #12]	@ (8008888 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800887c:	4618      	mov	r0, r3
 800887e:	370c      	adds	r7, #12
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr
 8008888:	200000bc 	.word	0x200000bc

0800888c <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800888c:	b480      	push	{r7}
 800888e:	b083      	sub	sp, #12
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
 8008894:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d101      	bne.n	80088a0 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800889c:	2303      	movs	r3, #3
 800889e:	e004      	b.n	80088aa <USBD_MSC_RegisterStorage+0x1e>
  }

  pdev->pUserData = fops;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	683a      	ldr	r2, [r7, #0]
 80088a4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80088a8:	2300      	movs	r3, #0
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	370c      	adds	r7, #12
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr

080088b6 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 80088b6:	b580      	push	{r7, lr}
 80088b8:	b084      	sub	sp, #16
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80088c4:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d028      	beq.n	800891e <MSC_BOT_Init+0x68>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2200      	movs	r2, #0
 80088d0:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2200      	movs	r2, #0
 80088d6:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	2200      	movs	r2, #0
 80088dc:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2200      	movs	r2, #0
 80088e4:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2200      	movs	r2, #0
 80088ec:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData)->Init(0U);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	2000      	movs	r0, #0
 80088fa:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSC_EPOUT_ADDR);
 80088fc:	2101      	movs	r1, #1
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f003 f87a 	bl	800b9f8 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSC_EPIN_ADDR);
 8008904:	2181      	movs	r1, #129	@ 0x81
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f003 f876 	bl	800b9f8 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8008912:	231f      	movs	r3, #31
 8008914:	2101      	movs	r1, #1
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f003 f937 	bl	800bb8a <USBD_LL_PrepareReceive>
 800891c:	e000      	b.n	8008920 <MSC_BOT_Init+0x6a>
    return;
 800891e:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8008920:	3710      	adds	r7, #16
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}

08008926 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 8008926:	b580      	push	{r7, lr}
 8008928:	b084      	sub	sp, #16
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008934:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d016      	beq.n	800896a <MSC_BOT_Reset+0x44>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2200      	movs	r2, #0
 8008940:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2201      	movs	r2, #1
 8008946:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSC_EPIN_ADDR);
 8008948:	2181      	movs	r1, #129	@ 0x81
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f003 f892 	bl	800ba74 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSC_EPOUT_ADDR);
 8008950:	2101      	movs	r1, #1
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	f003 f88e 	bl	800ba74 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800895e:	231f      	movs	r3, #31
 8008960:	2101      	movs	r1, #1
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f003 f911 	bl	800bb8a <USBD_LL_PrepareReceive>
 8008968:	e000      	b.n	800896c <MSC_BOT_Reset+0x46>
    return;
 800896a:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800896c:	3710      	adds	r7, #16
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}

08008972 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 8008972:	b480      	push	{r7}
 8008974:	b085      	sub	sp, #20
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008980:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d002      	beq.n	800898e <MSC_BOT_DeInit+0x1c>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2200      	movs	r2, #0
 800898c:	721a      	strb	r2, [r3, #8]
  }
}
 800898e:	bf00      	nop
 8008990:	3714      	adds	r7, #20
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr

0800899a <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800899a:	b580      	push	{r7, lr}
 800899c:	b084      	sub	sp, #16
 800899e:	af00      	add	r7, sp, #0
 80089a0:	6078      	str	r0, [r7, #4]
 80089a2:	460b      	mov	r3, r1
 80089a4:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80089ac:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d020      	beq.n	80089f6 <MSC_BOT_DataIn+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	7a1b      	ldrb	r3, [r3, #8]
 80089b8:	2b02      	cmp	r3, #2
 80089ba:	d005      	beq.n	80089c8 <MSC_BOT_DataIn+0x2e>
 80089bc:	2b02      	cmp	r3, #2
 80089be:	db1c      	blt.n	80089fa <MSC_BOT_DataIn+0x60>
 80089c0:	3b03      	subs	r3, #3
 80089c2:	2b01      	cmp	r3, #1
 80089c4:	d819      	bhi.n	80089fa <MSC_BOT_DataIn+0x60>
 80089c6:	e011      	b.n	80089ec <MSC_BOT_DataIn+0x52>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 80089d4:	461a      	mov	r2, r3
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f000 f992 	bl	8008d00 <SCSI_ProcessCmd>
 80089dc:	4603      	mov	r3, r0
 80089de:	2b00      	cmp	r3, #0
 80089e0:	da0d      	bge.n	80089fe <MSC_BOT_DataIn+0x64>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80089e2:	2101      	movs	r1, #1
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f000 f8fb 	bl	8008be0 <MSC_BOT_SendCSW>
      }
      break;
 80089ea:	e008      	b.n	80089fe <MSC_BOT_DataIn+0x64>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80089ec:	2100      	movs	r1, #0
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f000 f8f6 	bl	8008be0 <MSC_BOT_SendCSW>
      break;
 80089f4:	e004      	b.n	8008a00 <MSC_BOT_DataIn+0x66>
    return;
 80089f6:	bf00      	nop
 80089f8:	e002      	b.n	8008a00 <MSC_BOT_DataIn+0x66>

    default:
      break;
 80089fa:	bf00      	nop
 80089fc:	e000      	b.n	8008a00 <MSC_BOT_DataIn+0x66>
      break;
 80089fe:	bf00      	nop
  }
}
 8008a00:	3710      	adds	r7, #16
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}

08008a06 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008a06:	b580      	push	{r7, lr}
 8008a08:	b084      	sub	sp, #16
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
 8008a0e:	460b      	mov	r3, r1
 8008a10:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a18:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d01c      	beq.n	8008a5a <MSC_BOT_DataOut+0x54>
  {
    return;
  }

  switch (hmsc->bot_state)
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	7a1b      	ldrb	r3, [r3, #8]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d002      	beq.n	8008a2e <MSC_BOT_DataOut+0x28>
 8008a28:	2b01      	cmp	r3, #1
 8008a2a:	d004      	beq.n	8008a36 <MSC_BOT_DataOut+0x30>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 8008a2c:	e018      	b.n	8008a60 <MSC_BOT_DataOut+0x5a>
      MSC_BOT_CBW_Decode(pdev);
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f000 f81a 	bl	8008a68 <MSC_BOT_CBW_Decode>
      break;
 8008a34:	e014      	b.n	8008a60 <MSC_BOT_DataOut+0x5a>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8008a42:	461a      	mov	r2, r3
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f000 f95b 	bl	8008d00 <SCSI_ProcessCmd>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	da06      	bge.n	8008a5e <MSC_BOT_DataOut+0x58>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8008a50:	2101      	movs	r1, #1
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 f8c4 	bl	8008be0 <MSC_BOT_SendCSW>
      break;
 8008a58:	e001      	b.n	8008a5e <MSC_BOT_DataOut+0x58>
    return;
 8008a5a:	bf00      	nop
 8008a5c:	e000      	b.n	8008a60 <MSC_BOT_DataOut+0x5a>
      break;
 8008a5e:	bf00      	nop
  }
}
 8008a60:	3710      	adds	r7, #16
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}
	...

08008a68 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a76:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d077      	beq.n	8008b6e <MSC_BOT_CBW_Decode+0x106>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 8008a96:	2101      	movs	r1, #1
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f003 f897 	bl	800bbcc <USBD_LL_GetRxDataSize>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	2b1f      	cmp	r3, #31
 8008aa2:	d114      	bne.n	8008ace <MSC_BOT_CBW_Decode+0x66>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 8008aaa:	4a34      	ldr	r2, [pc, #208]	@ (8008b7c <MSC_BOT_CBW_Decode+0x114>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d10e      	bne.n	8008ace <MSC_BOT_CBW_Decode+0x66>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d809      	bhi.n	8008ace <MSC_BOT_CBW_Decode+0x66>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d004      	beq.n	8008ace <MSC_BOT_CBW_Decode+0x66>
      (hmsc->cbw.bCBLength > 16U))
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8008aca:	2b10      	cmp	r3, #16
 8008acc:	d90e      	bls.n	8008aec <MSC_BOT_CBW_Decode+0x84>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8008ad4:	2320      	movs	r3, #32
 8008ad6:	2205      	movs	r2, #5
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 fdbc 	bl	8009656 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	2202      	movs	r2, #2
 8008ae2:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f000 f8ab 	bl	8008c40 <MSC_BOT_Abort>
 8008aea:	e043      	b.n	8008b74 <MSC_BOT_CBW_Decode+0x10c>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8008af8:	461a      	mov	r2, r3
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 f900 	bl	8008d00 <SCSI_ProcessCmd>
 8008b00:	4603      	mov	r3, r0
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	da0c      	bge.n	8008b20 <MSC_BOT_CBW_Decode+0xb8>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	7a1b      	ldrb	r3, [r3, #8]
 8008b0a:	2b05      	cmp	r3, #5
 8008b0c:	d104      	bne.n	8008b18 <MSC_BOT_CBW_Decode+0xb0>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8008b0e:	2101      	movs	r1, #1
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 f865 	bl	8008be0 <MSC_BOT_SendCSW>
 8008b16:	e02d      	b.n	8008b74 <MSC_BOT_CBW_Decode+0x10c>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f000 f891 	bl	8008c40 <MSC_BOT_Abort>
 8008b1e:	e029      	b.n	8008b74 <MSC_BOT_CBW_Decode+0x10c>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	7a1b      	ldrb	r3, [r3, #8]
 8008b24:	2b02      	cmp	r3, #2
 8008b26:	d024      	beq.n	8008b72 <MSC_BOT_CBW_Decode+0x10a>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8008b2c:	2b01      	cmp	r3, #1
 8008b2e:	d020      	beq.n	8008b72 <MSC_BOT_CBW_Decode+0x10a>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8008b34:	2b03      	cmp	r3, #3
 8008b36:	d01c      	beq.n	8008b72 <MSC_BOT_CBW_Decode+0x10a>
    {
      if (hmsc->bot_data_length > 0U)
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d009      	beq.n	8008b54 <MSC_BOT_CBW_Decode+0xec>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f103 0110 	add.w	r1, r3, #16
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	68db      	ldr	r3, [r3, #12]
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f000 f817 	bl	8008b80 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 8008b52:	e00f      	b.n	8008b74 <MSC_BOT_CBW_Decode+0x10c>
      }
      else if (hmsc->bot_data_length == 0U)
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d104      	bne.n	8008b66 <MSC_BOT_CBW_Decode+0xfe>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8008b5c:	2100      	movs	r1, #0
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f000 f83e 	bl	8008be0 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 8008b64:	e006      	b.n	8008b74 <MSC_BOT_CBW_Decode+0x10c>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f000 f86a 	bl	8008c40 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 8008b6c:	e002      	b.n	8008b74 <MSC_BOT_CBW_Decode+0x10c>
    return;
 8008b6e:	bf00      	nop
 8008b70:	e000      	b.n	8008b74 <MSC_BOT_CBW_Decode+0x10c>
      }
    }
    else
    {
      return;
 8008b72:	bf00      	nop
    }
  }
}
 8008b74:	3710      	adds	r7, #16
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}
 8008b7a:	bf00      	nop
 8008b7c:	43425355 	.word	0x43425355

08008b80 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b086      	sub	sp, #24
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	60f8      	str	r0, [r7, #12]
 8008b88:	60b9      	str	r1, [r7, #8]
 8008b8a:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008b92:	617b      	str	r3, [r7, #20]

  uint32_t length = MIN(hmsc->cbw.dDataLength, len);
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8008b9a:	687a      	ldr	r2, [r7, #4]
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	bf28      	it	cs
 8008ba0:	4613      	movcs	r3, r2
 8008ba2:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d015      	beq.n	8008bd6 <MSC_BOT_SendData+0x56>
  {
    return;
  }

  hmsc->csw.dDataResidue -= len;
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	1ad2      	subs	r2, r2, r3
 8008bb4:	697b      	ldr	r3, [r7, #20]
 8008bb6:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8008bba:	697b      	ldr	r3, [r7, #20]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	2204      	movs	r2, #4
 8008bc6:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, pbuf, length);
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	68ba      	ldr	r2, [r7, #8]
 8008bcc:	2181      	movs	r1, #129	@ 0x81
 8008bce:	68f8      	ldr	r0, [r7, #12]
 8008bd0:	f002 ffba 	bl	800bb48 <USBD_LL_Transmit>
 8008bd4:	e000      	b.n	8008bd8 <MSC_BOT_SendData+0x58>
    return;
 8008bd6:	bf00      	nop
}
 8008bd8:	3718      	adds	r7, #24
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}
	...

08008be0 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b084      	sub	sp, #16
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	460b      	mov	r3, r1
 8008bea:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008bf2:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d01b      	beq.n	8008c32 <MSC_BOT_SendCSW+0x52>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	4a0f      	ldr	r2, [pc, #60]	@ (8008c3c <MSC_BOT_SendCSW+0x5c>)
 8008bfe:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	78fa      	ldrb	r2, [r7, #3]
 8008c06:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, (uint8_t *)&hmsc->csw,
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 8008c16:	230d      	movs	r3, #13
 8008c18:	2181      	movs	r1, #129	@ 0x81
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f002 ff94 	bl	800bb48 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8008c26:	231f      	movs	r3, #31
 8008c28:	2101      	movs	r1, #1
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f002 ffad 	bl	800bb8a <USBD_LL_PrepareReceive>
 8008c30:	e000      	b.n	8008c34 <MSC_BOT_SendCSW+0x54>
    return;
 8008c32:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8008c34:	3710      	adds	r7, #16
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	53425355 	.word	0x53425355

08008c40 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b084      	sub	sp, #16
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008c4e:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d022      	beq.n	8008c9c <MSC_BOT_Abort+0x5c>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d10c      	bne.n	8008c7a <MSC_BOT_Abort+0x3a>
      (hmsc->cbw.dDataLength != 0U) &&
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d007      	beq.n	8008c7a <MSC_BOT_Abort+0x3a>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d103      	bne.n	8008c7a <MSC_BOT_Abort+0x3a>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 8008c72:	2101      	movs	r1, #1
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f002 fede 	bl	800ba36 <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8008c7a:	2181      	movs	r1, #129	@ 0x81
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f002 feda 	bl	800ba36 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	7a5b      	ldrb	r3, [r3, #9]
 8008c86:	2b02      	cmp	r3, #2
 8008c88:	d109      	bne.n	8008c9e <MSC_BOT_Abort+0x5e>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8008c8a:	2181      	movs	r1, #129	@ 0x81
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f002 fed2 	bl	800ba36 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 8008c92:	2101      	movs	r1, #1
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f002 fece 	bl	800ba36 <USBD_LL_StallEP>
 8008c9a:	e000      	b.n	8008c9e <MSC_BOT_Abort+0x5e>
    return;
 8008c9c:	bf00      	nop
  }
}
 8008c9e:	3710      	adds	r7, #16
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}

08008ca4 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b084      	sub	sp, #16
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	460b      	mov	r3, r1
 8008cae:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008cb6:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d019      	beq.n	8008cf2 <MSC_BOT_CplClrFeature+0x4e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	7a5b      	ldrb	r3, [r3, #9]
 8008cc2:	2b02      	cmp	r3, #2
 8008cc4:	d108      	bne.n	8008cd8 <MSC_BOT_CplClrFeature+0x34>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8008cc6:	2181      	movs	r1, #129	@ 0x81
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f002 feb4 	bl	800ba36 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 8008cce:	2101      	movs	r1, #1
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f002 feb0 	bl	800ba36 <USBD_LL_StallEP>
 8008cd6:	e00f      	b.n	8008cf8 <MSC_BOT_CplClrFeature+0x54>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8008cd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	da0a      	bge.n	8008cf6 <MSC_BOT_CplClrFeature+0x52>
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	7a5b      	ldrb	r3, [r3, #9]
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d006      	beq.n	8008cf6 <MSC_BOT_CplClrFeature+0x52>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8008ce8:	2101      	movs	r1, #1
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f7ff ff78 	bl	8008be0 <MSC_BOT_SendCSW>
 8008cf0:	e002      	b.n	8008cf8 <MSC_BOT_CplClrFeature+0x54>
    return;
 8008cf2:	bf00      	nop
 8008cf4:	e000      	b.n	8008cf8 <MSC_BOT_CplClrFeature+0x54>
  }
  else
  {
    return;
 8008cf6:	bf00      	nop
  }
}
 8008cf8:	3710      	adds	r7, #16
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}
	...

08008d00 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b086      	sub	sp, #24
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	60f8      	str	r0, [r7, #12]
 8008d08:	460b      	mov	r3, r1
 8008d0a:	607a      	str	r2, [r7, #4]
 8008d0c:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008d14:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d102      	bne.n	8008d22 <SCSI_ProcessCmd+0x22>
  {
    return -1;
 8008d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8008d20:	e168      	b.n	8008ff4 <SCSI_ProcessCmd+0x2f4>
  }

  switch (cmd[0])
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	781b      	ldrb	r3, [r3, #0]
 8008d26:	2baa      	cmp	r3, #170	@ 0xaa
 8008d28:	f000 8144 	beq.w	8008fb4 <SCSI_ProcessCmd+0x2b4>
 8008d2c:	2baa      	cmp	r3, #170	@ 0xaa
 8008d2e:	f300 8153 	bgt.w	8008fd8 <SCSI_ProcessCmd+0x2d8>
 8008d32:	2ba8      	cmp	r3, #168	@ 0xa8
 8008d34:	f000 812c 	beq.w	8008f90 <SCSI_ProcessCmd+0x290>
 8008d38:	2ba8      	cmp	r3, #168	@ 0xa8
 8008d3a:	f300 814d 	bgt.w	8008fd8 <SCSI_ProcessCmd+0x2d8>
 8008d3e:	2b5a      	cmp	r3, #90	@ 0x5a
 8008d40:	f300 80c0 	bgt.w	8008ec4 <SCSI_ProcessCmd+0x1c4>
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	f2c0 8147 	blt.w	8008fd8 <SCSI_ProcessCmd+0x2d8>
 8008d4a:	2b5a      	cmp	r3, #90	@ 0x5a
 8008d4c:	f200 8144 	bhi.w	8008fd8 <SCSI_ProcessCmd+0x2d8>
 8008d50:	a201      	add	r2, pc, #4	@ (adr r2, 8008d58 <SCSI_ProcessCmd+0x58>)
 8008d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d56:	bf00      	nop
 8008d58:	08008ecb 	.word	0x08008ecb
 8008d5c:	08008fd9 	.word	0x08008fd9
 8008d60:	08008fd9 	.word	0x08008fd9
 8008d64:	08008edd 	.word	0x08008edd
 8008d68:	08008fd9 	.word	0x08008fd9
 8008d6c:	08008fd9 	.word	0x08008fd9
 8008d70:	08008fd9 	.word	0x08008fd9
 8008d74:	08008fd9 	.word	0x08008fd9
 8008d78:	08008fd9 	.word	0x08008fd9
 8008d7c:	08008fd9 	.word	0x08008fd9
 8008d80:	08008fd9 	.word	0x08008fd9
 8008d84:	08008fd9 	.word	0x08008fd9
 8008d88:	08008fd9 	.word	0x08008fd9
 8008d8c:	08008fd9 	.word	0x08008fd9
 8008d90:	08008fd9 	.word	0x08008fd9
 8008d94:	08008fd9 	.word	0x08008fd9
 8008d98:	08008fd9 	.word	0x08008fd9
 8008d9c:	08008fd9 	.word	0x08008fd9
 8008da0:	08008eef 	.word	0x08008eef
 8008da4:	08008fd9 	.word	0x08008fd9
 8008da8:	08008fd9 	.word	0x08008fd9
 8008dac:	08008fd9 	.word	0x08008fd9
 8008db0:	08008fd9 	.word	0x08008fd9
 8008db4:	08008fd9 	.word	0x08008fd9
 8008db8:	08008fd9 	.word	0x08008fd9
 8008dbc:	08008fd9 	.word	0x08008fd9
 8008dc0:	08008f25 	.word	0x08008f25
 8008dc4:	08008f01 	.word	0x08008f01
 8008dc8:	08008fd9 	.word	0x08008fd9
 8008dcc:	08008fd9 	.word	0x08008fd9
 8008dd0:	08008f13 	.word	0x08008f13
 8008dd4:	08008fd9 	.word	0x08008fd9
 8008dd8:	08008fd9 	.word	0x08008fd9
 8008ddc:	08008fd9 	.word	0x08008fd9
 8008de0:	08008fd9 	.word	0x08008fd9
 8008de4:	08008f49 	.word	0x08008f49
 8008de8:	08008fd9 	.word	0x08008fd9
 8008dec:	08008f5b 	.word	0x08008f5b
 8008df0:	08008fd9 	.word	0x08008fd9
 8008df4:	08008fd9 	.word	0x08008fd9
 8008df8:	08008f7f 	.word	0x08008f7f
 8008dfc:	08008fd9 	.word	0x08008fd9
 8008e00:	08008fa3 	.word	0x08008fa3
 8008e04:	08008fd9 	.word	0x08008fd9
 8008e08:	08008fd9 	.word	0x08008fd9
 8008e0c:	08008fd9 	.word	0x08008fd9
 8008e10:	08008fd9 	.word	0x08008fd9
 8008e14:	08008fc7 	.word	0x08008fc7
 8008e18:	08008fd9 	.word	0x08008fd9
 8008e1c:	08008fd9 	.word	0x08008fd9
 8008e20:	08008fd9 	.word	0x08008fd9
 8008e24:	08008fd9 	.word	0x08008fd9
 8008e28:	08008fd9 	.word	0x08008fd9
 8008e2c:	08008fd9 	.word	0x08008fd9
 8008e30:	08008fd9 	.word	0x08008fd9
 8008e34:	08008fd9 	.word	0x08008fd9
 8008e38:	08008fd9 	.word	0x08008fd9
 8008e3c:	08008fd9 	.word	0x08008fd9
 8008e40:	08008fd9 	.word	0x08008fd9
 8008e44:	08008fd9 	.word	0x08008fd9
 8008e48:	08008fd9 	.word	0x08008fd9
 8008e4c:	08008fd9 	.word	0x08008fd9
 8008e50:	08008fd9 	.word	0x08008fd9
 8008e54:	08008fd9 	.word	0x08008fd9
 8008e58:	08008fd9 	.word	0x08008fd9
 8008e5c:	08008fd9 	.word	0x08008fd9
 8008e60:	08008fd9 	.word	0x08008fd9
 8008e64:	08008fd9 	.word	0x08008fd9
 8008e68:	08008fd9 	.word	0x08008fd9
 8008e6c:	08008fd9 	.word	0x08008fd9
 8008e70:	08008fd9 	.word	0x08008fd9
 8008e74:	08008fd9 	.word	0x08008fd9
 8008e78:	08008fd9 	.word	0x08008fd9
 8008e7c:	08008fd9 	.word	0x08008fd9
 8008e80:	08008fd9 	.word	0x08008fd9
 8008e84:	08008fd9 	.word	0x08008fd9
 8008e88:	08008fd9 	.word	0x08008fd9
 8008e8c:	08008fd9 	.word	0x08008fd9
 8008e90:	08008fd9 	.word	0x08008fd9
 8008e94:	08008fd9 	.word	0x08008fd9
 8008e98:	08008fd9 	.word	0x08008fd9
 8008e9c:	08008fd9 	.word	0x08008fd9
 8008ea0:	08008fd9 	.word	0x08008fd9
 8008ea4:	08008fd9 	.word	0x08008fd9
 8008ea8:	08008fd9 	.word	0x08008fd9
 8008eac:	08008fd9 	.word	0x08008fd9
 8008eb0:	08008fd9 	.word	0x08008fd9
 8008eb4:	08008fd9 	.word	0x08008fd9
 8008eb8:	08008fd9 	.word	0x08008fd9
 8008ebc:	08008fd9 	.word	0x08008fd9
 8008ec0:	08008f37 	.word	0x08008f37
 8008ec4:	2b9e      	cmp	r3, #158	@ 0x9e
 8008ec6:	d051      	beq.n	8008f6c <SCSI_ProcessCmd+0x26c>
 8008ec8:	e086      	b.n	8008fd8 <SCSI_ProcessCmd+0x2d8>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 8008eca:	7afb      	ldrb	r3, [r7, #11]
 8008ecc:	687a      	ldr	r2, [r7, #4]
 8008ece:	4619      	mov	r1, r3
 8008ed0:	68f8      	ldr	r0, [r7, #12]
 8008ed2:	f000 f893 	bl	8008ffc <SCSI_TestUnitReady>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	75fb      	strb	r3, [r7, #23]
      break;
 8008eda:	e089      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 8008edc:	7afb      	ldrb	r3, [r7, #11]
 8008ede:	687a      	ldr	r2, [r7, #4]
 8008ee0:	4619      	mov	r1, r3
 8008ee2:	68f8      	ldr	r0, [r7, #12]
 8008ee4:	f000 fb38 	bl	8009558 <SCSI_RequestSense>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	75fb      	strb	r3, [r7, #23]
      break;
 8008eec:	e080      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 8008eee:	7afb      	ldrb	r3, [r7, #11]
 8008ef0:	687a      	ldr	r2, [r7, #4]
 8008ef2:	4619      	mov	r1, r3
 8008ef4:	68f8      	ldr	r0, [r7, #12]
 8008ef6:	f000 f8d1 	bl	800909c <SCSI_Inquiry>
 8008efa:	4603      	mov	r3, r0
 8008efc:	75fb      	strb	r3, [r7, #23]
      break;
 8008efe:	e077      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 8008f00:	7afb      	ldrb	r3, [r7, #11]
 8008f02:	687a      	ldr	r2, [r7, #4]
 8008f04:	4619      	mov	r1, r3
 8008f06:	68f8      	ldr	r0, [r7, #12]
 8008f08:	f000 fbec 	bl	80096e4 <SCSI_StartStopUnit>
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	75fb      	strb	r3, [r7, #23]
      break;
 8008f10:	e06e      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 8008f12:	7afb      	ldrb	r3, [r7, #11]
 8008f14:	687a      	ldr	r2, [r7, #4]
 8008f16:	4619      	mov	r1, r3
 8008f18:	68f8      	ldr	r0, [r7, #12]
 8008f1a:	f000 fc34 	bl	8009786 <SCSI_AllowPreventRemovable>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	75fb      	strb	r3, [r7, #23]
      break;
 8008f22:	e065      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 8008f24:	7afb      	ldrb	r3, [r7, #11]
 8008f26:	687a      	ldr	r2, [r7, #4]
 8008f28:	4619      	mov	r1, r3
 8008f2a:	68f8      	ldr	r0, [r7, #12]
 8008f2c:	f000 fabc 	bl	80094a8 <SCSI_ModeSense6>
 8008f30:	4603      	mov	r3, r0
 8008f32:	75fb      	strb	r3, [r7, #23]
      break;
 8008f34:	e05c      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 8008f36:	7afb      	ldrb	r3, [r7, #11]
 8008f38:	687a      	ldr	r2, [r7, #4]
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	68f8      	ldr	r0, [r7, #12]
 8008f3e:	f000 fadf 	bl	8009500 <SCSI_ModeSense10>
 8008f42:	4603      	mov	r3, r0
 8008f44:	75fb      	strb	r3, [r7, #23]
      break;
 8008f46:	e053      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 8008f48:	7afb      	ldrb	r3, [r7, #11]
 8008f4a:	687a      	ldr	r2, [r7, #4]
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	68f8      	ldr	r0, [r7, #12]
 8008f50:	f000 fa37 	bl	80093c2 <SCSI_ReadFormatCapacity>
 8008f54:	4603      	mov	r3, r0
 8008f56:	75fb      	strb	r3, [r7, #23]
      break;
 8008f58:	e04a      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 8008f5a:	7afb      	ldrb	r3, [r7, #11]
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	4619      	mov	r1, r3
 8008f60:	68f8      	ldr	r0, [r7, #12]
 8008f62:	f000 f90f 	bl	8009184 <SCSI_ReadCapacity10>
 8008f66:	4603      	mov	r3, r0
 8008f68:	75fb      	strb	r3, [r7, #23]
      break;
 8008f6a:	e041      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 8008f6c:	7afb      	ldrb	r3, [r7, #11]
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	4619      	mov	r1, r3
 8008f72:	68f8      	ldr	r0, [r7, #12]
 8008f74:	f000 f97b 	bl	800926e <SCSI_ReadCapacity16>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	75fb      	strb	r3, [r7, #23]
      break;
 8008f7c:	e038      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 8008f7e:	7afb      	ldrb	r3, [r7, #11]
 8008f80:	687a      	ldr	r2, [r7, #4]
 8008f82:	4619      	mov	r1, r3
 8008f84:	68f8      	ldr	r0, [r7, #12]
 8008f86:	f000 fc27 	bl	80097d8 <SCSI_Read10>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	75fb      	strb	r3, [r7, #23]
      break;
 8008f8e:	e02f      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 8008f90:	7afb      	ldrb	r3, [r7, #11]
 8008f92:	687a      	ldr	r2, [r7, #4]
 8008f94:	4619      	mov	r1, r3
 8008f96:	68f8      	ldr	r0, [r7, #12]
 8008f98:	f000 fcbe 	bl	8009918 <SCSI_Read12>
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	75fb      	strb	r3, [r7, #23]
      break;
 8008fa0:	e026      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 8008fa2:	7afb      	ldrb	r3, [r7, #11]
 8008fa4:	687a      	ldr	r2, [r7, #4]
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	68f8      	ldr	r0, [r7, #12]
 8008faa:	f000 fd60 	bl	8009a6e <SCSI_Write10>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	75fb      	strb	r3, [r7, #23]
      break;
 8008fb2:	e01d      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 8008fb4:	7afb      	ldrb	r3, [r7, #11]
 8008fb6:	687a      	ldr	r2, [r7, #4]
 8008fb8:	4619      	mov	r1, r3
 8008fba:	68f8      	ldr	r0, [r7, #12]
 8008fbc:	f000 fe1c 	bl	8009bf8 <SCSI_Write12>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	75fb      	strb	r3, [r7, #23]
      break;
 8008fc4:	e014      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 8008fc6:	7afb      	ldrb	r3, [r7, #11]
 8008fc8:	687a      	ldr	r2, [r7, #4]
 8008fca:	4619      	mov	r1, r3
 8008fcc:	68f8      	ldr	r0, [r7, #12]
 8008fce:	f000 fee8 	bl	8009da2 <SCSI_Verify10>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	75fb      	strb	r3, [r7, #23]
      break;
 8008fd6:	e00b      	b.n	8008ff0 <SCSI_ProcessCmd+0x2f0>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 8008fd8:	7af9      	ldrb	r1, [r7, #11]
 8008fda:	2320      	movs	r3, #32
 8008fdc:	2205      	movs	r2, #5
 8008fde:	68f8      	ldr	r0, [r7, #12]
 8008fe0:	f000 fb39 	bl	8009656 <SCSI_SenseCode>
      hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	2202      	movs	r2, #2
 8008fe8:	725a      	strb	r2, [r3, #9]
      ret = -1;
 8008fea:	23ff      	movs	r3, #255	@ 0xff
 8008fec:	75fb      	strb	r3, [r7, #23]
      break;
 8008fee:	bf00      	nop
  }

  return ret;
 8008ff0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	3718      	adds	r7, #24
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bd80      	pop	{r7, pc}

08008ffc <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b086      	sub	sp, #24
 8009000:	af00      	add	r7, sp, #0
 8009002:	60f8      	str	r0, [r7, #12]
 8009004:	460b      	mov	r3, r1
 8009006:	607a      	str	r2, [r7, #4]
 8009008:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009010:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d102      	bne.n	800901e <SCSI_TestUnitReady+0x22>
  {
    return -1;
 8009018:	f04f 33ff 	mov.w	r3, #4294967295
 800901c:	e03a      	b.n	8009094 <SCSI_TestUnitReady+0x98>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8009024:	2b00      	cmp	r3, #0
 8009026:	d00a      	beq.n	800903e <SCSI_TestUnitReady+0x42>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800902e:	2320      	movs	r3, #32
 8009030:	2205      	movs	r2, #5
 8009032:	68f8      	ldr	r0, [r7, #12]
 8009034:	f000 fb0f 	bl	8009656 <SCSI_SenseCode>

    return -1;
 8009038:	f04f 33ff 	mov.w	r3, #4294967295
 800903c:	e02a      	b.n	8009094 <SCSI_TestUnitReady+0x98>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8009044:	2b02      	cmp	r3, #2
 8009046:	d10b      	bne.n	8009060 <SCSI_TestUnitReady+0x64>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009048:	7af9      	ldrb	r1, [r7, #11]
 800904a:	233a      	movs	r3, #58	@ 0x3a
 800904c:	2202      	movs	r2, #2
 800904e:	68f8      	ldr	r0, [r7, #12]
 8009050:	f000 fb01 	bl	8009656 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	2205      	movs	r2, #5
 8009058:	721a      	strb	r2, [r3, #8]
    return -1;
 800905a:	f04f 33ff 	mov.w	r3, #4294967295
 800905e:	e019      	b.n	8009094 <SCSI_TestUnitReady+0x98>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009066:	689b      	ldr	r3, [r3, #8]
 8009068:	7afa      	ldrb	r2, [r7, #11]
 800906a:	4610      	mov	r0, r2
 800906c:	4798      	blx	r3
 800906e:	4603      	mov	r3, r0
 8009070:	2b00      	cmp	r3, #0
 8009072:	d00b      	beq.n	800908c <SCSI_TestUnitReady+0x90>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009074:	7af9      	ldrb	r1, [r7, #11]
 8009076:	233a      	movs	r3, #58	@ 0x3a
 8009078:	2202      	movs	r2, #2
 800907a:	68f8      	ldr	r0, [r7, #12]
 800907c:	f000 faeb 	bl	8009656 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	2205      	movs	r2, #5
 8009084:	721a      	strb	r2, [r3, #8]

    return -1;
 8009086:	f04f 33ff 	mov.w	r3, #4294967295
 800908a:	e003      	b.n	8009094 <SCSI_TestUnitReady+0x98>
  }
  hmsc->bot_data_length = 0U;
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	2200      	movs	r2, #0
 8009090:	60da      	str	r2, [r3, #12]

  return 0;
 8009092:	2300      	movs	r3, #0
}
 8009094:	4618      	mov	r0, r3
 8009096:	3718      	adds	r7, #24
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}

0800909c <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b088      	sub	sp, #32
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	60f8      	str	r0, [r7, #12]
 80090a4:	460b      	mov	r3, r1
 80090a6:	607a      	str	r2, [r7, #4]
 80090a8:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80090b0:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 80090b2:	69bb      	ldr	r3, [r7, #24]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d102      	bne.n	80090be <SCSI_Inquiry+0x22>
  {
    return -1;
 80090b8:	f04f 33ff 	mov.w	r3, #4294967295
 80090bc:	e059      	b.n	8009172 <SCSI_Inquiry+0xd6>
  }

  if (hmsc->cbw.dDataLength == 0U)
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d10a      	bne.n	80090de <SCSI_Inquiry+0x42>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80090c8:	69bb      	ldr	r3, [r7, #24]
 80090ca:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80090ce:	2320      	movs	r3, #32
 80090d0:	2205      	movs	r2, #5
 80090d2:	68f8      	ldr	r0, [r7, #12]
 80090d4:	f000 fabf 	bl	8009656 <SCSI_SenseCode>
    return -1;
 80090d8:	f04f 33ff 	mov.w	r3, #4294967295
 80090dc:	e049      	b.n	8009172 <SCSI_Inquiry+0xd6>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	3301      	adds	r3, #1
 80090e2:	781b      	ldrb	r3, [r3, #0]
 80090e4:	f003 0301 	and.w	r3, r3, #1
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d020      	beq.n	800912e <SCSI_Inquiry+0x92>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	3302      	adds	r3, #2
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d105      	bne.n	8009102 <SCSI_Inquiry+0x66>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 80090f6:	2206      	movs	r2, #6
 80090f8:	4920      	ldr	r1, [pc, #128]	@ (800917c <SCSI_Inquiry+0xe0>)
 80090fa:	69b8      	ldr	r0, [r7, #24]
 80090fc:	f000 ffb4 	bl	800a068 <SCSI_UpdateBotData>
 8009100:	e036      	b.n	8009170 <SCSI_Inquiry+0xd4>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	3302      	adds	r3, #2
 8009106:	781b      	ldrb	r3, [r3, #0]
 8009108:	2b80      	cmp	r3, #128	@ 0x80
 800910a:	d105      	bne.n	8009118 <SCSI_Inquiry+0x7c>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 800910c:	2208      	movs	r2, #8
 800910e:	491c      	ldr	r1, [pc, #112]	@ (8009180 <SCSI_Inquiry+0xe4>)
 8009110:	69b8      	ldr	r0, [r7, #24]
 8009112:	f000 ffa9 	bl	800a068 <SCSI_UpdateBotData>
 8009116:	e02b      	b.n	8009170 <SCSI_Inquiry+0xd4>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 8009118:	69bb      	ldr	r3, [r7, #24]
 800911a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800911e:	2324      	movs	r3, #36	@ 0x24
 8009120:	2205      	movs	r2, #5
 8009122:	68f8      	ldr	r0, [r7, #12]
 8009124:	f000 fa97 	bl	8009656 <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 8009128:	f04f 33ff 	mov.w	r3, #4294967295
 800912c:	e021      	b.n	8009172 <SCSI_Inquiry+0xd6>
    }
  }
  else
  {
    pPage = (uint8_t *) &((USBD_StorageTypeDef *)pdev->pUserData)->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009134:	69d9      	ldr	r1, [r3, #28]
 8009136:	7afa      	ldrb	r2, [r7, #11]
 8009138:	4613      	mov	r3, r2
 800913a:	00db      	lsls	r3, r3, #3
 800913c:	4413      	add	r3, r2
 800913e:	009b      	lsls	r3, r3, #2
 8009140:	440b      	add	r3, r1
 8009142:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	3304      	adds	r3, #4
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	3305      	adds	r3, #5
 800914c:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	3304      	adds	r3, #4
 8009152:	781b      	ldrb	r3, [r3, #0]
 8009154:	461a      	mov	r2, r3
 8009156:	8bfb      	ldrh	r3, [r7, #30]
 8009158:	4293      	cmp	r3, r2
 800915a:	d303      	bcc.n	8009164 <SCSI_Inquiry+0xc8>
    {
      len = params[4];
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	3304      	adds	r3, #4
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 8009164:	8bfb      	ldrh	r3, [r7, #30]
 8009166:	461a      	mov	r2, r3
 8009168:	6979      	ldr	r1, [r7, #20]
 800916a:	69b8      	ldr	r0, [r7, #24]
 800916c:	f000 ff7c 	bl	800a068 <SCSI_UpdateBotData>
  }

  return 0;
 8009170:	2300      	movs	r3, #0
}
 8009172:	4618      	mov	r0, r3
 8009174:	3720      	adds	r7, #32
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}
 800917a:	bf00      	nop
 800917c:	200000c8 	.word	0x200000c8
 8009180:	200000d0 	.word	0x200000d0

08009184 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b086      	sub	sp, #24
 8009188:	af00      	add	r7, sp, #0
 800918a:	60f8      	str	r0, [r7, #12]
 800918c:	460b      	mov	r3, r1
 800918e:	607a      	str	r2, [r7, #4]
 8009190:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009198:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d102      	bne.n	80091a6 <SCSI_ReadCapacity10+0x22>
  {
    return -1;
 80091a0:	f04f 33ff 	mov.w	r3, #4294967295
 80091a4:	e05f      	b.n	8009266 <SCSI_ReadCapacity10+0xe2>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	697a      	ldr	r2, [r7, #20]
 80091b0:	f502 711a 	add.w	r1, r2, #616	@ 0x268
 80091b4:	697a      	ldr	r2, [r7, #20]
 80091b6:	f502 7219 	add.w	r2, r2, #612	@ 0x264
 80091ba:	7af8      	ldrb	r0, [r7, #11]
 80091bc:	4798      	blx	r3
 80091be:	4603      	mov	r3, r0
 80091c0:	74fb      	strb	r3, [r7, #19]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80091c2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d104      	bne.n	80091d4 <SCSI_ReadCapacity10+0x50>
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80091d0:	2b02      	cmp	r3, #2
 80091d2:	d108      	bne.n	80091e6 <SCSI_ReadCapacity10+0x62>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80091d4:	7af9      	ldrb	r1, [r7, #11]
 80091d6:	233a      	movs	r3, #58	@ 0x3a
 80091d8:	2202      	movs	r2, #2
 80091da:	68f8      	ldr	r0, [r7, #12]
 80091dc:	f000 fa3b 	bl	8009656 <SCSI_SenseCode>
    return -1;
 80091e0:	f04f 33ff 	mov.w	r3, #4294967295
 80091e4:	e03f      	b.n	8009266 <SCSI_ReadCapacity10+0xe2>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 80091e6:	697b      	ldr	r3, [r7, #20]
 80091e8:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 80091ec:	3b01      	subs	r3, #1
 80091ee:	0e1b      	lsrs	r3, r3, #24
 80091f0:	b2da      	uxtb	r2, r3
 80091f2:	697b      	ldr	r3, [r7, #20]
 80091f4:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 80091f6:	697b      	ldr	r3, [r7, #20]
 80091f8:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 80091fc:	3b01      	subs	r3, #1
 80091fe:	0c1b      	lsrs	r3, r3, #16
 8009200:	b2da      	uxtb	r2, r3
 8009202:	697b      	ldr	r3, [r7, #20]
 8009204:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800920c:	3b01      	subs	r3, #1
 800920e:	0a1b      	lsrs	r3, r3, #8
 8009210:	b2da      	uxtb	r2, r3
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800921c:	b2db      	uxtb	r3, r3
 800921e:	3b01      	subs	r3, #1
 8009220:	b2da      	uxtb	r2, r3
 8009222:	697b      	ldr	r3, [r7, #20]
 8009224:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800922c:	161b      	asrs	r3, r3, #24
 800922e:	b2da      	uxtb	r2, r3
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800923a:	141b      	asrs	r3, r3, #16
 800923c:	b2da      	uxtb	r2, r3
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009248:	0a1b      	lsrs	r3, r3, #8
 800924a:	b29b      	uxth	r3, r3
 800924c:	b2da      	uxtb	r2, r3
 800924e:	697b      	ldr	r3, [r7, #20]
 8009250:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009258:	b2da      	uxtb	r2, r3
 800925a:	697b      	ldr	r3, [r7, #20]
 800925c:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	2208      	movs	r2, #8
 8009262:	60da      	str	r2, [r3, #12]

  return 0;
 8009264:	2300      	movs	r3, #0

}
 8009266:	4618      	mov	r0, r3
 8009268:	3718      	adds	r7, #24
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}

0800926e <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800926e:	b580      	push	{r7, lr}
 8009270:	b088      	sub	sp, #32
 8009272:	af00      	add	r7, sp, #0
 8009274:	60f8      	str	r0, [r7, #12]
 8009276:	460b      	mov	r3, r1
 8009278:	607a      	str	r2, [r7, #4]
 800927a:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint8_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009282:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8009284:	69bb      	ldr	r3, [r7, #24]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d102      	bne.n	8009290 <SCSI_ReadCapacity16+0x22>
  {
    return -1;
 800928a:	f04f 33ff 	mov.w	r3, #4294967295
 800928e:	e094      	b.n	80093ba <SCSI_ReadCapacity16+0x14c>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	69ba      	ldr	r2, [r7, #24]
 800929a:	f502 711a 	add.w	r1, r2, #616	@ 0x268
 800929e:	69ba      	ldr	r2, [r7, #24]
 80092a0:	f502 7219 	add.w	r2, r2, #612	@ 0x264
 80092a4:	7af8      	ldrb	r0, [r7, #11]
 80092a6:	4798      	blx	r3
 80092a8:	4603      	mov	r3, r0
 80092aa:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80092ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d104      	bne.n	80092be <SCSI_ReadCapacity16+0x50>
 80092b4:	69bb      	ldr	r3, [r7, #24]
 80092b6:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80092ba:	2b02      	cmp	r3, #2
 80092bc:	d108      	bne.n	80092d0 <SCSI_ReadCapacity16+0x62>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80092be:	7af9      	ldrb	r1, [r7, #11]
 80092c0:	233a      	movs	r3, #58	@ 0x3a
 80092c2:	2202      	movs	r2, #2
 80092c4:	68f8      	ldr	r0, [r7, #12]
 80092c6:	f000 f9c6 	bl	8009656 <SCSI_SenseCode>
    return -1;
 80092ca:	f04f 33ff 	mov.w	r3, #4294967295
 80092ce:	e074      	b.n	80093ba <SCSI_ReadCapacity16+0x14c>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	330a      	adds	r3, #10
 80092d4:	781b      	ldrb	r3, [r3, #0]
 80092d6:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	330b      	adds	r3, #11
 80092dc:	781b      	ldrb	r3, [r3, #0]
 80092de:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80092e0:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	330c      	adds	r3, #12
 80092e6:	781b      	ldrb	r3, [r3, #0]
 80092e8:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 80092ea:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 80092ec:	687a      	ldr	r2, [r7, #4]
 80092ee:	320d      	adds	r2, #13
 80092f0:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 80092f2:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80092f4:	69bb      	ldr	r3, [r7, #24]
 80092f6:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 80092f8:	2300      	movs	r3, #0
 80092fa:	77fb      	strb	r3, [r7, #31]
 80092fc:	e007      	b.n	800930e <SCSI_ReadCapacity16+0xa0>
  {
    hmsc->bot_data[idx] = 0U;
 80092fe:	7ffb      	ldrb	r3, [r7, #31]
 8009300:	69ba      	ldr	r2, [r7, #24]
 8009302:	4413      	add	r3, r2
 8009304:	2200      	movs	r2, #0
 8009306:	741a      	strb	r2, [r3, #16]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 8009308:	7ffb      	ldrb	r3, [r7, #31]
 800930a:	3301      	adds	r3, #1
 800930c:	77fb      	strb	r3, [r7, #31]
 800930e:	7ffa      	ldrb	r2, [r7, #31]
 8009310:	69bb      	ldr	r3, [r7, #24]
 8009312:	68db      	ldr	r3, [r3, #12]
 8009314:	429a      	cmp	r2, r3
 8009316:	d3f2      	bcc.n	80092fe <SCSI_ReadCapacity16+0x90>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 8009318:	69bb      	ldr	r3, [r7, #24]
 800931a:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800931e:	3b01      	subs	r3, #1
 8009320:	0e1b      	lsrs	r3, r3, #24
 8009322:	b2da      	uxtb	r2, r3
 8009324:	69bb      	ldr	r3, [r7, #24]
 8009326:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 8009328:	69bb      	ldr	r3, [r7, #24]
 800932a:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800932e:	3b01      	subs	r3, #1
 8009330:	0c1b      	lsrs	r3, r3, #16
 8009332:	b2da      	uxtb	r2, r3
 8009334:	69bb      	ldr	r3, [r7, #24]
 8009336:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 8009338:	69bb      	ldr	r3, [r7, #24]
 800933a:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800933e:	3b01      	subs	r3, #1
 8009340:	0a1b      	lsrs	r3, r3, #8
 8009342:	b2da      	uxtb	r2, r3
 8009344:	69bb      	ldr	r3, [r7, #24]
 8009346:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 8009348:	69bb      	ldr	r3, [r7, #24]
 800934a:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800934e:	b2db      	uxtb	r3, r3
 8009350:	3b01      	subs	r3, #1
 8009352:	b2da      	uxtb	r2, r3
 8009354:	69bb      	ldr	r3, [r7, #24]
 8009356:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8009358:	69bb      	ldr	r3, [r7, #24]
 800935a:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800935e:	161b      	asrs	r3, r3, #24
 8009360:	b2da      	uxtb	r2, r3
 8009362:	69bb      	ldr	r3, [r7, #24]
 8009364:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 8009366:	69bb      	ldr	r3, [r7, #24]
 8009368:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800936c:	141b      	asrs	r3, r3, #16
 800936e:	b2da      	uxtb	r2, r3
 8009370:	69bb      	ldr	r3, [r7, #24]
 8009372:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8009374:	69bb      	ldr	r3, [r7, #24]
 8009376:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800937a:	0a1b      	lsrs	r3, r3, #8
 800937c:	b29b      	uxth	r3, r3
 800937e:	b2da      	uxtb	r2, r3
 8009380:	69bb      	ldr	r3, [r7, #24]
 8009382:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 8009384:	69bb      	ldr	r3, [r7, #24]
 8009386:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800938a:	b2da      	uxtb	r2, r3
 800938c:	69bb      	ldr	r3, [r7, #24]
 800938e:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	330a      	adds	r3, #10
 8009394:	781b      	ldrb	r3, [r3, #0]
 8009396:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	330b      	adds	r3, #11
 800939c:	781b      	ldrb	r3, [r3, #0]
 800939e:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80093a0:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	330c      	adds	r3, #12
 80093a6:	781b      	ldrb	r3, [r3, #0]
 80093a8:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 80093aa:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 80093ac:	687a      	ldr	r2, [r7, #4]
 80093ae:	320d      	adds	r2, #13
 80093b0:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 80093b2:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80093b4:	69bb      	ldr	r3, [r7, #24]
 80093b6:	60da      	str	r2, [r3, #12]

  return 0;
 80093b8:	2300      	movs	r3, #0
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	3720      	adds	r7, #32
 80093be:	46bd      	mov	sp, r7
 80093c0:	bd80      	pop	{r7, pc}

080093c2 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80093c2:	b580      	push	{r7, lr}
 80093c4:	b088      	sub	sp, #32
 80093c6:	af00      	add	r7, sp, #0
 80093c8:	60f8      	str	r0, [r7, #12]
 80093ca:	460b      	mov	r3, r1
 80093cc:	607a      	str	r2, [r7, #4]
 80093ce:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80093d6:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 80093d8:	69bb      	ldr	r3, [r7, #24]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d102      	bne.n	80093e4 <SCSI_ReadFormatCapacity+0x22>
  {
    return -1;
 80093de:	f04f 33ff 	mov.w	r3, #4294967295
 80093e2:	e05c      	b.n	800949e <SCSI_ReadFormatCapacity+0xdc>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &blk_nbr, &blk_size);
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80093ea:	685b      	ldr	r3, [r3, #4]
 80093ec:	f107 0214 	add.w	r2, r7, #20
 80093f0:	f107 0110 	add.w	r1, r7, #16
 80093f4:	7af8      	ldrb	r0, [r7, #11]
 80093f6:	4798      	blx	r3
 80093f8:	4603      	mov	r3, r0
 80093fa:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80093fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d104      	bne.n	800940e <SCSI_ReadFormatCapacity+0x4c>
 8009404:	69bb      	ldr	r3, [r7, #24]
 8009406:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800940a:	2b02      	cmp	r3, #2
 800940c:	d108      	bne.n	8009420 <SCSI_ReadFormatCapacity+0x5e>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800940e:	7af9      	ldrb	r1, [r7, #11]
 8009410:	233a      	movs	r3, #58	@ 0x3a
 8009412:	2202      	movs	r2, #2
 8009414:	68f8      	ldr	r0, [r7, #12]
 8009416:	f000 f91e 	bl	8009656 <SCSI_SenseCode>
    return -1;
 800941a:	f04f 33ff 	mov.w	r3, #4294967295
 800941e:	e03e      	b.n	800949e <SCSI_ReadFormatCapacity+0xdc>
  }

  for (i = 0U; i < 12U ; i++)
 8009420:	2300      	movs	r3, #0
 8009422:	83fb      	strh	r3, [r7, #30]
 8009424:	e007      	b.n	8009436 <SCSI_ReadFormatCapacity+0x74>
  {
    hmsc->bot_data[i] = 0U;
 8009426:	8bfb      	ldrh	r3, [r7, #30]
 8009428:	69ba      	ldr	r2, [r7, #24]
 800942a:	4413      	add	r3, r2
 800942c:	2200      	movs	r2, #0
 800942e:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 8009430:	8bfb      	ldrh	r3, [r7, #30]
 8009432:	3301      	adds	r3, #1
 8009434:	83fb      	strh	r3, [r7, #30]
 8009436:	8bfb      	ldrh	r3, [r7, #30]
 8009438:	2b0b      	cmp	r3, #11
 800943a:	d9f4      	bls.n	8009426 <SCSI_ReadFormatCapacity+0x64>
  }

  hmsc->bot_data[3] = 0x08U;
 800943c:	69bb      	ldr	r3, [r7, #24]
 800943e:	2208      	movs	r2, #8
 8009440:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	3b01      	subs	r3, #1
 8009446:	0e1b      	lsrs	r3, r3, #24
 8009448:	b2da      	uxtb	r2, r3
 800944a:	69bb      	ldr	r3, [r7, #24]
 800944c:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800944e:	693b      	ldr	r3, [r7, #16]
 8009450:	3b01      	subs	r3, #1
 8009452:	0c1b      	lsrs	r3, r3, #16
 8009454:	b2da      	uxtb	r2, r3
 8009456:	69bb      	ldr	r3, [r7, #24]
 8009458:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800945a:	693b      	ldr	r3, [r7, #16]
 800945c:	3b01      	subs	r3, #1
 800945e:	0a1b      	lsrs	r3, r3, #8
 8009460:	b2da      	uxtb	r2, r3
 8009462:	69bb      	ldr	r3, [r7, #24]
 8009464:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	b2db      	uxtb	r3, r3
 800946a:	3b01      	subs	r3, #1
 800946c:	b2da      	uxtb	r2, r3
 800946e:	69bb      	ldr	r3, [r7, #24]
 8009470:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 8009472:	69bb      	ldr	r3, [r7, #24]
 8009474:	2202      	movs	r2, #2
 8009476:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8009478:	8abb      	ldrh	r3, [r7, #20]
 800947a:	141b      	asrs	r3, r3, #16
 800947c:	b2da      	uxtb	r2, r3
 800947e:	69bb      	ldr	r3, [r7, #24]
 8009480:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 8009482:	8abb      	ldrh	r3, [r7, #20]
 8009484:	0a1b      	lsrs	r3, r3, #8
 8009486:	b29b      	uxth	r3, r3
 8009488:	b2da      	uxtb	r2, r3
 800948a:	69bb      	ldr	r3, [r7, #24]
 800948c:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 800948e:	8abb      	ldrh	r3, [r7, #20]
 8009490:	b2da      	uxtb	r2, r3
 8009492:	69bb      	ldr	r3, [r7, #24]
 8009494:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 8009496:	69bb      	ldr	r3, [r7, #24]
 8009498:	220c      	movs	r2, #12
 800949a:	60da      	str	r2, [r3, #12]

  return 0;
 800949c:	2300      	movs	r3, #0
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3720      	adds	r7, #32
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}
	...

080094a8 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b086      	sub	sp, #24
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	60f8      	str	r0, [r7, #12]
 80094b0:	460b      	mov	r3, r1
 80094b2:	607a      	str	r2, [r7, #4]
 80094b4:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80094bc:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 80094be:	2317      	movs	r3, #23
 80094c0:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 80094c2:	693b      	ldr	r3, [r7, #16]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d102      	bne.n	80094ce <SCSI_ModeSense6+0x26>
  {
    return -1;
 80094c8:	f04f 33ff 	mov.w	r3, #4294967295
 80094cc:	e011      	b.n	80094f2 <SCSI_ModeSense6+0x4a>
  }

  if (params[4] <= len)
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	3304      	adds	r3, #4
 80094d2:	781b      	ldrb	r3, [r3, #0]
 80094d4:	461a      	mov	r2, r3
 80094d6:	8afb      	ldrh	r3, [r7, #22]
 80094d8:	4293      	cmp	r3, r2
 80094da:	d303      	bcc.n	80094e4 <SCSI_ModeSense6+0x3c>
  {
    len = params[4];
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	3304      	adds	r3, #4
 80094e0:	781b      	ldrb	r3, [r3, #0]
 80094e2:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 80094e4:	8afb      	ldrh	r3, [r7, #22]
 80094e6:	461a      	mov	r2, r3
 80094e8:	4904      	ldr	r1, [pc, #16]	@ (80094fc <SCSI_ModeSense6+0x54>)
 80094ea:	6938      	ldr	r0, [r7, #16]
 80094ec:	f000 fdbc 	bl	800a068 <SCSI_UpdateBotData>

  return 0;
 80094f0:	2300      	movs	r3, #0
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	3718      	adds	r7, #24
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}
 80094fa:	bf00      	nop
 80094fc:	200000d8 	.word	0x200000d8

08009500 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b086      	sub	sp, #24
 8009504:	af00      	add	r7, sp, #0
 8009506:	60f8      	str	r0, [r7, #12]
 8009508:	460b      	mov	r3, r1
 800950a:	607a      	str	r2, [r7, #4]
 800950c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009514:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 8009516:	231b      	movs	r3, #27
 8009518:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800951a:	693b      	ldr	r3, [r7, #16]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d102      	bne.n	8009526 <SCSI_ModeSense10+0x26>
  {
    return -1;
 8009520:	f04f 33ff 	mov.w	r3, #4294967295
 8009524:	e011      	b.n	800954a <SCSI_ModeSense10+0x4a>
  }

  if (params[8] <= len)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	3308      	adds	r3, #8
 800952a:	781b      	ldrb	r3, [r3, #0]
 800952c:	461a      	mov	r2, r3
 800952e:	8afb      	ldrh	r3, [r7, #22]
 8009530:	4293      	cmp	r3, r2
 8009532:	d303      	bcc.n	800953c <SCSI_ModeSense10+0x3c>
  {
    len = params[8];
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	3308      	adds	r3, #8
 8009538:	781b      	ldrb	r3, [r3, #0]
 800953a:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800953c:	8afb      	ldrh	r3, [r7, #22]
 800953e:	461a      	mov	r2, r3
 8009540:	4904      	ldr	r1, [pc, #16]	@ (8009554 <SCSI_ModeSense10+0x54>)
 8009542:	6938      	ldr	r0, [r7, #16]
 8009544:	f000 fd90 	bl	800a068 <SCSI_UpdateBotData>

  return 0;
 8009548:	2300      	movs	r3, #0
}
 800954a:	4618      	mov	r0, r3
 800954c:	3718      	adds	r7, #24
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}
 8009552:	bf00      	nop
 8009554:	200000f0 	.word	0x200000f0

08009558 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b086      	sub	sp, #24
 800955c:	af00      	add	r7, sp, #0
 800955e:	60f8      	str	r0, [r7, #12]
 8009560:	460b      	mov	r3, r1
 8009562:	607a      	str	r2, [r7, #4]
 8009564:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800956c:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d102      	bne.n	800957a <SCSI_RequestSense+0x22>
  {
    return -1;
 8009574:	f04f 33ff 	mov.w	r3, #4294967295
 8009578:	e069      	b.n	800964e <SCSI_RequestSense+0xf6>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800957a:	693b      	ldr	r3, [r7, #16]
 800957c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8009580:	2b00      	cmp	r3, #0
 8009582:	d10a      	bne.n	800959a <SCSI_RequestSense+0x42>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800958a:	2320      	movs	r3, #32
 800958c:	2205      	movs	r2, #5
 800958e:	68f8      	ldr	r0, [r7, #12]
 8009590:	f000 f861 	bl	8009656 <SCSI_SenseCode>
    return -1;
 8009594:	f04f 33ff 	mov.w	r3, #4294967295
 8009598:	e059      	b.n	800964e <SCSI_RequestSense+0xf6>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800959a:	2300      	movs	r3, #0
 800959c:	75fb      	strb	r3, [r7, #23]
 800959e:	e007      	b.n	80095b0 <SCSI_RequestSense+0x58>
  {
    hmsc->bot_data[i] = 0U;
 80095a0:	7dfb      	ldrb	r3, [r7, #23]
 80095a2:	693a      	ldr	r2, [r7, #16]
 80095a4:	4413      	add	r3, r2
 80095a6:	2200      	movs	r2, #0
 80095a8:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 80095aa:	7dfb      	ldrb	r3, [r7, #23]
 80095ac:	3301      	adds	r3, #1
 80095ae:	75fb      	strb	r3, [r7, #23]
 80095b0:	7dfb      	ldrb	r3, [r7, #23]
 80095b2:	2b11      	cmp	r3, #17
 80095b4:	d9f4      	bls.n	80095a0 <SCSI_RequestSense+0x48>
  }

  hmsc->bot_data[0] = 0x70U;
 80095b6:	693b      	ldr	r3, [r7, #16]
 80095b8:	2270      	movs	r2, #112	@ 0x70
 80095ba:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 80095bc:	693b      	ldr	r3, [r7, #16]
 80095be:	220c      	movs	r2, #12
 80095c0:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 80095c8:	693b      	ldr	r3, [r7, #16]
 80095ca:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d02e      	beq.n	8009630 <SCSI_RequestSense+0xd8>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80095d8:	461a      	mov	r2, r3
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	3248      	adds	r2, #72	@ 0x48
 80095de:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80095ec:	693a      	ldr	r2, [r7, #16]
 80095ee:	3348      	adds	r3, #72	@ 0x48
 80095f0:	00db      	lsls	r3, r3, #3
 80095f2:	4413      	add	r3, r2
 80095f4:	791a      	ldrb	r2, [r3, #4]
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 80095fa:	693b      	ldr	r3, [r7, #16]
 80095fc:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8009600:	693a      	ldr	r2, [r7, #16]
 8009602:	3348      	adds	r3, #72	@ 0x48
 8009604:	00db      	lsls	r3, r3, #3
 8009606:	4413      	add	r3, r2
 8009608:	795a      	ldrb	r2, [r3, #5]
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 800960e:	693b      	ldr	r3, [r7, #16]
 8009610:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8009614:	3301      	adds	r3, #1
 8009616:	b2da      	uxtb	r2, r3
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800961e:	693b      	ldr	r3, [r7, #16]
 8009620:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 8009624:	2b04      	cmp	r3, #4
 8009626:	d103      	bne.n	8009630 <SCSI_RequestSense+0xd8>
    {
      hmsc->scsi_sense_head = 0U;
 8009628:	693b      	ldr	r3, [r7, #16]
 800962a:	2200      	movs	r2, #0
 800962c:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8009630:	693b      	ldr	r3, [r7, #16]
 8009632:	2212      	movs	r2, #18
 8009634:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	3304      	adds	r3, #4
 800963a:	781b      	ldrb	r3, [r3, #0]
 800963c:	2b12      	cmp	r3, #18
 800963e:	d805      	bhi.n	800964c <SCSI_RequestSense+0xf4>
  {
    hmsc->bot_data_length = params[4];
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	3304      	adds	r3, #4
 8009644:	781b      	ldrb	r3, [r3, #0]
 8009646:	461a      	mov	r2, r3
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	60da      	str	r2, [r3, #12]
  }

  return 0;
 800964c:	2300      	movs	r3, #0
}
 800964e:	4618      	mov	r0, r3
 8009650:	3718      	adds	r7, #24
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}

08009656 <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 8009656:	b480      	push	{r7}
 8009658:	b085      	sub	sp, #20
 800965a:	af00      	add	r7, sp, #0
 800965c:	6078      	str	r0, [r7, #4]
 800965e:	4608      	mov	r0, r1
 8009660:	4611      	mov	r1, r2
 8009662:	461a      	mov	r2, r3
 8009664:	4603      	mov	r3, r0
 8009666:	70fb      	strb	r3, [r7, #3]
 8009668:	460b      	mov	r3, r1
 800966a:	70bb      	strb	r3, [r7, #2]
 800966c:	4613      	mov	r3, r2
 800966e:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009676:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d02c      	beq.n	80096d8 <SCSI_SenseCode+0x82>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009684:	461a      	mov	r2, r3
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	3248      	adds	r2, #72	@ 0x48
 800968a:	78b9      	ldrb	r1, [r7, #2]
 800968c:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8009696:	68fa      	ldr	r2, [r7, #12]
 8009698:	3348      	adds	r3, #72	@ 0x48
 800969a:	00db      	lsls	r3, r3, #3
 800969c:	4413      	add	r3, r2
 800969e:	787a      	ldrb	r2, [r7, #1]
 80096a0:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80096a8:	68fa      	ldr	r2, [r7, #12]
 80096aa:	3348      	adds	r3, #72	@ 0x48
 80096ac:	00db      	lsls	r3, r3, #3
 80096ae:	4413      	add	r3, r2
 80096b0:	2200      	movs	r2, #0
 80096b2:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80096ba:	3301      	adds	r3, #1
 80096bc:	b2da      	uxtb	r2, r3
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80096ca:	2b04      	cmp	r3, #4
 80096cc:	d105      	bne.n	80096da <SCSI_SenseCode+0x84>
  {
    hmsc->scsi_sense_tail = 0U;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	2200      	movs	r2, #0
 80096d2:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 80096d6:	e000      	b.n	80096da <SCSI_SenseCode+0x84>
    return;
 80096d8:	bf00      	nop
  }
}
 80096da:	3714      	adds	r7, #20
 80096dc:	46bd      	mov	sp, r7
 80096de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e2:	4770      	bx	lr

080096e4 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b086      	sub	sp, #24
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	60f8      	str	r0, [r7, #12]
 80096ec:	460b      	mov	r3, r1
 80096ee:	607a      	str	r2, [r7, #4]
 80096f0:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80096f8:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d102      	bne.n	8009706 <SCSI_StartStopUnit+0x22>
  {
    return -1;
 8009700:	f04f 33ff 	mov.w	r3, #4294967295
 8009704:	e03b      	b.n	800977e <SCSI_StartStopUnit+0x9a>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8009706:	697b      	ldr	r3, [r7, #20]
 8009708:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800970c:	2b01      	cmp	r3, #1
 800970e:	d10f      	bne.n	8009730 <SCSI_StartStopUnit+0x4c>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	3304      	adds	r3, #4
 8009714:	781b      	ldrb	r3, [r3, #0]
 8009716:	f003 0303 	and.w	r3, r3, #3
 800971a:	2b02      	cmp	r3, #2
 800971c:	d108      	bne.n	8009730 <SCSI_StartStopUnit+0x4c>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800971e:	7af9      	ldrb	r1, [r7, #11]
 8009720:	2324      	movs	r3, #36	@ 0x24
 8009722:	2205      	movs	r2, #5
 8009724:	68f8      	ldr	r0, [r7, #12]
 8009726:	f7ff ff96 	bl	8009656 <SCSI_SenseCode>

    return -1;
 800972a:	f04f 33ff 	mov.w	r3, #4294967295
 800972e:	e026      	b.n	800977e <SCSI_StartStopUnit+0x9a>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	3304      	adds	r3, #4
 8009734:	781b      	ldrb	r3, [r3, #0]
 8009736:	f003 0303 	and.w	r3, r3, #3
 800973a:	2b01      	cmp	r3, #1
 800973c:	d104      	bne.n	8009748 <SCSI_StartStopUnit+0x64>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	2200      	movs	r2, #0
 8009742:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8009746:	e016      	b.n	8009776 <SCSI_StartStopUnit+0x92>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	3304      	adds	r3, #4
 800974c:	781b      	ldrb	r3, [r3, #0]
 800974e:	f003 0303 	and.w	r3, r3, #3
 8009752:	2b02      	cmp	r3, #2
 8009754:	d104      	bne.n	8009760 <SCSI_StartStopUnit+0x7c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8009756:	697b      	ldr	r3, [r7, #20]
 8009758:	2202      	movs	r2, #2
 800975a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800975e:	e00a      	b.n	8009776 <SCSI_StartStopUnit+0x92>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	3304      	adds	r3, #4
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	f003 0303 	and.w	r3, r3, #3
 800976a:	2b03      	cmp	r3, #3
 800976c:	d103      	bne.n	8009776 <SCSI_StartStopUnit+0x92>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	2200      	movs	r2, #0
 8009772:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	2200      	movs	r2, #0
 800977a:	60da      	str	r2, [r3, #12]

  return 0;
 800977c:	2300      	movs	r3, #0
}
 800977e:	4618      	mov	r0, r3
 8009780:	3718      	adds	r7, #24
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}

08009786 <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009786:	b480      	push	{r7}
 8009788:	b087      	sub	sp, #28
 800978a:	af00      	add	r7, sp, #0
 800978c:	60f8      	str	r0, [r7, #12]
 800978e:	460b      	mov	r3, r1
 8009790:	607a      	str	r2, [r7, #4]
 8009792:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800979a:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d102      	bne.n	80097a8 <SCSI_AllowPreventRemovable+0x22>
  {
    return -1;
 80097a2:	f04f 33ff 	mov.w	r3, #4294967295
 80097a6:	e011      	b.n	80097cc <SCSI_AllowPreventRemovable+0x46>
  }

  if (params[4] == 0U)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	3304      	adds	r3, #4
 80097ac:	781b      	ldrb	r3, [r3, #0]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d104      	bne.n	80097bc <SCSI_AllowPreventRemovable+0x36>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	2200      	movs	r2, #0
 80097b6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 80097ba:	e003      	b.n	80097c4 <SCSI_AllowPreventRemovable+0x3e>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 80097bc:	697b      	ldr	r3, [r7, #20]
 80097be:	2201      	movs	r2, #1
 80097c0:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	2200      	movs	r2, #0
 80097c8:	60da      	str	r2, [r3, #12]

  return 0;
 80097ca:	2300      	movs	r3, #0
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	371c      	adds	r7, #28
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	4770      	bx	lr

080097d8 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b086      	sub	sp, #24
 80097dc:	af00      	add	r7, sp, #0
 80097de:	60f8      	str	r0, [r7, #12]
 80097e0:	460b      	mov	r3, r1
 80097e2:	607a      	str	r2, [r7, #4]
 80097e4:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80097ec:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d102      	bne.n	80097fa <SCSI_Read10+0x22>
  {
    return -1;
 80097f4:	f04f 33ff 	mov.w	r3, #4294967295
 80097f8:	e08a      	b.n	8009910 <SCSI_Read10+0x138>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 80097fa:	697b      	ldr	r3, [r7, #20]
 80097fc:	7a1b      	ldrb	r3, [r3, #8]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d17c      	bne.n	80098fc <SCSI_Read10+0x124>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8009802:	697b      	ldr	r3, [r7, #20]
 8009804:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8009808:	b25b      	sxtb	r3, r3
 800980a:	2b00      	cmp	r3, #0
 800980c:	db0a      	blt.n	8009824 <SCSI_Read10+0x4c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009814:	2320      	movs	r3, #32
 8009816:	2205      	movs	r2, #5
 8009818:	68f8      	ldr	r0, [r7, #12]
 800981a:	f7ff ff1c 	bl	8009656 <SCSI_SenseCode>
      return -1;
 800981e:	f04f 33ff 	mov.w	r3, #4294967295
 8009822:	e075      	b.n	8009910 <SCSI_Read10+0x138>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8009824:	697b      	ldr	r3, [r7, #20]
 8009826:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800982a:	2b02      	cmp	r3, #2
 800982c:	d108      	bne.n	8009840 <SCSI_Read10+0x68>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800982e:	7af9      	ldrb	r1, [r7, #11]
 8009830:	233a      	movs	r3, #58	@ 0x3a
 8009832:	2202      	movs	r2, #2
 8009834:	68f8      	ldr	r0, [r7, #12]
 8009836:	f7ff ff0e 	bl	8009656 <SCSI_SenseCode>

      return -1;
 800983a:	f04f 33ff 	mov.w	r3, #4294967295
 800983e:	e067      	b.n	8009910 <SCSI_Read10+0x138>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009846:	689b      	ldr	r3, [r3, #8]
 8009848:	7afa      	ldrb	r2, [r7, #11]
 800984a:	4610      	mov	r0, r2
 800984c:	4798      	blx	r3
 800984e:	4603      	mov	r3, r0
 8009850:	2b00      	cmp	r3, #0
 8009852:	d008      	beq.n	8009866 <SCSI_Read10+0x8e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009854:	7af9      	ldrb	r1, [r7, #11]
 8009856:	233a      	movs	r3, #58	@ 0x3a
 8009858:	2202      	movs	r2, #2
 800985a:	68f8      	ldr	r0, [r7, #12]
 800985c:	f7ff fefb 	bl	8009656 <SCSI_SenseCode>
      return -1;
 8009860:	f04f 33ff 	mov.w	r3, #4294967295
 8009864:	e054      	b.n	8009910 <SCSI_Read10+0x138>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	3302      	adds	r3, #2
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	3303      	adds	r3, #3
 8009872:	781b      	ldrb	r3, [r3, #0]
 8009874:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009876:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	3304      	adds	r3, #4
 800987c:	781b      	ldrb	r3, [r3, #0]
 800987e:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8009880:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8009882:	687a      	ldr	r2, [r7, #4]
 8009884:	3205      	adds	r2, #5
 8009886:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 8009888:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	3307      	adds	r3, #7
 8009894:	781b      	ldrb	r3, [r3, #0]
 8009896:	021b      	lsls	r3, r3, #8
 8009898:	687a      	ldr	r2, [r7, #4]
 800989a:	3208      	adds	r2, #8
 800989c:	7812      	ldrb	r2, [r2, #0]
 800989e:	431a      	orrs	r2, r3
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 80098b2:	7af9      	ldrb	r1, [r7, #11]
 80098b4:	68f8      	ldr	r0, [r7, #12]
 80098b6:	f000 faad 	bl	8009e14 <SCSI_CheckAddressRange>
 80098ba:	4603      	mov	r3, r0
 80098bc:	2b00      	cmp	r3, #0
 80098be:	da02      	bge.n	80098c6 <SCSI_Read10+0xee>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 80098c0:	f04f 33ff 	mov.w	r3, #4294967295
 80098c4:	e024      	b.n	8009910 <SCSI_Read10+0x138>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 80098d2:	6979      	ldr	r1, [r7, #20]
 80098d4:	f8b1 1264 	ldrh.w	r1, [r1, #612]	@ 0x264
 80098d8:	fb01 f303 	mul.w	r3, r1, r3
 80098dc:	429a      	cmp	r2, r3
 80098de:	d00a      	beq.n	80098f6 <SCSI_Read10+0x11e>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80098e0:	697b      	ldr	r3, [r7, #20]
 80098e2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80098e6:	2320      	movs	r3, #32
 80098e8:	2205      	movs	r2, #5
 80098ea:	68f8      	ldr	r0, [r7, #12]
 80098ec:	f7ff feb3 	bl	8009656 <SCSI_SenseCode>
      return -1;
 80098f0:	f04f 33ff 	mov.w	r3, #4294967295
 80098f4:	e00c      	b.n	8009910 <SCSI_Read10+0x138>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	2202      	movs	r2, #2
 80098fa:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009902:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8009904:	7afb      	ldrb	r3, [r7, #11]
 8009906:	4619      	mov	r1, r3
 8009908:	68f8      	ldr	r0, [r7, #12]
 800990a:	f000 faab 	bl	8009e64 <SCSI_ProcessRead>
 800990e:	4603      	mov	r3, r0
}
 8009910:	4618      	mov	r0, r3
 8009912:	3718      	adds	r7, #24
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}

08009918 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b086      	sub	sp, #24
 800991c:	af00      	add	r7, sp, #0
 800991e:	60f8      	str	r0, [r7, #12]
 8009920:	460b      	mov	r3, r1
 8009922:	607a      	str	r2, [r7, #4]
 8009924:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800992c:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800992e:	697b      	ldr	r3, [r7, #20]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d102      	bne.n	800993a <SCSI_Read12+0x22>
  {
    return -1;
 8009934:	f04f 33ff 	mov.w	r3, #4294967295
 8009938:	e095      	b.n	8009a66 <SCSI_Read12+0x14e>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	7a1b      	ldrb	r3, [r3, #8]
 800993e:	2b00      	cmp	r3, #0
 8009940:	f040 8087 	bne.w	8009a52 <SCSI_Read12+0x13a>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800994a:	b25b      	sxtb	r3, r3
 800994c:	2b00      	cmp	r3, #0
 800994e:	db0a      	blt.n	8009966 <SCSI_Read12+0x4e>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009956:	2320      	movs	r3, #32
 8009958:	2205      	movs	r2, #5
 800995a:	68f8      	ldr	r0, [r7, #12]
 800995c:	f7ff fe7b 	bl	8009656 <SCSI_SenseCode>
      return -1;
 8009960:	f04f 33ff 	mov.w	r3, #4294967295
 8009964:	e07f      	b.n	8009a66 <SCSI_Read12+0x14e>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8009966:	697b      	ldr	r3, [r7, #20]
 8009968:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800996c:	2b02      	cmp	r3, #2
 800996e:	d108      	bne.n	8009982 <SCSI_Read12+0x6a>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009970:	7af9      	ldrb	r1, [r7, #11]
 8009972:	233a      	movs	r3, #58	@ 0x3a
 8009974:	2202      	movs	r2, #2
 8009976:	68f8      	ldr	r0, [r7, #12]
 8009978:	f7ff fe6d 	bl	8009656 <SCSI_SenseCode>
      return -1;
 800997c:	f04f 33ff 	mov.w	r3, #4294967295
 8009980:	e071      	b.n	8009a66 <SCSI_Read12+0x14e>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009988:	689b      	ldr	r3, [r3, #8]
 800998a:	7afa      	ldrb	r2, [r7, #11]
 800998c:	4610      	mov	r0, r2
 800998e:	4798      	blx	r3
 8009990:	4603      	mov	r3, r0
 8009992:	2b00      	cmp	r3, #0
 8009994:	d008      	beq.n	80099a8 <SCSI_Read12+0x90>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009996:	7af9      	ldrb	r1, [r7, #11]
 8009998:	233a      	movs	r3, #58	@ 0x3a
 800999a:	2202      	movs	r2, #2
 800999c:	68f8      	ldr	r0, [r7, #12]
 800999e:	f7ff fe5a 	bl	8009656 <SCSI_SenseCode>
      return -1;
 80099a2:	f04f 33ff 	mov.w	r3, #4294967295
 80099a6:	e05e      	b.n	8009a66 <SCSI_Read12+0x14e>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	3302      	adds	r3, #2
 80099ac:	781b      	ldrb	r3, [r3, #0]
 80099ae:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	3303      	adds	r3, #3
 80099b4:	781b      	ldrb	r3, [r3, #0]
 80099b6:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80099b8:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	3304      	adds	r3, #4
 80099be:	781b      	ldrb	r3, [r3, #0]
 80099c0:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 80099c2:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 80099c4:	687a      	ldr	r2, [r7, #4]
 80099c6:	3205      	adds	r2, #5
 80099c8:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 80099ca:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 80099cc:	697b      	ldr	r3, [r7, #20]
 80099ce:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	3306      	adds	r3, #6
 80099d6:	781b      	ldrb	r3, [r3, #0]
 80099d8:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	3307      	adds	r3, #7
 80099de:	781b      	ldrb	r3, [r3, #0]
 80099e0:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 80099e2:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	3308      	adds	r3, #8
 80099e8:	781b      	ldrb	r3, [r3, #0]
 80099ea:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 80099ec:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 80099ee:	687a      	ldr	r2, [r7, #4]
 80099f0:	3209      	adds	r2, #9
 80099f2:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 80099f4:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009a08:	7af9      	ldrb	r1, [r7, #11]
 8009a0a:	68f8      	ldr	r0, [r7, #12]
 8009a0c:	f000 fa02 	bl	8009e14 <SCSI_CheckAddressRange>
 8009a10:	4603      	mov	r3, r0
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	da02      	bge.n	8009a1c <SCSI_Read12+0x104>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8009a16:	f04f 33ff 	mov.w	r3, #4294967295
 8009a1a:	e024      	b.n	8009a66 <SCSI_Read12+0x14e>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009a28:	6979      	ldr	r1, [r7, #20]
 8009a2a:	f8b1 1264 	ldrh.w	r1, [r1, #612]	@ 0x264
 8009a2e:	fb01 f303 	mul.w	r3, r1, r3
 8009a32:	429a      	cmp	r2, r3
 8009a34:	d00a      	beq.n	8009a4c <SCSI_Read12+0x134>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009a3c:	2320      	movs	r3, #32
 8009a3e:	2205      	movs	r2, #5
 8009a40:	68f8      	ldr	r0, [r7, #12]
 8009a42:	f7ff fe08 	bl	8009656 <SCSI_SenseCode>
      return -1;
 8009a46:	f04f 33ff 	mov.w	r3, #4294967295
 8009a4a:	e00c      	b.n	8009a66 <SCSI_Read12+0x14e>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8009a4c:	697b      	ldr	r3, [r7, #20]
 8009a4e:	2202      	movs	r2, #2
 8009a50:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a58:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8009a5a:	7afb      	ldrb	r3, [r7, #11]
 8009a5c:	4619      	mov	r1, r3
 8009a5e:	68f8      	ldr	r0, [r7, #12]
 8009a60:	f000 fa00 	bl	8009e64 <SCSI_ProcessRead>
 8009a64:	4603      	mov	r3, r0
}
 8009a66:	4618      	mov	r0, r3
 8009a68:	3718      	adds	r7, #24
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}

08009a6e <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009a6e:	b580      	push	{r7, lr}
 8009a70:	b086      	sub	sp, #24
 8009a72:	af00      	add	r7, sp, #0
 8009a74:	60f8      	str	r0, [r7, #12]
 8009a76:	460b      	mov	r3, r1
 8009a78:	607a      	str	r2, [r7, #4]
 8009a7a:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009a82:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 8009a84:	697b      	ldr	r3, [r7, #20]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d102      	bne.n	8009a90 <SCSI_Write10+0x22>
  {
    return -1;
 8009a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8009a8e:	e0af      	b.n	8009bf0 <SCSI_Write10+0x182>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	7a1b      	ldrb	r3, [r3, #8]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	f040 80a5 	bne.w	8009be4 <SCSI_Write10+0x176>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8009a9a:	697b      	ldr	r3, [r7, #20]
 8009a9c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d10a      	bne.n	8009aba <SCSI_Write10+0x4c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009aa4:	697b      	ldr	r3, [r7, #20]
 8009aa6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009aaa:	2320      	movs	r3, #32
 8009aac:	2205      	movs	r2, #5
 8009aae:	68f8      	ldr	r0, [r7, #12]
 8009ab0:	f7ff fdd1 	bl	8009656 <SCSI_SenseCode>
      return -1;
 8009ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8009ab8:	e09a      	b.n	8009bf0 <SCSI_Write10+0x182>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8009ac0:	b25b      	sxtb	r3, r3
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	da0a      	bge.n	8009adc <SCSI_Write10+0x6e>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009acc:	2320      	movs	r3, #32
 8009ace:	2205      	movs	r2, #5
 8009ad0:	68f8      	ldr	r0, [r7, #12]
 8009ad2:	f7ff fdc0 	bl	8009656 <SCSI_SenseCode>
      return -1;
 8009ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8009ada:	e089      	b.n	8009bf0 <SCSI_Write10+0x182>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009ae2:	689b      	ldr	r3, [r3, #8]
 8009ae4:	7afa      	ldrb	r2, [r7, #11]
 8009ae6:	4610      	mov	r0, r2
 8009ae8:	4798      	blx	r3
 8009aea:	4603      	mov	r3, r0
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d008      	beq.n	8009b02 <SCSI_Write10+0x94>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009af0:	7af9      	ldrb	r1, [r7, #11]
 8009af2:	233a      	movs	r3, #58	@ 0x3a
 8009af4:	2202      	movs	r2, #2
 8009af6:	68f8      	ldr	r0, [r7, #12]
 8009af8:	f7ff fdad 	bl	8009656 <SCSI_SenseCode>
      return -1;
 8009afc:	f04f 33ff 	mov.w	r3, #4294967295
 8009b00:	e076      	b.n	8009bf0 <SCSI_Write10+0x182>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009b08:	68db      	ldr	r3, [r3, #12]
 8009b0a:	7afa      	ldrb	r2, [r7, #11]
 8009b0c:	4610      	mov	r0, r2
 8009b0e:	4798      	blx	r3
 8009b10:	4603      	mov	r3, r0
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d008      	beq.n	8009b28 <SCSI_Write10+0xba>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8009b16:	7af9      	ldrb	r1, [r7, #11]
 8009b18:	2327      	movs	r3, #39	@ 0x27
 8009b1a:	2202      	movs	r2, #2
 8009b1c:	68f8      	ldr	r0, [r7, #12]
 8009b1e:	f7ff fd9a 	bl	8009656 <SCSI_SenseCode>
      return -1;
 8009b22:	f04f 33ff 	mov.w	r3, #4294967295
 8009b26:	e063      	b.n	8009bf0 <SCSI_Write10+0x182>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	3302      	adds	r3, #2
 8009b2c:	781b      	ldrb	r3, [r3, #0]
 8009b2e:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	3303      	adds	r3, #3
 8009b34:	781b      	ldrb	r3, [r3, #0]
 8009b36:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009b38:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	3304      	adds	r3, #4
 8009b3e:	781b      	ldrb	r3, [r3, #0]
 8009b40:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8009b42:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8009b44:	687a      	ldr	r2, [r7, #4]
 8009b46:	3205      	adds	r2, #5
 8009b48:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 8009b4a:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	3307      	adds	r3, #7
 8009b56:	781b      	ldrb	r3, [r3, #0]
 8009b58:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 8009b5a:	687a      	ldr	r2, [r7, #4]
 8009b5c:	3208      	adds	r2, #8
 8009b5e:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 8009b60:	431a      	orrs	r2, r3
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8009b6e:	697b      	ldr	r3, [r7, #20]
 8009b70:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009b74:	7af9      	ldrb	r1, [r7, #11]
 8009b76:	68f8      	ldr	r0, [r7, #12]
 8009b78:	f000 f94c 	bl	8009e14 <SCSI_CheckAddressRange>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	da02      	bge.n	8009b88 <SCSI_Write10+0x11a>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8009b82:	f04f 33ff 	mov.w	r3, #4294967295
 8009b86:	e033      	b.n	8009bf0 <SCSI_Write10+0x182>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009b8e:	697a      	ldr	r2, [r7, #20]
 8009b90:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 8009b94:	fb02 f303 	mul.w	r3, r2, r3
 8009b98:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8009b9a:	697b      	ldr	r3, [r7, #20]
 8009b9c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8009ba0:	693a      	ldr	r2, [r7, #16]
 8009ba2:	429a      	cmp	r2, r3
 8009ba4:	d00a      	beq.n	8009bbc <SCSI_Write10+0x14e>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009ba6:	697b      	ldr	r3, [r7, #20]
 8009ba8:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009bac:	2320      	movs	r3, #32
 8009bae:	2205      	movs	r2, #5
 8009bb0:	68f8      	ldr	r0, [r7, #12]
 8009bb2:	f7ff fd50 	bl	8009656 <SCSI_SenseCode>
      return -1;
 8009bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8009bba:	e019      	b.n	8009bf0 <SCSI_Write10+0x182>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8009bbc:	693b      	ldr	r3, [r7, #16]
 8009bbe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bc2:	bf28      	it	cs
 8009bc4:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8009bc8:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	2201      	movs	r2, #1
 8009bce:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	f103 0210 	add.w	r2, r3, #16
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	2101      	movs	r1, #1
 8009bda:	68f8      	ldr	r0, [r7, #12]
 8009bdc:	f001 ffd5 	bl	800bb8a <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 8009be0:	2300      	movs	r3, #0
 8009be2:	e005      	b.n	8009bf0 <SCSI_Write10+0x182>
    return SCSI_ProcessWrite(pdev, lun);
 8009be4:	7afb      	ldrb	r3, [r7, #11]
 8009be6:	4619      	mov	r1, r3
 8009be8:	68f8      	ldr	r0, [r7, #12]
 8009bea:	f000 f9b4 	bl	8009f56 <SCSI_ProcessWrite>
 8009bee:	4603      	mov	r3, r0
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3718      	adds	r7, #24
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}

08009bf8 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b086      	sub	sp, #24
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	60f8      	str	r0, [r7, #12]
 8009c00:	460b      	mov	r3, r1
 8009c02:	607a      	str	r2, [r7, #4]
 8009c04:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009c0c:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d102      	bne.n	8009c1a <SCSI_Write12+0x22>
  {
    return -1;
 8009c14:	f04f 33ff 	mov.w	r3, #4294967295
 8009c18:	e0bf      	b.n	8009d9a <SCSI_Write12+0x1a2>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	7a1b      	ldrb	r3, [r3, #8]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	f040 80b5 	bne.w	8009d8e <SCSI_Write12+0x196>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8009c24:	697b      	ldr	r3, [r7, #20]
 8009c26:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d10a      	bne.n	8009c44 <SCSI_Write12+0x4c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009c34:	2320      	movs	r3, #32
 8009c36:	2205      	movs	r2, #5
 8009c38:	68f8      	ldr	r0, [r7, #12]
 8009c3a:	f7ff fd0c 	bl	8009656 <SCSI_SenseCode>
      return -1;
 8009c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8009c42:	e0aa      	b.n	8009d9a <SCSI_Write12+0x1a2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8009c44:	697b      	ldr	r3, [r7, #20]
 8009c46:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8009c4a:	b25b      	sxtb	r3, r3
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	da0a      	bge.n	8009c66 <SCSI_Write12+0x6e>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009c56:	2320      	movs	r3, #32
 8009c58:	2205      	movs	r2, #5
 8009c5a:	68f8      	ldr	r0, [r7, #12]
 8009c5c:	f7ff fcfb 	bl	8009656 <SCSI_SenseCode>
      return -1;
 8009c60:	f04f 33ff 	mov.w	r3, #4294967295
 8009c64:	e099      	b.n	8009d9a <SCSI_Write12+0x1a2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009c6c:	689b      	ldr	r3, [r3, #8]
 8009c6e:	7afa      	ldrb	r2, [r7, #11]
 8009c70:	4610      	mov	r0, r2
 8009c72:	4798      	blx	r3
 8009c74:	4603      	mov	r3, r0
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d00b      	beq.n	8009c92 <SCSI_Write12+0x9a>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009c7a:	7af9      	ldrb	r1, [r7, #11]
 8009c7c:	233a      	movs	r3, #58	@ 0x3a
 8009c7e:	2202      	movs	r2, #2
 8009c80:	68f8      	ldr	r0, [r7, #12]
 8009c82:	f7ff fce8 	bl	8009656 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	2205      	movs	r2, #5
 8009c8a:	721a      	strb	r2, [r3, #8]
      return -1;
 8009c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8009c90:	e083      	b.n	8009d9a <SCSI_Write12+0x1a2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009c98:	68db      	ldr	r3, [r3, #12]
 8009c9a:	7afa      	ldrb	r2, [r7, #11]
 8009c9c:	4610      	mov	r0, r2
 8009c9e:	4798      	blx	r3
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d00b      	beq.n	8009cbe <SCSI_Write12+0xc6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8009ca6:	7af9      	ldrb	r1, [r7, #11]
 8009ca8:	2327      	movs	r3, #39	@ 0x27
 8009caa:	2202      	movs	r2, #2
 8009cac:	68f8      	ldr	r0, [r7, #12]
 8009cae:	f7ff fcd2 	bl	8009656 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8009cb2:	697b      	ldr	r3, [r7, #20]
 8009cb4:	2205      	movs	r2, #5
 8009cb6:	721a      	strb	r2, [r3, #8]
      return -1;
 8009cb8:	f04f 33ff 	mov.w	r3, #4294967295
 8009cbc:	e06d      	b.n	8009d9a <SCSI_Write12+0x1a2>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	3302      	adds	r3, #2
 8009cc2:	781b      	ldrb	r3, [r3, #0]
 8009cc4:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	3303      	adds	r3, #3
 8009cca:	781b      	ldrb	r3, [r3, #0]
 8009ccc:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009cce:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	3304      	adds	r3, #4
 8009cd4:	781b      	ldrb	r3, [r3, #0]
 8009cd6:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 8009cd8:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 8009cda:	687a      	ldr	r2, [r7, #4]
 8009cdc:	3205      	adds	r2, #5
 8009cde:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 8009ce0:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	3306      	adds	r3, #6
 8009cec:	781b      	ldrb	r3, [r3, #0]
 8009cee:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	3307      	adds	r3, #7
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8009cf8:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	3308      	adds	r3, #8
 8009cfe:	781b      	ldrb	r3, [r3, #0]
 8009d00:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 8009d02:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 8009d04:	687a      	ldr	r2, [r7, #4]
 8009d06:	3209      	adds	r2, #9
 8009d08:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 8009d0a:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 8009d12:	697b      	ldr	r3, [r7, #20]
 8009d14:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009d1e:	7af9      	ldrb	r1, [r7, #11]
 8009d20:	68f8      	ldr	r0, [r7, #12]
 8009d22:	f000 f877 	bl	8009e14 <SCSI_CheckAddressRange>
 8009d26:	4603      	mov	r3, r0
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	da02      	bge.n	8009d32 <SCSI_Write12+0x13a>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 8009d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8009d30:	e033      	b.n	8009d9a <SCSI_Write12+0x1a2>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8009d32:	697b      	ldr	r3, [r7, #20]
 8009d34:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009d38:	697a      	ldr	r2, [r7, #20]
 8009d3a:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 8009d3e:	fb02 f303 	mul.w	r3, r2, r3
 8009d42:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8009d44:	697b      	ldr	r3, [r7, #20]
 8009d46:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8009d4a:	693a      	ldr	r2, [r7, #16]
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	d00a      	beq.n	8009d66 <SCSI_Write12+0x16e>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009d50:	697b      	ldr	r3, [r7, #20]
 8009d52:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8009d56:	2320      	movs	r3, #32
 8009d58:	2205      	movs	r2, #5
 8009d5a:	68f8      	ldr	r0, [r7, #12]
 8009d5c:	f7ff fc7b 	bl	8009656 <SCSI_SenseCode>
      return -1;
 8009d60:	f04f 33ff 	mov.w	r3, #4294967295
 8009d64:	e019      	b.n	8009d9a <SCSI_Write12+0x1a2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d6c:	bf28      	it	cs
 8009d6e:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8009d72:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8009d74:	697b      	ldr	r3, [r7, #20]
 8009d76:	2201      	movs	r2, #1
 8009d78:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 8009d7a:	697b      	ldr	r3, [r7, #20]
 8009d7c:	f103 0210 	add.w	r2, r3, #16
 8009d80:	693b      	ldr	r3, [r7, #16]
 8009d82:	2101      	movs	r1, #1
 8009d84:	68f8      	ldr	r0, [r7, #12]
 8009d86:	f001 ff00 	bl	800bb8a <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	e005      	b.n	8009d9a <SCSI_Write12+0x1a2>
    return SCSI_ProcessWrite(pdev, lun);
 8009d8e:	7afb      	ldrb	r3, [r7, #11]
 8009d90:	4619      	mov	r1, r3
 8009d92:	68f8      	ldr	r0, [r7, #12]
 8009d94:	f000 f8df 	bl	8009f56 <SCSI_ProcessWrite>
 8009d98:	4603      	mov	r3, r0
}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	3718      	adds	r7, #24
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bd80      	pop	{r7, pc}

08009da2 <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009da2:	b580      	push	{r7, lr}
 8009da4:	b086      	sub	sp, #24
 8009da6:	af00      	add	r7, sp, #0
 8009da8:	60f8      	str	r0, [r7, #12]
 8009daa:	460b      	mov	r3, r1
 8009dac:	607a      	str	r2, [r7, #4]
 8009dae:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009db6:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d102      	bne.n	8009dc4 <SCSI_Verify10+0x22>
  {
    return -1;
 8009dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8009dc2:	e023      	b.n	8009e0c <SCSI_Verify10+0x6a>
  }

  if ((params[1] & 0x02U) == 0x02U)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	781b      	ldrb	r3, [r3, #0]
 8009dca:	f003 0302 	and.w	r3, r3, #2
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d008      	beq.n	8009de4 <SCSI_Verify10+0x42>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8009dd2:	7af9      	ldrb	r1, [r7, #11]
 8009dd4:	2324      	movs	r3, #36	@ 0x24
 8009dd6:	2205      	movs	r2, #5
 8009dd8:	68f8      	ldr	r0, [r7, #12]
 8009dda:	f7ff fc3c 	bl	8009656 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 8009dde:	f04f 33ff 	mov.w	r3, #4294967295
 8009de2:	e013      	b.n	8009e0c <SCSI_Verify10+0x6a>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8009dea:	697b      	ldr	r3, [r7, #20]
 8009dec:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009df0:	7af9      	ldrb	r1, [r7, #11]
 8009df2:	68f8      	ldr	r0, [r7, #12]
 8009df4:	f000 f80e 	bl	8009e14 <SCSI_CheckAddressRange>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	da02      	bge.n	8009e04 <SCSI_Verify10+0x62>
  {
    return -1; /* error */
 8009dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8009e02:	e003      	b.n	8009e0c <SCSI_Verify10+0x6a>
  }

  hmsc->bot_data_length = 0U;
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	2200      	movs	r2, #0
 8009e08:	60da      	str	r2, [r3, #12]

  return 0;
 8009e0a:	2300      	movs	r3, #0
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3718      	adds	r7, #24
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}

08009e14 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b086      	sub	sp, #24
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	60f8      	str	r0, [r7, #12]
 8009e1c:	607a      	str	r2, [r7, #4]
 8009e1e:	603b      	str	r3, [r7, #0]
 8009e20:	460b      	mov	r3, r1
 8009e22:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009e2a:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8009e2c:	697b      	ldr	r3, [r7, #20]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d102      	bne.n	8009e38 <SCSI_CheckAddressRange+0x24>
  {
    return -1;
 8009e32:	f04f 33ff 	mov.w	r3, #4294967295
 8009e36:	e011      	b.n	8009e5c <SCSI_CheckAddressRange+0x48>
  }

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 8009e38:	687a      	ldr	r2, [r7, #4]
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	441a      	add	r2, r3
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d908      	bls.n	8009e5a <SCSI_CheckAddressRange+0x46>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 8009e48:	7af9      	ldrb	r1, [r7, #11]
 8009e4a:	2321      	movs	r3, #33	@ 0x21
 8009e4c:	2205      	movs	r2, #5
 8009e4e:	68f8      	ldr	r0, [r7, #12]
 8009e50:	f7ff fc01 	bl	8009656 <SCSI_SenseCode>
    return -1;
 8009e54:	f04f 33ff 	mov.w	r3, #4294967295
 8009e58:	e000      	b.n	8009e5c <SCSI_CheckAddressRange+0x48>
  }

  return 0;
 8009e5a:	2300      	movs	r3, #0
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	3718      	adds	r7, #24
 8009e60:	46bd      	mov	sp, r7
 8009e62:	bd80      	pop	{r7, pc}

08009e64 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 8009e64:	b590      	push	{r4, r7, lr}
 8009e66:	b085      	sub	sp, #20
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
 8009e6c:	460b      	mov	r3, r1
 8009e6e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009e76:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009e7e:	68fa      	ldr	r2, [r7, #12]
 8009e80:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 8009e84:	fb02 f303 	mul.w	r3, r2, r3
 8009e88:	60bb      	str	r3, [r7, #8]

  if (hmsc == NULL)
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d102      	bne.n	8009e96 <SCSI_ProcessRead+0x32>
  {
    return -1;
 8009e90:	f04f 33ff 	mov.w	r3, #4294967295
 8009e94:	e05b      	b.n	8009f4e <SCSI_ProcessRead+0xea>
  }

  len = MIN(len, MSC_MEDIA_PACKET);
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e9c:	bf28      	it	cs
 8009e9e:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8009ea2:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun, hmsc->bot_data,
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009eaa:	691c      	ldr	r4, [r3, #16]
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	f103 0110 	add.w	r1, r3, #16
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
                                                     hmsc->scsi_blk_addr,
                                                     (len / hmsc->scsi_blk_size)) < 0)
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun, hmsc->bot_data,
 8009ec6:	b29b      	uxth	r3, r3
 8009ec8:	78f8      	ldrb	r0, [r7, #3]
 8009eca:	47a0      	blx	r4
 8009ecc:	4603      	mov	r3, r0
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	da08      	bge.n	8009ee4 <SCSI_ProcessRead+0x80>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 8009ed2:	78f9      	ldrb	r1, [r7, #3]
 8009ed4:	2311      	movs	r3, #17
 8009ed6:	2204      	movs	r2, #4
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f7ff fbbc 	bl	8009656 <SCSI_SenseCode>
    return -1;
 8009ede:	f04f 33ff 	mov.w	r3, #4294967295
 8009ee2:	e034      	b.n	8009f4e <SCSI_ProcessRead+0xea>
  }

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, hmsc->bot_data, len);
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f103 0210 	add.w	r2, r3, #16
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	2181      	movs	r1, #129	@ 0x81
 8009eee:	6878      	ldr	r0, [r7, #4]
 8009ef0:	f001 fe2a 	bl	800bb48 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009f00:	4619      	mov	r1, r3
 8009f02:	68bb      	ldr	r3, [r7, #8]
 8009f04:	fbb3 f3f1 	udiv	r3, r3, r1
 8009f08:	441a      	add	r2, r3
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f8d3 2270 	ldr.w	r2, [r3, #624]	@ 0x270
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009f1c:	4619      	mov	r1, r3
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	fbb3 f3f1 	udiv	r3, r3, r1
 8009f24:	1ad2      	subs	r2, r2, r3
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	1ad2      	subs	r2, r2, r3
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (hmsc->scsi_blk_len == 0U)
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d102      	bne.n	8009f4c <SCSI_ProcessRead+0xe8>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2203      	movs	r2, #3
 8009f4a:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 8009f4c:	2300      	movs	r3, #0
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3714      	adds	r7, #20
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd90      	pop	{r4, r7, pc}

08009f56 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 8009f56:	b590      	push	{r4, r7, lr}
 8009f58:	b085      	sub	sp, #20
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	6078      	str	r0, [r7, #4]
 8009f5e:	460b      	mov	r3, r1
 8009f60:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009f68:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 8009f70:	68fa      	ldr	r2, [r7, #12]
 8009f72:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 8009f76:	fb02 f303 	mul.w	r3, r2, r3
 8009f7a:	60bb      	str	r3, [r7, #8]

  if (hmsc == NULL)
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d102      	bne.n	8009f88 <SCSI_ProcessWrite+0x32>
  {
    return -1;
 8009f82:	f04f 33ff 	mov.w	r3, #4294967295
 8009f86:	e06b      	b.n	800a060 <SCSI_ProcessWrite+0x10a>
  }

  len = MIN(len, MSC_MEDIA_PACKET);
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f8e:	bf28      	it	cs
 8009f90:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8009f94:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009f9c:	695c      	ldr	r4, [r3, #20]
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	f103 0110 	add.w	r1, r3, #16
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
                                                      hmsc->scsi_blk_addr,
                                                      (len / hmsc->scsi_blk_size)) < 0)
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 8009fb8:	b29b      	uxth	r3, r3
 8009fba:	78f8      	ldrb	r0, [r7, #3]
 8009fbc:	47a0      	blx	r4
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	da08      	bge.n	8009fd6 <SCSI_ProcessWrite+0x80>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 8009fc4:	78f9      	ldrb	r1, [r7, #3]
 8009fc6:	2303      	movs	r3, #3
 8009fc8:	2204      	movs	r2, #4
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f7ff fb43 	bl	8009656 <SCSI_SenseCode>
    return -1;
 8009fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8009fd4:	e044      	b.n	800a060 <SCSI_ProcessWrite+0x10a>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009fe2:	4619      	mov	r1, r3
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	fbb3 f3f1 	udiv	r3, r3, r1
 8009fea:	441a      	add	r2, r3
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f8d3 2270 	ldr.w	r2, [r3, #624]	@ 0x270
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 8009ffe:	4619      	mov	r1, r3
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	fbb3 f3f1 	udiv	r3, r3, r1
 800a006:	1ad2      	subs	r2, r2, r3
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	1ad2      	subs	r2, r2, r3
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (hmsc->scsi_blk_len == 0U)
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a024:	2b00      	cmp	r3, #0
 800a026:	d104      	bne.n	800a032 <SCSI_ProcessWrite+0xdc>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800a028:	2100      	movs	r1, #0
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f7fe fdd8 	bl	8008be0 <MSC_BOT_SendCSW>
 800a030:	e015      	b.n	800a05e <SCSI_ProcessWrite+0x108>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800a038:	68fa      	ldr	r2, [r7, #12]
 800a03a:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800a03e:	fb02 f303 	mul.w	r3, r2, r3
 800a042:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a046:	bf28      	it	cs
 800a048:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800a04c:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	f103 0210 	add.w	r2, r3, #16
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	2101      	movs	r1, #1
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f001 fd96 	bl	800bb8a <USBD_LL_PrepareReceive>
  }

  return 0;
 800a05e:	2300      	movs	r3, #0
}
 800a060:	4618      	mov	r0, r3
 800a062:	3714      	adds	r7, #20
 800a064:	46bd      	mov	sp, r7
 800a066:	bd90      	pop	{r4, r7, pc}

0800a068 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800a068:	b480      	push	{r7}
 800a06a:	b087      	sub	sp, #28
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	60f8      	str	r0, [r7, #12]
 800a070:	60b9      	str	r1, [r7, #8]
 800a072:	4613      	mov	r3, r2
 800a074:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800a076:	88fb      	ldrh	r3, [r7, #6]
 800a078:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d102      	bne.n	800a086 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 800a080:	f04f 33ff 	mov.w	r3, #4294967295
 800a084:	e013      	b.n	800a0ae <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 800a086:	8afa      	ldrh	r2, [r7, #22]
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800a08c:	e00b      	b.n	800a0a6 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800a08e:	8afb      	ldrh	r3, [r7, #22]
 800a090:	3b01      	subs	r3, #1
 800a092:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800a094:	8afb      	ldrh	r3, [r7, #22]
 800a096:	68ba      	ldr	r2, [r7, #8]
 800a098:	441a      	add	r2, r3
 800a09a:	8afb      	ldrh	r3, [r7, #22]
 800a09c:	7811      	ldrb	r1, [r2, #0]
 800a09e:	68fa      	ldr	r2, [r7, #12]
 800a0a0:	4413      	add	r3, r2
 800a0a2:	460a      	mov	r2, r1
 800a0a4:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800a0a6:	8afb      	ldrh	r3, [r7, #22]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d1f0      	bne.n	800a08e <SCSI_UpdateBotData+0x26>
  }

  return 0;
 800a0ac:	2300      	movs	r3, #0
}
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	371c      	adds	r7, #28
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b8:	4770      	bx	lr

0800a0ba <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a0ba:	b580      	push	{r7, lr}
 800a0bc:	b086      	sub	sp, #24
 800a0be:	af00      	add	r7, sp, #0
 800a0c0:	60f8      	str	r0, [r7, #12]
 800a0c2:	60b9      	str	r1, [r7, #8]
 800a0c4:	4613      	mov	r3, r2
 800a0c6:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d101      	bne.n	800a0d2 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a0ce:	2303      	movs	r3, #3
 800a0d0:	e01f      	b.n	800a112 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d003      	beq.n	800a0f8 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	68ba      	ldr	r2, [r7, #8]
 800a0f4:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	2201      	movs	r2, #1
 800a0fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	79fa      	ldrb	r2, [r7, #7]
 800a104:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a106:	68f8      	ldr	r0, [r7, #12]
 800a108:	f001 fbc0 	bl	800b88c <USBD_LL_Init>
 800a10c:	4603      	mov	r3, r0
 800a10e:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a110:	7dfb      	ldrb	r3, [r7, #23]
}
 800a112:	4618      	mov	r0, r3
 800a114:	3718      	adds	r7, #24
 800a116:	46bd      	mov	sp, r7
 800a118:	bd80      	pop	{r7, pc}

0800a11a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a11a:	b580      	push	{r7, lr}
 800a11c:	b084      	sub	sp, #16
 800a11e:	af00      	add	r7, sp, #0
 800a120:	6078      	str	r0, [r7, #4]
 800a122:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a124:	2300      	movs	r3, #0
 800a126:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a128:	683b      	ldr	r3, [r7, #0]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d101      	bne.n	800a132 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a12e:	2303      	movs	r3, #3
 800a130:	e016      	b.n	800a160 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	683a      	ldr	r2, [r7, #0]
 800a136:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a142:	2b00      	cmp	r3, #0
 800a144:	d00b      	beq.n	800a15e <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a14c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a14e:	f107 020e 	add.w	r2, r7, #14
 800a152:	4610      	mov	r0, r2
 800a154:	4798      	blx	r3
 800a156:	4602      	mov	r2, r0
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a15e:	2300      	movs	r3, #0
}
 800a160:	4618      	mov	r0, r3
 800a162:	3710      	adds	r7, #16
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b082      	sub	sp, #8
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a170:	6878      	ldr	r0, [r7, #4]
 800a172:	f001 fbe1 	bl	800b938 <USBD_LL_Start>
 800a176:	4603      	mov	r3, r0
}
 800a178:	4618      	mov	r0, r3
 800a17a:	3708      	adds	r7, #8
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bd80      	pop	{r7, pc}

0800a180 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a180:	b480      	push	{r7}
 800a182:	b083      	sub	sp, #12
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a188:	2300      	movs	r3, #0
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	370c      	adds	r7, #12
 800a18e:	46bd      	mov	sp, r7
 800a190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a194:	4770      	bx	lr

0800a196 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a196:	b580      	push	{r7, lr}
 800a198:	b084      	sub	sp, #16
 800a19a:	af00      	add	r7, sp, #0
 800a19c:	6078      	str	r0, [r7, #4]
 800a19e:	460b      	mov	r3, r1
 800a1a0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a1a2:	2303      	movs	r3, #3
 800a1a4:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d009      	beq.n	800a1c4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	78fa      	ldrb	r2, [r7, #3]
 800a1ba:	4611      	mov	r1, r2
 800a1bc:	6878      	ldr	r0, [r7, #4]
 800a1be:	4798      	blx	r3
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a1c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3710      	adds	r7, #16
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}

0800a1ce <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a1ce:	b580      	push	{r7, lr}
 800a1d0:	b082      	sub	sp, #8
 800a1d2:	af00      	add	r7, sp, #0
 800a1d4:	6078      	str	r0, [r7, #4]
 800a1d6:	460b      	mov	r3, r1
 800a1d8:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d007      	beq.n	800a1f4 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a1ea:	685b      	ldr	r3, [r3, #4]
 800a1ec:	78fa      	ldrb	r2, [r7, #3]
 800a1ee:	4611      	mov	r1, r2
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	4798      	blx	r3
  }

  return USBD_OK;
 800a1f4:	2300      	movs	r3, #0
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3708      	adds	r7, #8
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	bd80      	pop	{r7, pc}

0800a1fe <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a1fe:	b580      	push	{r7, lr}
 800a200:	b084      	sub	sp, #16
 800a202:	af00      	add	r7, sp, #0
 800a204:	6078      	str	r0, [r7, #4]
 800a206:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a20e:	6839      	ldr	r1, [r7, #0]
 800a210:	4618      	mov	r0, r3
 800a212:	f000 ff47 	bl	800b0a4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2201      	movs	r2, #1
 800a21a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a224:	461a      	mov	r2, r3
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a232:	f003 031f 	and.w	r3, r3, #31
 800a236:	2b02      	cmp	r3, #2
 800a238:	d01a      	beq.n	800a270 <USBD_LL_SetupStage+0x72>
 800a23a:	2b02      	cmp	r3, #2
 800a23c:	d822      	bhi.n	800a284 <USBD_LL_SetupStage+0x86>
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d002      	beq.n	800a248 <USBD_LL_SetupStage+0x4a>
 800a242:	2b01      	cmp	r3, #1
 800a244:	d00a      	beq.n	800a25c <USBD_LL_SetupStage+0x5e>
 800a246:	e01d      	b.n	800a284 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a24e:	4619      	mov	r1, r3
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	f000 f9ef 	bl	800a634 <USBD_StdDevReq>
 800a256:	4603      	mov	r3, r0
 800a258:	73fb      	strb	r3, [r7, #15]
      break;
 800a25a:	e020      	b.n	800a29e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a262:	4619      	mov	r1, r3
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f000 fa53 	bl	800a710 <USBD_StdItfReq>
 800a26a:	4603      	mov	r3, r0
 800a26c:	73fb      	strb	r3, [r7, #15]
      break;
 800a26e:	e016      	b.n	800a29e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a276:	4619      	mov	r1, r3
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f000 fa92 	bl	800a7a2 <USBD_StdEPReq>
 800a27e:	4603      	mov	r3, r0
 800a280:	73fb      	strb	r3, [r7, #15]
      break;
 800a282:	e00c      	b.n	800a29e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a28a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a28e:	b2db      	uxtb	r3, r3
 800a290:	4619      	mov	r1, r3
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f001 fbcf 	bl	800ba36 <USBD_LL_StallEP>
 800a298:	4603      	mov	r3, r0
 800a29a:	73fb      	strb	r3, [r7, #15]
      break;
 800a29c:	bf00      	nop
  }

  return ret;
 800a29e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	3710      	adds	r7, #16
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bd80      	pop	{r7, pc}

0800a2a8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b086      	sub	sp, #24
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	60f8      	str	r0, [r7, #12]
 800a2b0:	460b      	mov	r3, r1
 800a2b2:	607a      	str	r2, [r7, #4]
 800a2b4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a2b6:	7afb      	ldrb	r3, [r7, #11]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d138      	bne.n	800a32e <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a2c2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a2ca:	2b03      	cmp	r3, #3
 800a2cc:	d14a      	bne.n	800a364 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a2ce:	693b      	ldr	r3, [r7, #16]
 800a2d0:	689a      	ldr	r2, [r3, #8]
 800a2d2:	693b      	ldr	r3, [r7, #16]
 800a2d4:	68db      	ldr	r3, [r3, #12]
 800a2d6:	429a      	cmp	r2, r3
 800a2d8:	d913      	bls.n	800a302 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a2da:	693b      	ldr	r3, [r7, #16]
 800a2dc:	689a      	ldr	r2, [r3, #8]
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	68db      	ldr	r3, [r3, #12]
 800a2e2:	1ad2      	subs	r2, r2, r3
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	68da      	ldr	r2, [r3, #12]
 800a2ec:	693b      	ldr	r3, [r7, #16]
 800a2ee:	689b      	ldr	r3, [r3, #8]
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	bf28      	it	cs
 800a2f4:	4613      	movcs	r3, r2
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	6879      	ldr	r1, [r7, #4]
 800a2fa:	68f8      	ldr	r0, [r7, #12]
 800a2fc:	f000 ffa9 	bl	800b252 <USBD_CtlContinueRx>
 800a300:	e030      	b.n	800a364 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a308:	b2db      	uxtb	r3, r3
 800a30a:	2b03      	cmp	r3, #3
 800a30c:	d10b      	bne.n	800a326 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a314:	691b      	ldr	r3, [r3, #16]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d005      	beq.n	800a326 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a320:	691b      	ldr	r3, [r3, #16]
 800a322:	68f8      	ldr	r0, [r7, #12]
 800a324:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a326:	68f8      	ldr	r0, [r7, #12]
 800a328:	f000 ffa4 	bl	800b274 <USBD_CtlSendStatus>
 800a32c:	e01a      	b.n	800a364 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a334:	b2db      	uxtb	r3, r3
 800a336:	2b03      	cmp	r3, #3
 800a338:	d114      	bne.n	800a364 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a340:	699b      	ldr	r3, [r3, #24]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d00e      	beq.n	800a364 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a34c:	699b      	ldr	r3, [r3, #24]
 800a34e:	7afa      	ldrb	r2, [r7, #11]
 800a350:	4611      	mov	r1, r2
 800a352:	68f8      	ldr	r0, [r7, #12]
 800a354:	4798      	blx	r3
 800a356:	4603      	mov	r3, r0
 800a358:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a35a:	7dfb      	ldrb	r3, [r7, #23]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d001      	beq.n	800a364 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800a360:	7dfb      	ldrb	r3, [r7, #23]
 800a362:	e000      	b.n	800a366 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800a364:	2300      	movs	r3, #0
}
 800a366:	4618      	mov	r0, r3
 800a368:	3718      	adds	r7, #24
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}

0800a36e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a36e:	b580      	push	{r7, lr}
 800a370:	b086      	sub	sp, #24
 800a372:	af00      	add	r7, sp, #0
 800a374:	60f8      	str	r0, [r7, #12]
 800a376:	460b      	mov	r3, r1
 800a378:	607a      	str	r2, [r7, #4]
 800a37a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a37c:	7afb      	ldrb	r3, [r7, #11]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d16b      	bne.n	800a45a <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	3314      	adds	r3, #20
 800a386:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a38e:	2b02      	cmp	r3, #2
 800a390:	d156      	bne.n	800a440 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800a392:	693b      	ldr	r3, [r7, #16]
 800a394:	689a      	ldr	r2, [r3, #8]
 800a396:	693b      	ldr	r3, [r7, #16]
 800a398:	68db      	ldr	r3, [r3, #12]
 800a39a:	429a      	cmp	r2, r3
 800a39c:	d914      	bls.n	800a3c8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a39e:	693b      	ldr	r3, [r7, #16]
 800a3a0:	689a      	ldr	r2, [r3, #8]
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	68db      	ldr	r3, [r3, #12]
 800a3a6:	1ad2      	subs	r2, r2, r3
 800a3a8:	693b      	ldr	r3, [r7, #16]
 800a3aa:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	689b      	ldr	r3, [r3, #8]
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	6879      	ldr	r1, [r7, #4]
 800a3b4:	68f8      	ldr	r0, [r7, #12]
 800a3b6:	f000 ff3b 	bl	800b230 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	2200      	movs	r2, #0
 800a3be:	2100      	movs	r1, #0
 800a3c0:	68f8      	ldr	r0, [r7, #12]
 800a3c2:	f001 fbe2 	bl	800bb8a <USBD_LL_PrepareReceive>
 800a3c6:	e03b      	b.n	800a440 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a3c8:	693b      	ldr	r3, [r7, #16]
 800a3ca:	68da      	ldr	r2, [r3, #12]
 800a3cc:	693b      	ldr	r3, [r7, #16]
 800a3ce:	689b      	ldr	r3, [r3, #8]
 800a3d0:	429a      	cmp	r2, r3
 800a3d2:	d11c      	bne.n	800a40e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a3d4:	693b      	ldr	r3, [r7, #16]
 800a3d6:	685a      	ldr	r2, [r3, #4]
 800a3d8:	693b      	ldr	r3, [r7, #16]
 800a3da:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a3dc:	429a      	cmp	r2, r3
 800a3de:	d316      	bcc.n	800a40e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	685a      	ldr	r2, [r3, #4]
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a3ea:	429a      	cmp	r2, r3
 800a3ec:	d20f      	bcs.n	800a40e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	2100      	movs	r1, #0
 800a3f2:	68f8      	ldr	r0, [r7, #12]
 800a3f4:	f000 ff1c 	bl	800b230 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a400:	2300      	movs	r3, #0
 800a402:	2200      	movs	r2, #0
 800a404:	2100      	movs	r1, #0
 800a406:	68f8      	ldr	r0, [r7, #12]
 800a408:	f001 fbbf 	bl	800bb8a <USBD_LL_PrepareReceive>
 800a40c:	e018      	b.n	800a440 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a414:	b2db      	uxtb	r3, r3
 800a416:	2b03      	cmp	r3, #3
 800a418:	d10b      	bne.n	800a432 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a420:	68db      	ldr	r3, [r3, #12]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d005      	beq.n	800a432 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a42c:	68db      	ldr	r3, [r3, #12]
 800a42e:	68f8      	ldr	r0, [r7, #12]
 800a430:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a432:	2180      	movs	r1, #128	@ 0x80
 800a434:	68f8      	ldr	r0, [r7, #12]
 800a436:	f001 fafe 	bl	800ba36 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a43a:	68f8      	ldr	r0, [r7, #12]
 800a43c:	f000 ff2d 	bl	800b29a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a446:	2b01      	cmp	r3, #1
 800a448:	d122      	bne.n	800a490 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800a44a:	68f8      	ldr	r0, [r7, #12]
 800a44c:	f7ff fe98 	bl	800a180 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	2200      	movs	r2, #0
 800a454:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a458:	e01a      	b.n	800a490 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a460:	b2db      	uxtb	r3, r3
 800a462:	2b03      	cmp	r3, #3
 800a464:	d114      	bne.n	800a490 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a46c:	695b      	ldr	r3, [r3, #20]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d00e      	beq.n	800a490 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a478:	695b      	ldr	r3, [r3, #20]
 800a47a:	7afa      	ldrb	r2, [r7, #11]
 800a47c:	4611      	mov	r1, r2
 800a47e:	68f8      	ldr	r0, [r7, #12]
 800a480:	4798      	blx	r3
 800a482:	4603      	mov	r3, r0
 800a484:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a486:	7dfb      	ldrb	r3, [r7, #23]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d001      	beq.n	800a490 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800a48c:	7dfb      	ldrb	r3, [r7, #23]
 800a48e:	e000      	b.n	800a492 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800a490:	2300      	movs	r3, #0
}
 800a492:	4618      	mov	r0, r3
 800a494:	3718      	adds	r7, #24
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}

0800a49a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a49a:	b580      	push	{r7, lr}
 800a49c:	b082      	sub	sp, #8
 800a49e:	af00      	add	r7, sp, #0
 800a4a0:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	2201      	movs	r2, #1
 800a4a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d101      	bne.n	800a4ce <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800a4ca:	2303      	movs	r3, #3
 800a4cc:	e02f      	b.n	800a52e <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d00f      	beq.n	800a4f8 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4de:	685b      	ldr	r3, [r3, #4]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d009      	beq.n	800a4f8 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4ea:	685b      	ldr	r3, [r3, #4]
 800a4ec:	687a      	ldr	r2, [r7, #4]
 800a4ee:	6852      	ldr	r2, [r2, #4]
 800a4f0:	b2d2      	uxtb	r2, r2
 800a4f2:	4611      	mov	r1, r2
 800a4f4:	6878      	ldr	r0, [r7, #4]
 800a4f6:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a4f8:	2340      	movs	r3, #64	@ 0x40
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	2100      	movs	r1, #0
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f001 fa35 	bl	800b96e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2201      	movs	r2, #1
 800a508:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2240      	movs	r2, #64	@ 0x40
 800a510:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a514:	2340      	movs	r3, #64	@ 0x40
 800a516:	2200      	movs	r2, #0
 800a518:	2180      	movs	r1, #128	@ 0x80
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	f001 fa27 	bl	800b96e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2201      	movs	r2, #1
 800a524:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	2240      	movs	r2, #64	@ 0x40
 800a52a:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800a52c:	2300      	movs	r3, #0
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3708      	adds	r7, #8
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}

0800a536 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a536:	b480      	push	{r7}
 800a538:	b083      	sub	sp, #12
 800a53a:	af00      	add	r7, sp, #0
 800a53c:	6078      	str	r0, [r7, #4]
 800a53e:	460b      	mov	r3, r1
 800a540:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	78fa      	ldrb	r2, [r7, #3]
 800a546:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a548:	2300      	movs	r3, #0
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	370c      	adds	r7, #12
 800a54e:	46bd      	mov	sp, r7
 800a550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a554:	4770      	bx	lr

0800a556 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a556:	b480      	push	{r7}
 800a558:	b083      	sub	sp, #12
 800a55a:	af00      	add	r7, sp, #0
 800a55c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a564:	b2da      	uxtb	r2, r3
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2204      	movs	r2, #4
 800a570:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a574:	2300      	movs	r3, #0
}
 800a576:	4618      	mov	r0, r3
 800a578:	370c      	adds	r7, #12
 800a57a:	46bd      	mov	sp, r7
 800a57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a580:	4770      	bx	lr

0800a582 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a582:	b480      	push	{r7}
 800a584:	b083      	sub	sp, #12
 800a586:	af00      	add	r7, sp, #0
 800a588:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a590:	b2db      	uxtb	r3, r3
 800a592:	2b04      	cmp	r3, #4
 800a594:	d106      	bne.n	800a5a4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a59c:	b2da      	uxtb	r2, r3
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a5a4:	2300      	movs	r3, #0
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	370c      	adds	r7, #12
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b0:	4770      	bx	lr

0800a5b2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a5b2:	b580      	push	{r7, lr}
 800a5b4:	b082      	sub	sp, #8
 800a5b6:	af00      	add	r7, sp, #0
 800a5b8:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d101      	bne.n	800a5c8 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800a5c4:	2303      	movs	r3, #3
 800a5c6:	e012      	b.n	800a5ee <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5ce:	b2db      	uxtb	r3, r3
 800a5d0:	2b03      	cmp	r3, #3
 800a5d2:	d10b      	bne.n	800a5ec <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5da:	69db      	ldr	r3, [r3, #28]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d005      	beq.n	800a5ec <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5e6:	69db      	ldr	r3, [r3, #28]
 800a5e8:	6878      	ldr	r0, [r7, #4]
 800a5ea:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a5ec:	2300      	movs	r3, #0
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	3708      	adds	r7, #8
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}

0800a5f6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a5f6:	b480      	push	{r7}
 800a5f8:	b087      	sub	sp, #28
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a602:	697b      	ldr	r3, [r7, #20]
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a608:	697b      	ldr	r3, [r7, #20]
 800a60a:	3301      	adds	r3, #1
 800a60c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a614:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800a618:	021b      	lsls	r3, r3, #8
 800a61a:	b21a      	sxth	r2, r3
 800a61c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a620:	4313      	orrs	r3, r2
 800a622:	b21b      	sxth	r3, r3
 800a624:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a626:	89fb      	ldrh	r3, [r7, #14]
}
 800a628:	4618      	mov	r0, r3
 800a62a:	371c      	adds	r7, #28
 800a62c:	46bd      	mov	sp, r7
 800a62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a632:	4770      	bx	lr

0800a634 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b084      	sub	sp, #16
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
 800a63c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a63e:	2300      	movs	r3, #0
 800a640:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	781b      	ldrb	r3, [r3, #0]
 800a646:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a64a:	2b40      	cmp	r3, #64	@ 0x40
 800a64c:	d005      	beq.n	800a65a <USBD_StdDevReq+0x26>
 800a64e:	2b40      	cmp	r3, #64	@ 0x40
 800a650:	d853      	bhi.n	800a6fa <USBD_StdDevReq+0xc6>
 800a652:	2b00      	cmp	r3, #0
 800a654:	d00b      	beq.n	800a66e <USBD_StdDevReq+0x3a>
 800a656:	2b20      	cmp	r3, #32
 800a658:	d14f      	bne.n	800a6fa <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a660:	689b      	ldr	r3, [r3, #8]
 800a662:	6839      	ldr	r1, [r7, #0]
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	4798      	blx	r3
 800a668:	4603      	mov	r3, r0
 800a66a:	73fb      	strb	r3, [r7, #15]
      break;
 800a66c:	e04a      	b.n	800a704 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	785b      	ldrb	r3, [r3, #1]
 800a672:	2b09      	cmp	r3, #9
 800a674:	d83b      	bhi.n	800a6ee <USBD_StdDevReq+0xba>
 800a676:	a201      	add	r2, pc, #4	@ (adr r2, 800a67c <USBD_StdDevReq+0x48>)
 800a678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a67c:	0800a6d1 	.word	0x0800a6d1
 800a680:	0800a6e5 	.word	0x0800a6e5
 800a684:	0800a6ef 	.word	0x0800a6ef
 800a688:	0800a6db 	.word	0x0800a6db
 800a68c:	0800a6ef 	.word	0x0800a6ef
 800a690:	0800a6af 	.word	0x0800a6af
 800a694:	0800a6a5 	.word	0x0800a6a5
 800a698:	0800a6ef 	.word	0x0800a6ef
 800a69c:	0800a6c7 	.word	0x0800a6c7
 800a6a0:	0800a6b9 	.word	0x0800a6b9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a6a4:	6839      	ldr	r1, [r7, #0]
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f000 f9de 	bl	800aa68 <USBD_GetDescriptor>
          break;
 800a6ac:	e024      	b.n	800a6f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a6ae:	6839      	ldr	r1, [r7, #0]
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f000 fb6d 	bl	800ad90 <USBD_SetAddress>
          break;
 800a6b6:	e01f      	b.n	800a6f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a6b8:	6839      	ldr	r1, [r7, #0]
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f000 fbac 	bl	800ae18 <USBD_SetConfig>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	73fb      	strb	r3, [r7, #15]
          break;
 800a6c4:	e018      	b.n	800a6f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a6c6:	6839      	ldr	r1, [r7, #0]
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f000 fc4b 	bl	800af64 <USBD_GetConfig>
          break;
 800a6ce:	e013      	b.n	800a6f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a6d0:	6839      	ldr	r1, [r7, #0]
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f000 fc7c 	bl	800afd0 <USBD_GetStatus>
          break;
 800a6d8:	e00e      	b.n	800a6f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a6da:	6839      	ldr	r1, [r7, #0]
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f000 fcab 	bl	800b038 <USBD_SetFeature>
          break;
 800a6e2:	e009      	b.n	800a6f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a6e4:	6839      	ldr	r1, [r7, #0]
 800a6e6:	6878      	ldr	r0, [r7, #4]
 800a6e8:	f000 fcba 	bl	800b060 <USBD_ClrFeature>
          break;
 800a6ec:	e004      	b.n	800a6f8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800a6ee:	6839      	ldr	r1, [r7, #0]
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f000 fd11 	bl	800b118 <USBD_CtlError>
          break;
 800a6f6:	bf00      	nop
      }
      break;
 800a6f8:	e004      	b.n	800a704 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800a6fa:	6839      	ldr	r1, [r7, #0]
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f000 fd0b 	bl	800b118 <USBD_CtlError>
      break;
 800a702:	bf00      	nop
  }

  return ret;
 800a704:	7bfb      	ldrb	r3, [r7, #15]
}
 800a706:	4618      	mov	r0, r3
 800a708:	3710      	adds	r7, #16
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}
 800a70e:	bf00      	nop

0800a710 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b084      	sub	sp, #16
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
 800a718:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a71a:	2300      	movs	r3, #0
 800a71c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	781b      	ldrb	r3, [r3, #0]
 800a722:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a726:	2b40      	cmp	r3, #64	@ 0x40
 800a728:	d005      	beq.n	800a736 <USBD_StdItfReq+0x26>
 800a72a:	2b40      	cmp	r3, #64	@ 0x40
 800a72c:	d82f      	bhi.n	800a78e <USBD_StdItfReq+0x7e>
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d001      	beq.n	800a736 <USBD_StdItfReq+0x26>
 800a732:	2b20      	cmp	r3, #32
 800a734:	d12b      	bne.n	800a78e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a73c:	b2db      	uxtb	r3, r3
 800a73e:	3b01      	subs	r3, #1
 800a740:	2b02      	cmp	r3, #2
 800a742:	d81d      	bhi.n	800a780 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	889b      	ldrh	r3, [r3, #4]
 800a748:	b2db      	uxtb	r3, r3
 800a74a:	2b01      	cmp	r3, #1
 800a74c:	d813      	bhi.n	800a776 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a754:	689b      	ldr	r3, [r3, #8]
 800a756:	6839      	ldr	r1, [r7, #0]
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	4798      	blx	r3
 800a75c:	4603      	mov	r3, r0
 800a75e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	88db      	ldrh	r3, [r3, #6]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d110      	bne.n	800a78a <USBD_StdItfReq+0x7a>
 800a768:	7bfb      	ldrb	r3, [r7, #15]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d10d      	bne.n	800a78a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f000 fd80 	bl	800b274 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a774:	e009      	b.n	800a78a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800a776:	6839      	ldr	r1, [r7, #0]
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f000 fccd 	bl	800b118 <USBD_CtlError>
          break;
 800a77e:	e004      	b.n	800a78a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800a780:	6839      	ldr	r1, [r7, #0]
 800a782:	6878      	ldr	r0, [r7, #4]
 800a784:	f000 fcc8 	bl	800b118 <USBD_CtlError>
          break;
 800a788:	e000      	b.n	800a78c <USBD_StdItfReq+0x7c>
          break;
 800a78a:	bf00      	nop
      }
      break;
 800a78c:	e004      	b.n	800a798 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800a78e:	6839      	ldr	r1, [r7, #0]
 800a790:	6878      	ldr	r0, [r7, #4]
 800a792:	f000 fcc1 	bl	800b118 <USBD_CtlError>
      break;
 800a796:	bf00      	nop
  }

  return ret;
 800a798:	7bfb      	ldrb	r3, [r7, #15]
}
 800a79a:	4618      	mov	r0, r3
 800a79c:	3710      	adds	r7, #16
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}

0800a7a2 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7a2:	b580      	push	{r7, lr}
 800a7a4:	b084      	sub	sp, #16
 800a7a6:	af00      	add	r7, sp, #0
 800a7a8:	6078      	str	r0, [r7, #4]
 800a7aa:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800a7b0:	683b      	ldr	r3, [r7, #0]
 800a7b2:	889b      	ldrh	r3, [r3, #4]
 800a7b4:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	781b      	ldrb	r3, [r3, #0]
 800a7ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a7be:	2b40      	cmp	r3, #64	@ 0x40
 800a7c0:	d007      	beq.n	800a7d2 <USBD_StdEPReq+0x30>
 800a7c2:	2b40      	cmp	r3, #64	@ 0x40
 800a7c4:	f200 8145 	bhi.w	800aa52 <USBD_StdEPReq+0x2b0>
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d00c      	beq.n	800a7e6 <USBD_StdEPReq+0x44>
 800a7cc:	2b20      	cmp	r3, #32
 800a7ce:	f040 8140 	bne.w	800aa52 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a7d8:	689b      	ldr	r3, [r3, #8]
 800a7da:	6839      	ldr	r1, [r7, #0]
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	4798      	blx	r3
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	73fb      	strb	r3, [r7, #15]
      break;
 800a7e4:	e13a      	b.n	800aa5c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	785b      	ldrb	r3, [r3, #1]
 800a7ea:	2b03      	cmp	r3, #3
 800a7ec:	d007      	beq.n	800a7fe <USBD_StdEPReq+0x5c>
 800a7ee:	2b03      	cmp	r3, #3
 800a7f0:	f300 8129 	bgt.w	800aa46 <USBD_StdEPReq+0x2a4>
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d07f      	beq.n	800a8f8 <USBD_StdEPReq+0x156>
 800a7f8:	2b01      	cmp	r3, #1
 800a7fa:	d03c      	beq.n	800a876 <USBD_StdEPReq+0xd4>
 800a7fc:	e123      	b.n	800aa46 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a804:	b2db      	uxtb	r3, r3
 800a806:	2b02      	cmp	r3, #2
 800a808:	d002      	beq.n	800a810 <USBD_StdEPReq+0x6e>
 800a80a:	2b03      	cmp	r3, #3
 800a80c:	d016      	beq.n	800a83c <USBD_StdEPReq+0x9a>
 800a80e:	e02c      	b.n	800a86a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a810:	7bbb      	ldrb	r3, [r7, #14]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d00d      	beq.n	800a832 <USBD_StdEPReq+0x90>
 800a816:	7bbb      	ldrb	r3, [r7, #14]
 800a818:	2b80      	cmp	r3, #128	@ 0x80
 800a81a:	d00a      	beq.n	800a832 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a81c:	7bbb      	ldrb	r3, [r7, #14]
 800a81e:	4619      	mov	r1, r3
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f001 f908 	bl	800ba36 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a826:	2180      	movs	r1, #128	@ 0x80
 800a828:	6878      	ldr	r0, [r7, #4]
 800a82a:	f001 f904 	bl	800ba36 <USBD_LL_StallEP>
 800a82e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a830:	e020      	b.n	800a874 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800a832:	6839      	ldr	r1, [r7, #0]
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f000 fc6f 	bl	800b118 <USBD_CtlError>
              break;
 800a83a:	e01b      	b.n	800a874 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	885b      	ldrh	r3, [r3, #2]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d10e      	bne.n	800a862 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a844:	7bbb      	ldrb	r3, [r7, #14]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d00b      	beq.n	800a862 <USBD_StdEPReq+0xc0>
 800a84a:	7bbb      	ldrb	r3, [r7, #14]
 800a84c:	2b80      	cmp	r3, #128	@ 0x80
 800a84e:	d008      	beq.n	800a862 <USBD_StdEPReq+0xc0>
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	88db      	ldrh	r3, [r3, #6]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d104      	bne.n	800a862 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a858:	7bbb      	ldrb	r3, [r7, #14]
 800a85a:	4619      	mov	r1, r3
 800a85c:	6878      	ldr	r0, [r7, #4]
 800a85e:	f001 f8ea 	bl	800ba36 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f000 fd06 	bl	800b274 <USBD_CtlSendStatus>

              break;
 800a868:	e004      	b.n	800a874 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800a86a:	6839      	ldr	r1, [r7, #0]
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f000 fc53 	bl	800b118 <USBD_CtlError>
              break;
 800a872:	bf00      	nop
          }
          break;
 800a874:	e0ec      	b.n	800aa50 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a87c:	b2db      	uxtb	r3, r3
 800a87e:	2b02      	cmp	r3, #2
 800a880:	d002      	beq.n	800a888 <USBD_StdEPReq+0xe6>
 800a882:	2b03      	cmp	r3, #3
 800a884:	d016      	beq.n	800a8b4 <USBD_StdEPReq+0x112>
 800a886:	e030      	b.n	800a8ea <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a888:	7bbb      	ldrb	r3, [r7, #14]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d00d      	beq.n	800a8aa <USBD_StdEPReq+0x108>
 800a88e:	7bbb      	ldrb	r3, [r7, #14]
 800a890:	2b80      	cmp	r3, #128	@ 0x80
 800a892:	d00a      	beq.n	800a8aa <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a894:	7bbb      	ldrb	r3, [r7, #14]
 800a896:	4619      	mov	r1, r3
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f001 f8cc 	bl	800ba36 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a89e:	2180      	movs	r1, #128	@ 0x80
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f001 f8c8 	bl	800ba36 <USBD_LL_StallEP>
 800a8a6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a8a8:	e025      	b.n	800a8f6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800a8aa:	6839      	ldr	r1, [r7, #0]
 800a8ac:	6878      	ldr	r0, [r7, #4]
 800a8ae:	f000 fc33 	bl	800b118 <USBD_CtlError>
              break;
 800a8b2:	e020      	b.n	800a8f6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	885b      	ldrh	r3, [r3, #2]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d11b      	bne.n	800a8f4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a8bc:	7bbb      	ldrb	r3, [r7, #14]
 800a8be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d004      	beq.n	800a8d0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a8c6:	7bbb      	ldrb	r3, [r7, #14]
 800a8c8:	4619      	mov	r1, r3
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f001 f8d2 	bl	800ba74 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f000 fccf 	bl	800b274 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8dc:	689b      	ldr	r3, [r3, #8]
 800a8de:	6839      	ldr	r1, [r7, #0]
 800a8e0:	6878      	ldr	r0, [r7, #4]
 800a8e2:	4798      	blx	r3
 800a8e4:	4603      	mov	r3, r0
 800a8e6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800a8e8:	e004      	b.n	800a8f4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800a8ea:	6839      	ldr	r1, [r7, #0]
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f000 fc13 	bl	800b118 <USBD_CtlError>
              break;
 800a8f2:	e000      	b.n	800a8f6 <USBD_StdEPReq+0x154>
              break;
 800a8f4:	bf00      	nop
          }
          break;
 800a8f6:	e0ab      	b.n	800aa50 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8fe:	b2db      	uxtb	r3, r3
 800a900:	2b02      	cmp	r3, #2
 800a902:	d002      	beq.n	800a90a <USBD_StdEPReq+0x168>
 800a904:	2b03      	cmp	r3, #3
 800a906:	d032      	beq.n	800a96e <USBD_StdEPReq+0x1cc>
 800a908:	e097      	b.n	800aa3a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a90a:	7bbb      	ldrb	r3, [r7, #14]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d007      	beq.n	800a920 <USBD_StdEPReq+0x17e>
 800a910:	7bbb      	ldrb	r3, [r7, #14]
 800a912:	2b80      	cmp	r3, #128	@ 0x80
 800a914:	d004      	beq.n	800a920 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800a916:	6839      	ldr	r1, [r7, #0]
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f000 fbfd 	bl	800b118 <USBD_CtlError>
                break;
 800a91e:	e091      	b.n	800aa44 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a920:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a924:	2b00      	cmp	r3, #0
 800a926:	da0b      	bge.n	800a940 <USBD_StdEPReq+0x19e>
 800a928:	7bbb      	ldrb	r3, [r7, #14]
 800a92a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a92e:	4613      	mov	r3, r2
 800a930:	009b      	lsls	r3, r3, #2
 800a932:	4413      	add	r3, r2
 800a934:	009b      	lsls	r3, r3, #2
 800a936:	3310      	adds	r3, #16
 800a938:	687a      	ldr	r2, [r7, #4]
 800a93a:	4413      	add	r3, r2
 800a93c:	3304      	adds	r3, #4
 800a93e:	e00b      	b.n	800a958 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a940:	7bbb      	ldrb	r3, [r7, #14]
 800a942:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a946:	4613      	mov	r3, r2
 800a948:	009b      	lsls	r3, r3, #2
 800a94a:	4413      	add	r3, r2
 800a94c:	009b      	lsls	r3, r3, #2
 800a94e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a952:	687a      	ldr	r2, [r7, #4]
 800a954:	4413      	add	r3, r2
 800a956:	3304      	adds	r3, #4
 800a958:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a95a:	68bb      	ldr	r3, [r7, #8]
 800a95c:	2200      	movs	r2, #0
 800a95e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a960:	68bb      	ldr	r3, [r7, #8]
 800a962:	2202      	movs	r2, #2
 800a964:	4619      	mov	r1, r3
 800a966:	6878      	ldr	r0, [r7, #4]
 800a968:	f000 fc47 	bl	800b1fa <USBD_CtlSendData>
              break;
 800a96c:	e06a      	b.n	800aa44 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a96e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a972:	2b00      	cmp	r3, #0
 800a974:	da11      	bge.n	800a99a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a976:	7bbb      	ldrb	r3, [r7, #14]
 800a978:	f003 020f 	and.w	r2, r3, #15
 800a97c:	6879      	ldr	r1, [r7, #4]
 800a97e:	4613      	mov	r3, r2
 800a980:	009b      	lsls	r3, r3, #2
 800a982:	4413      	add	r3, r2
 800a984:	009b      	lsls	r3, r3, #2
 800a986:	440b      	add	r3, r1
 800a988:	3324      	adds	r3, #36	@ 0x24
 800a98a:	881b      	ldrh	r3, [r3, #0]
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d117      	bne.n	800a9c0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800a990:	6839      	ldr	r1, [r7, #0]
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 fbc0 	bl	800b118 <USBD_CtlError>
                  break;
 800a998:	e054      	b.n	800aa44 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a99a:	7bbb      	ldrb	r3, [r7, #14]
 800a99c:	f003 020f 	and.w	r2, r3, #15
 800a9a0:	6879      	ldr	r1, [r7, #4]
 800a9a2:	4613      	mov	r3, r2
 800a9a4:	009b      	lsls	r3, r3, #2
 800a9a6:	4413      	add	r3, r2
 800a9a8:	009b      	lsls	r3, r3, #2
 800a9aa:	440b      	add	r3, r1
 800a9ac:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a9b0:	881b      	ldrh	r3, [r3, #0]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d104      	bne.n	800a9c0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800a9b6:	6839      	ldr	r1, [r7, #0]
 800a9b8:	6878      	ldr	r0, [r7, #4]
 800a9ba:	f000 fbad 	bl	800b118 <USBD_CtlError>
                  break;
 800a9be:	e041      	b.n	800aa44 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a9c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	da0b      	bge.n	800a9e0 <USBD_StdEPReq+0x23e>
 800a9c8:	7bbb      	ldrb	r3, [r7, #14]
 800a9ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a9ce:	4613      	mov	r3, r2
 800a9d0:	009b      	lsls	r3, r3, #2
 800a9d2:	4413      	add	r3, r2
 800a9d4:	009b      	lsls	r3, r3, #2
 800a9d6:	3310      	adds	r3, #16
 800a9d8:	687a      	ldr	r2, [r7, #4]
 800a9da:	4413      	add	r3, r2
 800a9dc:	3304      	adds	r3, #4
 800a9de:	e00b      	b.n	800a9f8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a9e0:	7bbb      	ldrb	r3, [r7, #14]
 800a9e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a9e6:	4613      	mov	r3, r2
 800a9e8:	009b      	lsls	r3, r3, #2
 800a9ea:	4413      	add	r3, r2
 800a9ec:	009b      	lsls	r3, r3, #2
 800a9ee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a9f2:	687a      	ldr	r2, [r7, #4]
 800a9f4:	4413      	add	r3, r2
 800a9f6:	3304      	adds	r3, #4
 800a9f8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a9fa:	7bbb      	ldrb	r3, [r7, #14]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d002      	beq.n	800aa06 <USBD_StdEPReq+0x264>
 800aa00:	7bbb      	ldrb	r3, [r7, #14]
 800aa02:	2b80      	cmp	r3, #128	@ 0x80
 800aa04:	d103      	bne.n	800aa0e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	601a      	str	r2, [r3, #0]
 800aa0c:	e00e      	b.n	800aa2c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800aa0e:	7bbb      	ldrb	r3, [r7, #14]
 800aa10:	4619      	mov	r1, r3
 800aa12:	6878      	ldr	r0, [r7, #4]
 800aa14:	f001 f84d 	bl	800bab2 <USBD_LL_IsStallEP>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d003      	beq.n	800aa26 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	2201      	movs	r2, #1
 800aa22:	601a      	str	r2, [r3, #0]
 800aa24:	e002      	b.n	800aa2c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	2200      	movs	r2, #0
 800aa2a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	2202      	movs	r2, #2
 800aa30:	4619      	mov	r1, r3
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f000 fbe1 	bl	800b1fa <USBD_CtlSendData>
              break;
 800aa38:	e004      	b.n	800aa44 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800aa3a:	6839      	ldr	r1, [r7, #0]
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f000 fb6b 	bl	800b118 <USBD_CtlError>
              break;
 800aa42:	bf00      	nop
          }
          break;
 800aa44:	e004      	b.n	800aa50 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800aa46:	6839      	ldr	r1, [r7, #0]
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f000 fb65 	bl	800b118 <USBD_CtlError>
          break;
 800aa4e:	bf00      	nop
      }
      break;
 800aa50:	e004      	b.n	800aa5c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800aa52:	6839      	ldr	r1, [r7, #0]
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f000 fb5f 	bl	800b118 <USBD_CtlError>
      break;
 800aa5a:	bf00      	nop
  }

  return ret;
 800aa5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa5e:	4618      	mov	r0, r3
 800aa60:	3710      	adds	r7, #16
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}
	...

0800aa68 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b084      	sub	sp, #16
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
 800aa70:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aa72:	2300      	movs	r3, #0
 800aa74:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800aa76:	2300      	movs	r3, #0
 800aa78:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	885b      	ldrh	r3, [r3, #2]
 800aa82:	0a1b      	lsrs	r3, r3, #8
 800aa84:	b29b      	uxth	r3, r3
 800aa86:	3b01      	subs	r3, #1
 800aa88:	2b0e      	cmp	r3, #14
 800aa8a:	f200 8152 	bhi.w	800ad32 <USBD_GetDescriptor+0x2ca>
 800aa8e:	a201      	add	r2, pc, #4	@ (adr r2, 800aa94 <USBD_GetDescriptor+0x2c>)
 800aa90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa94:	0800ab05 	.word	0x0800ab05
 800aa98:	0800ab1d 	.word	0x0800ab1d
 800aa9c:	0800ab5d 	.word	0x0800ab5d
 800aaa0:	0800ad33 	.word	0x0800ad33
 800aaa4:	0800ad33 	.word	0x0800ad33
 800aaa8:	0800acd3 	.word	0x0800acd3
 800aaac:	0800acff 	.word	0x0800acff
 800aab0:	0800ad33 	.word	0x0800ad33
 800aab4:	0800ad33 	.word	0x0800ad33
 800aab8:	0800ad33 	.word	0x0800ad33
 800aabc:	0800ad33 	.word	0x0800ad33
 800aac0:	0800ad33 	.word	0x0800ad33
 800aac4:	0800ad33 	.word	0x0800ad33
 800aac8:	0800ad33 	.word	0x0800ad33
 800aacc:	0800aad1 	.word	0x0800aad1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aad6:	69db      	ldr	r3, [r3, #28]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d00b      	beq.n	800aaf4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aae2:	69db      	ldr	r3, [r3, #28]
 800aae4:	687a      	ldr	r2, [r7, #4]
 800aae6:	7c12      	ldrb	r2, [r2, #16]
 800aae8:	f107 0108 	add.w	r1, r7, #8
 800aaec:	4610      	mov	r0, r2
 800aaee:	4798      	blx	r3
 800aaf0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aaf2:	e126      	b.n	800ad42 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800aaf4:	6839      	ldr	r1, [r7, #0]
 800aaf6:	6878      	ldr	r0, [r7, #4]
 800aaf8:	f000 fb0e 	bl	800b118 <USBD_CtlError>
        err++;
 800aafc:	7afb      	ldrb	r3, [r7, #11]
 800aafe:	3301      	adds	r3, #1
 800ab00:	72fb      	strb	r3, [r7, #11]
      break;
 800ab02:	e11e      	b.n	800ad42 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	687a      	ldr	r2, [r7, #4]
 800ab0e:	7c12      	ldrb	r2, [r2, #16]
 800ab10:	f107 0108 	add.w	r1, r7, #8
 800ab14:	4610      	mov	r0, r2
 800ab16:	4798      	blx	r3
 800ab18:	60f8      	str	r0, [r7, #12]
      break;
 800ab1a:	e112      	b.n	800ad42 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	7c1b      	ldrb	r3, [r3, #16]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d10d      	bne.n	800ab40 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab2c:	f107 0208 	add.w	r2, r7, #8
 800ab30:	4610      	mov	r0, r2
 800ab32:	4798      	blx	r3
 800ab34:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	3301      	adds	r3, #1
 800ab3a:	2202      	movs	r2, #2
 800ab3c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ab3e:	e100      	b.n	800ad42 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ab46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab48:	f107 0208 	add.w	r2, r7, #8
 800ab4c:	4610      	mov	r0, r2
 800ab4e:	4798      	blx	r3
 800ab50:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	3301      	adds	r3, #1
 800ab56:	2202      	movs	r2, #2
 800ab58:	701a      	strb	r2, [r3, #0]
      break;
 800ab5a:	e0f2      	b.n	800ad42 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	885b      	ldrh	r3, [r3, #2]
 800ab60:	b2db      	uxtb	r3, r3
 800ab62:	2b05      	cmp	r3, #5
 800ab64:	f200 80ac 	bhi.w	800acc0 <USBD_GetDescriptor+0x258>
 800ab68:	a201      	add	r2, pc, #4	@ (adr r2, 800ab70 <USBD_GetDescriptor+0x108>)
 800ab6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab6e:	bf00      	nop
 800ab70:	0800ab89 	.word	0x0800ab89
 800ab74:	0800abbd 	.word	0x0800abbd
 800ab78:	0800abf1 	.word	0x0800abf1
 800ab7c:	0800ac25 	.word	0x0800ac25
 800ab80:	0800ac59 	.word	0x0800ac59
 800ab84:	0800ac8d 	.word	0x0800ac8d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab8e:	685b      	ldr	r3, [r3, #4]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d00b      	beq.n	800abac <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ab9a:	685b      	ldr	r3, [r3, #4]
 800ab9c:	687a      	ldr	r2, [r7, #4]
 800ab9e:	7c12      	ldrb	r2, [r2, #16]
 800aba0:	f107 0108 	add.w	r1, r7, #8
 800aba4:	4610      	mov	r0, r2
 800aba6:	4798      	blx	r3
 800aba8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abaa:	e091      	b.n	800acd0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800abac:	6839      	ldr	r1, [r7, #0]
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	f000 fab2 	bl	800b118 <USBD_CtlError>
            err++;
 800abb4:	7afb      	ldrb	r3, [r7, #11]
 800abb6:	3301      	adds	r3, #1
 800abb8:	72fb      	strb	r3, [r7, #11]
          break;
 800abba:	e089      	b.n	800acd0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abc2:	689b      	ldr	r3, [r3, #8]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d00b      	beq.n	800abe0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abce:	689b      	ldr	r3, [r3, #8]
 800abd0:	687a      	ldr	r2, [r7, #4]
 800abd2:	7c12      	ldrb	r2, [r2, #16]
 800abd4:	f107 0108 	add.w	r1, r7, #8
 800abd8:	4610      	mov	r0, r2
 800abda:	4798      	blx	r3
 800abdc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abde:	e077      	b.n	800acd0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800abe0:	6839      	ldr	r1, [r7, #0]
 800abe2:	6878      	ldr	r0, [r7, #4]
 800abe4:	f000 fa98 	bl	800b118 <USBD_CtlError>
            err++;
 800abe8:	7afb      	ldrb	r3, [r7, #11]
 800abea:	3301      	adds	r3, #1
 800abec:	72fb      	strb	r3, [r7, #11]
          break;
 800abee:	e06f      	b.n	800acd0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800abf6:	68db      	ldr	r3, [r3, #12]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d00b      	beq.n	800ac14 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac02:	68db      	ldr	r3, [r3, #12]
 800ac04:	687a      	ldr	r2, [r7, #4]
 800ac06:	7c12      	ldrb	r2, [r2, #16]
 800ac08:	f107 0108 	add.w	r1, r7, #8
 800ac0c:	4610      	mov	r0, r2
 800ac0e:	4798      	blx	r3
 800ac10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac12:	e05d      	b.n	800acd0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ac14:	6839      	ldr	r1, [r7, #0]
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f000 fa7e 	bl	800b118 <USBD_CtlError>
            err++;
 800ac1c:	7afb      	ldrb	r3, [r7, #11]
 800ac1e:	3301      	adds	r3, #1
 800ac20:	72fb      	strb	r3, [r7, #11]
          break;
 800ac22:	e055      	b.n	800acd0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac2a:	691b      	ldr	r3, [r3, #16]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d00b      	beq.n	800ac48 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac36:	691b      	ldr	r3, [r3, #16]
 800ac38:	687a      	ldr	r2, [r7, #4]
 800ac3a:	7c12      	ldrb	r2, [r2, #16]
 800ac3c:	f107 0108 	add.w	r1, r7, #8
 800ac40:	4610      	mov	r0, r2
 800ac42:	4798      	blx	r3
 800ac44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac46:	e043      	b.n	800acd0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ac48:	6839      	ldr	r1, [r7, #0]
 800ac4a:	6878      	ldr	r0, [r7, #4]
 800ac4c:	f000 fa64 	bl	800b118 <USBD_CtlError>
            err++;
 800ac50:	7afb      	ldrb	r3, [r7, #11]
 800ac52:	3301      	adds	r3, #1
 800ac54:	72fb      	strb	r3, [r7, #11]
          break;
 800ac56:	e03b      	b.n	800acd0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac5e:	695b      	ldr	r3, [r3, #20]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d00b      	beq.n	800ac7c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac6a:	695b      	ldr	r3, [r3, #20]
 800ac6c:	687a      	ldr	r2, [r7, #4]
 800ac6e:	7c12      	ldrb	r2, [r2, #16]
 800ac70:	f107 0108 	add.w	r1, r7, #8
 800ac74:	4610      	mov	r0, r2
 800ac76:	4798      	blx	r3
 800ac78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac7a:	e029      	b.n	800acd0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ac7c:	6839      	ldr	r1, [r7, #0]
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f000 fa4a 	bl	800b118 <USBD_CtlError>
            err++;
 800ac84:	7afb      	ldrb	r3, [r7, #11]
 800ac86:	3301      	adds	r3, #1
 800ac88:	72fb      	strb	r3, [r7, #11]
          break;
 800ac8a:	e021      	b.n	800acd0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac92:	699b      	ldr	r3, [r3, #24]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d00b      	beq.n	800acb0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ac9e:	699b      	ldr	r3, [r3, #24]
 800aca0:	687a      	ldr	r2, [r7, #4]
 800aca2:	7c12      	ldrb	r2, [r2, #16]
 800aca4:	f107 0108 	add.w	r1, r7, #8
 800aca8:	4610      	mov	r0, r2
 800acaa:	4798      	blx	r3
 800acac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800acae:	e00f      	b.n	800acd0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800acb0:	6839      	ldr	r1, [r7, #0]
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	f000 fa30 	bl	800b118 <USBD_CtlError>
            err++;
 800acb8:	7afb      	ldrb	r3, [r7, #11]
 800acba:	3301      	adds	r3, #1
 800acbc:	72fb      	strb	r3, [r7, #11]
          break;
 800acbe:	e007      	b.n	800acd0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800acc0:	6839      	ldr	r1, [r7, #0]
 800acc2:	6878      	ldr	r0, [r7, #4]
 800acc4:	f000 fa28 	bl	800b118 <USBD_CtlError>
          err++;
 800acc8:	7afb      	ldrb	r3, [r7, #11]
 800acca:	3301      	adds	r3, #1
 800accc:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800acce:	bf00      	nop
      }
      break;
 800acd0:	e037      	b.n	800ad42 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	7c1b      	ldrb	r3, [r3, #16]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d109      	bne.n	800acee <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ace0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ace2:	f107 0208 	add.w	r2, r7, #8
 800ace6:	4610      	mov	r0, r2
 800ace8:	4798      	blx	r3
 800acea:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800acec:	e029      	b.n	800ad42 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800acee:	6839      	ldr	r1, [r7, #0]
 800acf0:	6878      	ldr	r0, [r7, #4]
 800acf2:	f000 fa11 	bl	800b118 <USBD_CtlError>
        err++;
 800acf6:	7afb      	ldrb	r3, [r7, #11]
 800acf8:	3301      	adds	r3, #1
 800acfa:	72fb      	strb	r3, [r7, #11]
      break;
 800acfc:	e021      	b.n	800ad42 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	7c1b      	ldrb	r3, [r3, #16]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d10d      	bne.n	800ad22 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ad0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad0e:	f107 0208 	add.w	r2, r7, #8
 800ad12:	4610      	mov	r0, r2
 800ad14:	4798      	blx	r3
 800ad16:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	3301      	adds	r3, #1
 800ad1c:	2207      	movs	r2, #7
 800ad1e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ad20:	e00f      	b.n	800ad42 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ad22:	6839      	ldr	r1, [r7, #0]
 800ad24:	6878      	ldr	r0, [r7, #4]
 800ad26:	f000 f9f7 	bl	800b118 <USBD_CtlError>
        err++;
 800ad2a:	7afb      	ldrb	r3, [r7, #11]
 800ad2c:	3301      	adds	r3, #1
 800ad2e:	72fb      	strb	r3, [r7, #11]
      break;
 800ad30:	e007      	b.n	800ad42 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ad32:	6839      	ldr	r1, [r7, #0]
 800ad34:	6878      	ldr	r0, [r7, #4]
 800ad36:	f000 f9ef 	bl	800b118 <USBD_CtlError>
      err++;
 800ad3a:	7afb      	ldrb	r3, [r7, #11]
 800ad3c:	3301      	adds	r3, #1
 800ad3e:	72fb      	strb	r3, [r7, #11]
      break;
 800ad40:	bf00      	nop
  }

  if (err != 0U)
 800ad42:	7afb      	ldrb	r3, [r7, #11]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d11e      	bne.n	800ad86 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	88db      	ldrh	r3, [r3, #6]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d016      	beq.n	800ad7e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ad50:	893b      	ldrh	r3, [r7, #8]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d00e      	beq.n	800ad74 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	88da      	ldrh	r2, [r3, #6]
 800ad5a:	893b      	ldrh	r3, [r7, #8]
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	bf28      	it	cs
 800ad60:	4613      	movcs	r3, r2
 800ad62:	b29b      	uxth	r3, r3
 800ad64:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ad66:	893b      	ldrh	r3, [r7, #8]
 800ad68:	461a      	mov	r2, r3
 800ad6a:	68f9      	ldr	r1, [r7, #12]
 800ad6c:	6878      	ldr	r0, [r7, #4]
 800ad6e:	f000 fa44 	bl	800b1fa <USBD_CtlSendData>
 800ad72:	e009      	b.n	800ad88 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ad74:	6839      	ldr	r1, [r7, #0]
 800ad76:	6878      	ldr	r0, [r7, #4]
 800ad78:	f000 f9ce 	bl	800b118 <USBD_CtlError>
 800ad7c:	e004      	b.n	800ad88 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	f000 fa78 	bl	800b274 <USBD_CtlSendStatus>
 800ad84:	e000      	b.n	800ad88 <USBD_GetDescriptor+0x320>
    return;
 800ad86:	bf00      	nop
  }
}
 800ad88:	3710      	adds	r7, #16
 800ad8a:	46bd      	mov	sp, r7
 800ad8c:	bd80      	pop	{r7, pc}
 800ad8e:	bf00      	nop

0800ad90 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b084      	sub	sp, #16
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
 800ad98:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	889b      	ldrh	r3, [r3, #4]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d131      	bne.n	800ae06 <USBD_SetAddress+0x76>
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	88db      	ldrh	r3, [r3, #6]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d12d      	bne.n	800ae06 <USBD_SetAddress+0x76>
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	885b      	ldrh	r3, [r3, #2]
 800adae:	2b7f      	cmp	r3, #127	@ 0x7f
 800adb0:	d829      	bhi.n	800ae06 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	885b      	ldrh	r3, [r3, #2]
 800adb6:	b2db      	uxtb	r3, r3
 800adb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adbc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adc4:	b2db      	uxtb	r3, r3
 800adc6:	2b03      	cmp	r3, #3
 800adc8:	d104      	bne.n	800add4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800adca:	6839      	ldr	r1, [r7, #0]
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f000 f9a3 	bl	800b118 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800add2:	e01d      	b.n	800ae10 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	7bfa      	ldrb	r2, [r7, #15]
 800add8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800addc:	7bfb      	ldrb	r3, [r7, #15]
 800adde:	4619      	mov	r1, r3
 800ade0:	6878      	ldr	r0, [r7, #4]
 800ade2:	f000 fe92 	bl	800bb0a <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f000 fa44 	bl	800b274 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800adec:	7bfb      	ldrb	r3, [r7, #15]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d004      	beq.n	800adfc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	2202      	movs	r2, #2
 800adf6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adfa:	e009      	b.n	800ae10 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2201      	movs	r2, #1
 800ae00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae04:	e004      	b.n	800ae10 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ae06:	6839      	ldr	r1, [r7, #0]
 800ae08:	6878      	ldr	r0, [r7, #4]
 800ae0a:	f000 f985 	bl	800b118 <USBD_CtlError>
  }
}
 800ae0e:	bf00      	nop
 800ae10:	bf00      	nop
 800ae12:	3710      	adds	r7, #16
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}

0800ae18 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae18:	b580      	push	{r7, lr}
 800ae1a:	b084      	sub	sp, #16
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
 800ae20:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae22:	2300      	movs	r3, #0
 800ae24:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	885b      	ldrh	r3, [r3, #2]
 800ae2a:	b2da      	uxtb	r2, r3
 800ae2c:	4b4c      	ldr	r3, [pc, #304]	@ (800af60 <USBD_SetConfig+0x148>)
 800ae2e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ae30:	4b4b      	ldr	r3, [pc, #300]	@ (800af60 <USBD_SetConfig+0x148>)
 800ae32:	781b      	ldrb	r3, [r3, #0]
 800ae34:	2b01      	cmp	r3, #1
 800ae36:	d905      	bls.n	800ae44 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ae38:	6839      	ldr	r1, [r7, #0]
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f000 f96c 	bl	800b118 <USBD_CtlError>
    return USBD_FAIL;
 800ae40:	2303      	movs	r3, #3
 800ae42:	e088      	b.n	800af56 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae4a:	b2db      	uxtb	r3, r3
 800ae4c:	2b02      	cmp	r3, #2
 800ae4e:	d002      	beq.n	800ae56 <USBD_SetConfig+0x3e>
 800ae50:	2b03      	cmp	r3, #3
 800ae52:	d025      	beq.n	800aea0 <USBD_SetConfig+0x88>
 800ae54:	e071      	b.n	800af3a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ae56:	4b42      	ldr	r3, [pc, #264]	@ (800af60 <USBD_SetConfig+0x148>)
 800ae58:	781b      	ldrb	r3, [r3, #0]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d01c      	beq.n	800ae98 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800ae5e:	4b40      	ldr	r3, [pc, #256]	@ (800af60 <USBD_SetConfig+0x148>)
 800ae60:	781b      	ldrb	r3, [r3, #0]
 800ae62:	461a      	mov	r2, r3
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ae68:	4b3d      	ldr	r3, [pc, #244]	@ (800af60 <USBD_SetConfig+0x148>)
 800ae6a:	781b      	ldrb	r3, [r3, #0]
 800ae6c:	4619      	mov	r1, r3
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	f7ff f991 	bl	800a196 <USBD_SetClassConfig>
 800ae74:	4603      	mov	r3, r0
 800ae76:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ae78:	7bfb      	ldrb	r3, [r7, #15]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d004      	beq.n	800ae88 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800ae7e:	6839      	ldr	r1, [r7, #0]
 800ae80:	6878      	ldr	r0, [r7, #4]
 800ae82:	f000 f949 	bl	800b118 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ae86:	e065      	b.n	800af54 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f000 f9f3 	bl	800b274 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2203      	movs	r2, #3
 800ae92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ae96:	e05d      	b.n	800af54 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	f000 f9eb 	bl	800b274 <USBD_CtlSendStatus>
      break;
 800ae9e:	e059      	b.n	800af54 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800aea0:	4b2f      	ldr	r3, [pc, #188]	@ (800af60 <USBD_SetConfig+0x148>)
 800aea2:	781b      	ldrb	r3, [r3, #0]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d112      	bne.n	800aece <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	2202      	movs	r2, #2
 800aeac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800aeb0:	4b2b      	ldr	r3, [pc, #172]	@ (800af60 <USBD_SetConfig+0x148>)
 800aeb2:	781b      	ldrb	r3, [r3, #0]
 800aeb4:	461a      	mov	r2, r3
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aeba:	4b29      	ldr	r3, [pc, #164]	@ (800af60 <USBD_SetConfig+0x148>)
 800aebc:	781b      	ldrb	r3, [r3, #0]
 800aebe:	4619      	mov	r1, r3
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f7ff f984 	bl	800a1ce <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800aec6:	6878      	ldr	r0, [r7, #4]
 800aec8:	f000 f9d4 	bl	800b274 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800aecc:	e042      	b.n	800af54 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800aece:	4b24      	ldr	r3, [pc, #144]	@ (800af60 <USBD_SetConfig+0x148>)
 800aed0:	781b      	ldrb	r3, [r3, #0]
 800aed2:	461a      	mov	r2, r3
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	685b      	ldr	r3, [r3, #4]
 800aed8:	429a      	cmp	r2, r3
 800aeda:	d02a      	beq.n	800af32 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	685b      	ldr	r3, [r3, #4]
 800aee0:	b2db      	uxtb	r3, r3
 800aee2:	4619      	mov	r1, r3
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f7ff f972 	bl	800a1ce <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800aeea:	4b1d      	ldr	r3, [pc, #116]	@ (800af60 <USBD_SetConfig+0x148>)
 800aeec:	781b      	ldrb	r3, [r3, #0]
 800aeee:	461a      	mov	r2, r3
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aef4:	4b1a      	ldr	r3, [pc, #104]	@ (800af60 <USBD_SetConfig+0x148>)
 800aef6:	781b      	ldrb	r3, [r3, #0]
 800aef8:	4619      	mov	r1, r3
 800aefa:	6878      	ldr	r0, [r7, #4]
 800aefc:	f7ff f94b 	bl	800a196 <USBD_SetClassConfig>
 800af00:	4603      	mov	r3, r0
 800af02:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800af04:	7bfb      	ldrb	r3, [r7, #15]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d00f      	beq.n	800af2a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800af0a:	6839      	ldr	r1, [r7, #0]
 800af0c:	6878      	ldr	r0, [r7, #4]
 800af0e:	f000 f903 	bl	800b118 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	b2db      	uxtb	r3, r3
 800af18:	4619      	mov	r1, r3
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f7ff f957 	bl	800a1ce <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2202      	movs	r2, #2
 800af24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800af28:	e014      	b.n	800af54 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800af2a:	6878      	ldr	r0, [r7, #4]
 800af2c:	f000 f9a2 	bl	800b274 <USBD_CtlSendStatus>
      break;
 800af30:	e010      	b.n	800af54 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800af32:	6878      	ldr	r0, [r7, #4]
 800af34:	f000 f99e 	bl	800b274 <USBD_CtlSendStatus>
      break;
 800af38:	e00c      	b.n	800af54 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800af3a:	6839      	ldr	r1, [r7, #0]
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f000 f8eb 	bl	800b118 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800af42:	4b07      	ldr	r3, [pc, #28]	@ (800af60 <USBD_SetConfig+0x148>)
 800af44:	781b      	ldrb	r3, [r3, #0]
 800af46:	4619      	mov	r1, r3
 800af48:	6878      	ldr	r0, [r7, #4]
 800af4a:	f7ff f940 	bl	800a1ce <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800af4e:	2303      	movs	r3, #3
 800af50:	73fb      	strb	r3, [r7, #15]
      break;
 800af52:	bf00      	nop
  }

  return ret;
 800af54:	7bfb      	ldrb	r3, [r7, #15]
}
 800af56:	4618      	mov	r0, r3
 800af58:	3710      	adds	r7, #16
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
 800af5e:	bf00      	nop
 800af60:	20000461 	.word	0x20000461

0800af64 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b082      	sub	sp, #8
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
 800af6c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	88db      	ldrh	r3, [r3, #6]
 800af72:	2b01      	cmp	r3, #1
 800af74:	d004      	beq.n	800af80 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800af76:	6839      	ldr	r1, [r7, #0]
 800af78:	6878      	ldr	r0, [r7, #4]
 800af7a:	f000 f8cd 	bl	800b118 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800af7e:	e023      	b.n	800afc8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af86:	b2db      	uxtb	r3, r3
 800af88:	2b02      	cmp	r3, #2
 800af8a:	dc02      	bgt.n	800af92 <USBD_GetConfig+0x2e>
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	dc03      	bgt.n	800af98 <USBD_GetConfig+0x34>
 800af90:	e015      	b.n	800afbe <USBD_GetConfig+0x5a>
 800af92:	2b03      	cmp	r3, #3
 800af94:	d00b      	beq.n	800afae <USBD_GetConfig+0x4a>
 800af96:	e012      	b.n	800afbe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2200      	movs	r2, #0
 800af9c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	3308      	adds	r3, #8
 800afa2:	2201      	movs	r2, #1
 800afa4:	4619      	mov	r1, r3
 800afa6:	6878      	ldr	r0, [r7, #4]
 800afa8:	f000 f927 	bl	800b1fa <USBD_CtlSendData>
        break;
 800afac:	e00c      	b.n	800afc8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	3304      	adds	r3, #4
 800afb2:	2201      	movs	r2, #1
 800afb4:	4619      	mov	r1, r3
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	f000 f91f 	bl	800b1fa <USBD_CtlSendData>
        break;
 800afbc:	e004      	b.n	800afc8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800afbe:	6839      	ldr	r1, [r7, #0]
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	f000 f8a9 	bl	800b118 <USBD_CtlError>
        break;
 800afc6:	bf00      	nop
}
 800afc8:	bf00      	nop
 800afca:	3708      	adds	r7, #8
 800afcc:	46bd      	mov	sp, r7
 800afce:	bd80      	pop	{r7, pc}

0800afd0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b082      	sub	sp, #8
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
 800afd8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800afe0:	b2db      	uxtb	r3, r3
 800afe2:	3b01      	subs	r3, #1
 800afe4:	2b02      	cmp	r3, #2
 800afe6:	d81e      	bhi.n	800b026 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800afe8:	683b      	ldr	r3, [r7, #0]
 800afea:	88db      	ldrh	r3, [r3, #6]
 800afec:	2b02      	cmp	r3, #2
 800afee:	d004      	beq.n	800affa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800aff0:	6839      	ldr	r1, [r7, #0]
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f000 f890 	bl	800b118 <USBD_CtlError>
        break;
 800aff8:	e01a      	b.n	800b030 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2201      	movs	r2, #1
 800affe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b006:	2b00      	cmp	r3, #0
 800b008:	d005      	beq.n	800b016 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	68db      	ldr	r3, [r3, #12]
 800b00e:	f043 0202 	orr.w	r2, r3, #2
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	330c      	adds	r3, #12
 800b01a:	2202      	movs	r2, #2
 800b01c:	4619      	mov	r1, r3
 800b01e:	6878      	ldr	r0, [r7, #4]
 800b020:	f000 f8eb 	bl	800b1fa <USBD_CtlSendData>
      break;
 800b024:	e004      	b.n	800b030 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b026:	6839      	ldr	r1, [r7, #0]
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f000 f875 	bl	800b118 <USBD_CtlError>
      break;
 800b02e:	bf00      	nop
  }
}
 800b030:	bf00      	nop
 800b032:	3708      	adds	r7, #8
 800b034:	46bd      	mov	sp, r7
 800b036:	bd80      	pop	{r7, pc}

0800b038 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b082      	sub	sp, #8
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
 800b040:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	885b      	ldrh	r3, [r3, #2]
 800b046:	2b01      	cmp	r3, #1
 800b048:	d106      	bne.n	800b058 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	2201      	movs	r2, #1
 800b04e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f000 f90e 	bl	800b274 <USBD_CtlSendStatus>
  }
}
 800b058:	bf00      	nop
 800b05a:	3708      	adds	r7, #8
 800b05c:	46bd      	mov	sp, r7
 800b05e:	bd80      	pop	{r7, pc}

0800b060 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b082      	sub	sp, #8
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
 800b068:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b070:	b2db      	uxtb	r3, r3
 800b072:	3b01      	subs	r3, #1
 800b074:	2b02      	cmp	r3, #2
 800b076:	d80b      	bhi.n	800b090 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	885b      	ldrh	r3, [r3, #2]
 800b07c:	2b01      	cmp	r3, #1
 800b07e:	d10c      	bne.n	800b09a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2200      	movs	r2, #0
 800b084:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b088:	6878      	ldr	r0, [r7, #4]
 800b08a:	f000 f8f3 	bl	800b274 <USBD_CtlSendStatus>
      }
      break;
 800b08e:	e004      	b.n	800b09a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b090:	6839      	ldr	r1, [r7, #0]
 800b092:	6878      	ldr	r0, [r7, #4]
 800b094:	f000 f840 	bl	800b118 <USBD_CtlError>
      break;
 800b098:	e000      	b.n	800b09c <USBD_ClrFeature+0x3c>
      break;
 800b09a:	bf00      	nop
  }
}
 800b09c:	bf00      	nop
 800b09e:	3708      	adds	r7, #8
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	781a      	ldrb	r2, [r3, #0]
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	3301      	adds	r3, #1
 800b0be:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	781a      	ldrb	r2, [r3, #0]
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	3301      	adds	r3, #1
 800b0cc:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b0ce:	68f8      	ldr	r0, [r7, #12]
 800b0d0:	f7ff fa91 	bl	800a5f6 <SWAPBYTE>
 800b0d4:	4603      	mov	r3, r0
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	3301      	adds	r3, #1
 800b0e0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	3301      	adds	r3, #1
 800b0e6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b0e8:	68f8      	ldr	r0, [r7, #12]
 800b0ea:	f7ff fa84 	bl	800a5f6 <SWAPBYTE>
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	461a      	mov	r2, r3
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	3301      	adds	r3, #1
 800b0fa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	3301      	adds	r3, #1
 800b100:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b102:	68f8      	ldr	r0, [r7, #12]
 800b104:	f7ff fa77 	bl	800a5f6 <SWAPBYTE>
 800b108:	4603      	mov	r3, r0
 800b10a:	461a      	mov	r2, r3
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	80da      	strh	r2, [r3, #6]
}
 800b110:	bf00      	nop
 800b112:	3710      	adds	r7, #16
 800b114:	46bd      	mov	sp, r7
 800b116:	bd80      	pop	{r7, pc}

0800b118 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b082      	sub	sp, #8
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
 800b120:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b122:	2180      	movs	r1, #128	@ 0x80
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f000 fc86 	bl	800ba36 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b12a:	2100      	movs	r1, #0
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f000 fc82 	bl	800ba36 <USBD_LL_StallEP>
}
 800b132:	bf00      	nop
 800b134:	3708      	adds	r7, #8
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}

0800b13a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b13a:	b580      	push	{r7, lr}
 800b13c:	b086      	sub	sp, #24
 800b13e:	af00      	add	r7, sp, #0
 800b140:	60f8      	str	r0, [r7, #12]
 800b142:	60b9      	str	r1, [r7, #8]
 800b144:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b146:	2300      	movs	r3, #0
 800b148:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d036      	beq.n	800b1be <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b154:	6938      	ldr	r0, [r7, #16]
 800b156:	f000 f836 	bl	800b1c6 <USBD_GetLen>
 800b15a:	4603      	mov	r3, r0
 800b15c:	3301      	adds	r3, #1
 800b15e:	b29b      	uxth	r3, r3
 800b160:	005b      	lsls	r3, r3, #1
 800b162:	b29a      	uxth	r2, r3
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b168:	7dfb      	ldrb	r3, [r7, #23]
 800b16a:	68ba      	ldr	r2, [r7, #8]
 800b16c:	4413      	add	r3, r2
 800b16e:	687a      	ldr	r2, [r7, #4]
 800b170:	7812      	ldrb	r2, [r2, #0]
 800b172:	701a      	strb	r2, [r3, #0]
  idx++;
 800b174:	7dfb      	ldrb	r3, [r7, #23]
 800b176:	3301      	adds	r3, #1
 800b178:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b17a:	7dfb      	ldrb	r3, [r7, #23]
 800b17c:	68ba      	ldr	r2, [r7, #8]
 800b17e:	4413      	add	r3, r2
 800b180:	2203      	movs	r2, #3
 800b182:	701a      	strb	r2, [r3, #0]
  idx++;
 800b184:	7dfb      	ldrb	r3, [r7, #23]
 800b186:	3301      	adds	r3, #1
 800b188:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b18a:	e013      	b.n	800b1b4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b18c:	7dfb      	ldrb	r3, [r7, #23]
 800b18e:	68ba      	ldr	r2, [r7, #8]
 800b190:	4413      	add	r3, r2
 800b192:	693a      	ldr	r2, [r7, #16]
 800b194:	7812      	ldrb	r2, [r2, #0]
 800b196:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b198:	693b      	ldr	r3, [r7, #16]
 800b19a:	3301      	adds	r3, #1
 800b19c:	613b      	str	r3, [r7, #16]
    idx++;
 800b19e:	7dfb      	ldrb	r3, [r7, #23]
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b1a4:	7dfb      	ldrb	r3, [r7, #23]
 800b1a6:	68ba      	ldr	r2, [r7, #8]
 800b1a8:	4413      	add	r3, r2
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	701a      	strb	r2, [r3, #0]
    idx++;
 800b1ae:	7dfb      	ldrb	r3, [r7, #23]
 800b1b0:	3301      	adds	r3, #1
 800b1b2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b1b4:	693b      	ldr	r3, [r7, #16]
 800b1b6:	781b      	ldrb	r3, [r3, #0]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d1e7      	bne.n	800b18c <USBD_GetString+0x52>
 800b1bc:	e000      	b.n	800b1c0 <USBD_GetString+0x86>
    return;
 800b1be:	bf00      	nop
  }
}
 800b1c0:	3718      	adds	r7, #24
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}

0800b1c6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b1c6:	b480      	push	{r7}
 800b1c8:	b085      	sub	sp, #20
 800b1ca:	af00      	add	r7, sp, #0
 800b1cc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b1d6:	e005      	b.n	800b1e4 <USBD_GetLen+0x1e>
  {
    len++;
 800b1d8:	7bfb      	ldrb	r3, [r7, #15]
 800b1da:	3301      	adds	r3, #1
 800b1dc:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	3301      	adds	r3, #1
 800b1e2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b1e4:	68bb      	ldr	r3, [r7, #8]
 800b1e6:	781b      	ldrb	r3, [r3, #0]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d1f5      	bne.n	800b1d8 <USBD_GetLen+0x12>
  }

  return len;
 800b1ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	3714      	adds	r7, #20
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f8:	4770      	bx	lr

0800b1fa <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b1fa:	b580      	push	{r7, lr}
 800b1fc:	b084      	sub	sp, #16
 800b1fe:	af00      	add	r7, sp, #0
 800b200:	60f8      	str	r0, [r7, #12]
 800b202:	60b9      	str	r1, [r7, #8]
 800b204:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	2202      	movs	r2, #2
 800b20a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	687a      	ldr	r2, [r7, #4]
 800b212:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	687a      	ldr	r2, [r7, #4]
 800b218:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	68ba      	ldr	r2, [r7, #8]
 800b21e:	2100      	movs	r1, #0
 800b220:	68f8      	ldr	r0, [r7, #12]
 800b222:	f000 fc91 	bl	800bb48 <USBD_LL_Transmit>

  return USBD_OK;
 800b226:	2300      	movs	r3, #0
}
 800b228:	4618      	mov	r0, r3
 800b22a:	3710      	adds	r7, #16
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}

0800b230 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b084      	sub	sp, #16
 800b234:	af00      	add	r7, sp, #0
 800b236:	60f8      	str	r0, [r7, #12]
 800b238:	60b9      	str	r1, [r7, #8]
 800b23a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	68ba      	ldr	r2, [r7, #8]
 800b240:	2100      	movs	r1, #0
 800b242:	68f8      	ldr	r0, [r7, #12]
 800b244:	f000 fc80 	bl	800bb48 <USBD_LL_Transmit>

  return USBD_OK;
 800b248:	2300      	movs	r3, #0
}
 800b24a:	4618      	mov	r0, r3
 800b24c:	3710      	adds	r7, #16
 800b24e:	46bd      	mov	sp, r7
 800b250:	bd80      	pop	{r7, pc}

0800b252 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b252:	b580      	push	{r7, lr}
 800b254:	b084      	sub	sp, #16
 800b256:	af00      	add	r7, sp, #0
 800b258:	60f8      	str	r0, [r7, #12]
 800b25a:	60b9      	str	r1, [r7, #8]
 800b25c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	68ba      	ldr	r2, [r7, #8]
 800b262:	2100      	movs	r1, #0
 800b264:	68f8      	ldr	r0, [r7, #12]
 800b266:	f000 fc90 	bl	800bb8a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b26a:	2300      	movs	r3, #0
}
 800b26c:	4618      	mov	r0, r3
 800b26e:	3710      	adds	r7, #16
 800b270:	46bd      	mov	sp, r7
 800b272:	bd80      	pop	{r7, pc}

0800b274 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b082      	sub	sp, #8
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2204      	movs	r2, #4
 800b280:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b284:	2300      	movs	r3, #0
 800b286:	2200      	movs	r2, #0
 800b288:	2100      	movs	r1, #0
 800b28a:	6878      	ldr	r0, [r7, #4]
 800b28c:	f000 fc5c 	bl	800bb48 <USBD_LL_Transmit>

  return USBD_OK;
 800b290:	2300      	movs	r3, #0
}
 800b292:	4618      	mov	r0, r3
 800b294:	3708      	adds	r7, #8
 800b296:	46bd      	mov	sp, r7
 800b298:	bd80      	pop	{r7, pc}

0800b29a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b29a:	b580      	push	{r7, lr}
 800b29c:	b082      	sub	sp, #8
 800b29e:	af00      	add	r7, sp, #0
 800b2a0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2205      	movs	r2, #5
 800b2a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	2100      	movs	r1, #0
 800b2b0:	6878      	ldr	r0, [r7, #4]
 800b2b2:	f000 fc6a 	bl	800bb8a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b2b6:	2300      	movs	r3, #0
}
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	3708      	adds	r7, #8
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	bd80      	pop	{r7, pc}

0800b2c0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b2c0:	b480      	push	{r7}
 800b2c2:	b087      	sub	sp, #28
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	60f8      	str	r0, [r7, #12]
 800b2c8:	60b9      	str	r1, [r7, #8]
 800b2ca:	4613      	mov	r3, r2
 800b2cc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b2ce:	2301      	movs	r3, #1
 800b2d0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b2d6:	4b1f      	ldr	r3, [pc, #124]	@ (800b354 <FATFS_LinkDriverEx+0x94>)
 800b2d8:	7a5b      	ldrb	r3, [r3, #9]
 800b2da:	b2db      	uxtb	r3, r3
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d131      	bne.n	800b344 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b2e0:	4b1c      	ldr	r3, [pc, #112]	@ (800b354 <FATFS_LinkDriverEx+0x94>)
 800b2e2:	7a5b      	ldrb	r3, [r3, #9]
 800b2e4:	b2db      	uxtb	r3, r3
 800b2e6:	461a      	mov	r2, r3
 800b2e8:	4b1a      	ldr	r3, [pc, #104]	@ (800b354 <FATFS_LinkDriverEx+0x94>)
 800b2ea:	2100      	movs	r1, #0
 800b2ec:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b2ee:	4b19      	ldr	r3, [pc, #100]	@ (800b354 <FATFS_LinkDriverEx+0x94>)
 800b2f0:	7a5b      	ldrb	r3, [r3, #9]
 800b2f2:	b2db      	uxtb	r3, r3
 800b2f4:	4a17      	ldr	r2, [pc, #92]	@ (800b354 <FATFS_LinkDriverEx+0x94>)
 800b2f6:	009b      	lsls	r3, r3, #2
 800b2f8:	4413      	add	r3, r2
 800b2fa:	68fa      	ldr	r2, [r7, #12]
 800b2fc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b2fe:	4b15      	ldr	r3, [pc, #84]	@ (800b354 <FATFS_LinkDriverEx+0x94>)
 800b300:	7a5b      	ldrb	r3, [r3, #9]
 800b302:	b2db      	uxtb	r3, r3
 800b304:	461a      	mov	r2, r3
 800b306:	4b13      	ldr	r3, [pc, #76]	@ (800b354 <FATFS_LinkDriverEx+0x94>)
 800b308:	4413      	add	r3, r2
 800b30a:	79fa      	ldrb	r2, [r7, #7]
 800b30c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b30e:	4b11      	ldr	r3, [pc, #68]	@ (800b354 <FATFS_LinkDriverEx+0x94>)
 800b310:	7a5b      	ldrb	r3, [r3, #9]
 800b312:	b2db      	uxtb	r3, r3
 800b314:	1c5a      	adds	r2, r3, #1
 800b316:	b2d1      	uxtb	r1, r2
 800b318:	4a0e      	ldr	r2, [pc, #56]	@ (800b354 <FATFS_LinkDriverEx+0x94>)
 800b31a:	7251      	strb	r1, [r2, #9]
 800b31c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b31e:	7dbb      	ldrb	r3, [r7, #22]
 800b320:	3330      	adds	r3, #48	@ 0x30
 800b322:	b2da      	uxtb	r2, r3
 800b324:	68bb      	ldr	r3, [r7, #8]
 800b326:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	3301      	adds	r3, #1
 800b32c:	223a      	movs	r2, #58	@ 0x3a
 800b32e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	3302      	adds	r3, #2
 800b334:	222f      	movs	r2, #47	@ 0x2f
 800b336:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	3303      	adds	r3, #3
 800b33c:	2200      	movs	r2, #0
 800b33e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b340:	2300      	movs	r3, #0
 800b342:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b344:	7dfb      	ldrb	r3, [r7, #23]
}
 800b346:	4618      	mov	r0, r3
 800b348:	371c      	adds	r7, #28
 800b34a:	46bd      	mov	sp, r7
 800b34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b350:	4770      	bx	lr
 800b352:	bf00      	nop
 800b354:	20000464 	.word	0x20000464

0800b358 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b082      	sub	sp, #8
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
 800b360:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b362:	2200      	movs	r2, #0
 800b364:	6839      	ldr	r1, [r7, #0]
 800b366:	6878      	ldr	r0, [r7, #4]
 800b368:	f7ff ffaa 	bl	800b2c0 <FATFS_LinkDriverEx>
 800b36c:	4603      	mov	r3, r0
}
 800b36e:	4618      	mov	r0, r3
 800b370:	3708      	adds	r7, #8
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
	...

0800b378 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &MSC_Desc, DEVICE_FS) != USBD_OK) {
 800b37c:	2200      	movs	r2, #0
 800b37e:	4912      	ldr	r1, [pc, #72]	@ (800b3c8 <MX_USB_Device_Init+0x50>)
 800b380:	4812      	ldr	r0, [pc, #72]	@ (800b3cc <MX_USB_Device_Init+0x54>)
 800b382:	f7fe fe9a 	bl	800a0ba <USBD_Init>
 800b386:	4603      	mov	r3, r0
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d001      	beq.n	800b390 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800b38c:	f7f5 fb80 	bl	8000a90 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK) {
 800b390:	490f      	ldr	r1, [pc, #60]	@ (800b3d0 <MX_USB_Device_Init+0x58>)
 800b392:	480e      	ldr	r0, [pc, #56]	@ (800b3cc <MX_USB_Device_Init+0x54>)
 800b394:	f7fe fec1 	bl	800a11a <USBD_RegisterClass>
 800b398:	4603      	mov	r3, r0
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d001      	beq.n	800b3a2 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800b39e:	f7f5 fb77 	bl	8000a90 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK) {
 800b3a2:	490c      	ldr	r1, [pc, #48]	@ (800b3d4 <MX_USB_Device_Init+0x5c>)
 800b3a4:	4809      	ldr	r0, [pc, #36]	@ (800b3cc <MX_USB_Device_Init+0x54>)
 800b3a6:	f7fd fa71 	bl	800888c <USBD_MSC_RegisterStorage>
 800b3aa:	4603      	mov	r3, r0
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d001      	beq.n	800b3b4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800b3b0:	f7f5 fb6e 	bl	8000a90 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800b3b4:	4805      	ldr	r0, [pc, #20]	@ (800b3cc <MX_USB_Device_Init+0x54>)
 800b3b6:	f7fe fed7 	bl	800a168 <USBD_Start>
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d001      	beq.n	800b3c4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800b3c0:	f7f5 fb66 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800b3c4:	bf00      	nop
 800b3c6:	bd80      	pop	{r7, pc}
 800b3c8:	2000010c 	.word	0x2000010c
 800b3cc:	20000470 	.word	0x20000470
 800b3d0:	20000024 	.word	0x20000024
 800b3d4:	20000160 	.word	0x20000160

0800b3d8 <USBD_MSC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3d8:	b480      	push	{r7}
 800b3da:	b083      	sub	sp, #12
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	4603      	mov	r3, r0
 800b3e0:	6039      	str	r1, [r7, #0]
 800b3e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_MSC_DeviceDesc);
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	2212      	movs	r2, #18
 800b3e8:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_DeviceDesc;
 800b3ea:	4b03      	ldr	r3, [pc, #12]	@ (800b3f8 <USBD_MSC_DeviceDescriptor+0x20>)
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	370c      	adds	r7, #12
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f6:	4770      	bx	lr
 800b3f8:	2000012c 	.word	0x2000012c

0800b3fc <USBD_MSC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3fc:	b480      	push	{r7}
 800b3fe:	b083      	sub	sp, #12
 800b400:	af00      	add	r7, sp, #0
 800b402:	4603      	mov	r3, r0
 800b404:	6039      	str	r1, [r7, #0]
 800b406:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	2204      	movs	r2, #4
 800b40c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b40e:	4b03      	ldr	r3, [pc, #12]	@ (800b41c <USBD_MSC_LangIDStrDescriptor+0x20>)
}
 800b410:	4618      	mov	r0, r3
 800b412:	370c      	adds	r7, #12
 800b414:	46bd      	mov	sp, r7
 800b416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41a:	4770      	bx	lr
 800b41c:	20000140 	.word	0x20000140

0800b420 <USBD_MSC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b082      	sub	sp, #8
 800b424:	af00      	add	r7, sp, #0
 800b426:	4603      	mov	r3, r0
 800b428:	6039      	str	r1, [r7, #0]
 800b42a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b42c:	79fb      	ldrb	r3, [r7, #7]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d105      	bne.n	800b43e <USBD_MSC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b432:	683a      	ldr	r2, [r7, #0]
 800b434:	4907      	ldr	r1, [pc, #28]	@ (800b454 <USBD_MSC_ProductStrDescriptor+0x34>)
 800b436:	4808      	ldr	r0, [pc, #32]	@ (800b458 <USBD_MSC_ProductStrDescriptor+0x38>)
 800b438:	f7ff fe7f 	bl	800b13a <USBD_GetString>
 800b43c:	e004      	b.n	800b448 <USBD_MSC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b43e:	683a      	ldr	r2, [r7, #0]
 800b440:	4904      	ldr	r1, [pc, #16]	@ (800b454 <USBD_MSC_ProductStrDescriptor+0x34>)
 800b442:	4805      	ldr	r0, [pc, #20]	@ (800b458 <USBD_MSC_ProductStrDescriptor+0x38>)
 800b444:	f7ff fe79 	bl	800b13a <USBD_GetString>
  }
  return USBD_StrDesc;
 800b448:	4b02      	ldr	r3, [pc, #8]	@ (800b454 <USBD_MSC_ProductStrDescriptor+0x34>)
}
 800b44a:	4618      	mov	r0, r3
 800b44c:	3708      	adds	r7, #8
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}
 800b452:	bf00      	nop
 800b454:	20000740 	.word	0x20000740
 800b458:	0800bd64 	.word	0x0800bd64

0800b45c <USBD_MSC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b082      	sub	sp, #8
 800b460:	af00      	add	r7, sp, #0
 800b462:	4603      	mov	r3, r0
 800b464:	6039      	str	r1, [r7, #0]
 800b466:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b468:	683a      	ldr	r2, [r7, #0]
 800b46a:	4904      	ldr	r1, [pc, #16]	@ (800b47c <USBD_MSC_ManufacturerStrDescriptor+0x20>)
 800b46c:	4804      	ldr	r0, [pc, #16]	@ (800b480 <USBD_MSC_ManufacturerStrDescriptor+0x24>)
 800b46e:	f7ff fe64 	bl	800b13a <USBD_GetString>
  return USBD_StrDesc;
 800b472:	4b02      	ldr	r3, [pc, #8]	@ (800b47c <USBD_MSC_ManufacturerStrDescriptor+0x20>)
}
 800b474:	4618      	mov	r0, r3
 800b476:	3708      	adds	r7, #8
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd80      	pop	{r7, pc}
 800b47c:	20000740 	.word	0x20000740
 800b480:	0800bd78 	.word	0x0800bd78

0800b484 <USBD_MSC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b082      	sub	sp, #8
 800b488:	af00      	add	r7, sp, #0
 800b48a:	4603      	mov	r3, r0
 800b48c:	6039      	str	r1, [r7, #0]
 800b48e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b490:	683b      	ldr	r3, [r7, #0]
 800b492:	221a      	movs	r2, #26
 800b494:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b496:	f000 f843 	bl	800b520 <Get_SerialNum>

  /* USER CODE BEGIN USBD_MSC_SerialStrDescriptor */

  /* USER CODE END USBD_MSC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800b49a:	4b02      	ldr	r3, [pc, #8]	@ (800b4a4 <USBD_MSC_SerialStrDescriptor+0x20>)
}
 800b49c:	4618      	mov	r0, r3
 800b49e:	3708      	adds	r7, #8
 800b4a0:	46bd      	mov	sp, r7
 800b4a2:	bd80      	pop	{r7, pc}
 800b4a4:	20000144 	.word	0x20000144

0800b4a8 <USBD_MSC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b082      	sub	sp, #8
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	6039      	str	r1, [r7, #0]
 800b4b2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b4b4:	79fb      	ldrb	r3, [r7, #7]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d105      	bne.n	800b4c6 <USBD_MSC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b4ba:	683a      	ldr	r2, [r7, #0]
 800b4bc:	4907      	ldr	r1, [pc, #28]	@ (800b4dc <USBD_MSC_ConfigStrDescriptor+0x34>)
 800b4be:	4808      	ldr	r0, [pc, #32]	@ (800b4e0 <USBD_MSC_ConfigStrDescriptor+0x38>)
 800b4c0:	f7ff fe3b 	bl	800b13a <USBD_GetString>
 800b4c4:	e004      	b.n	800b4d0 <USBD_MSC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b4c6:	683a      	ldr	r2, [r7, #0]
 800b4c8:	4904      	ldr	r1, [pc, #16]	@ (800b4dc <USBD_MSC_ConfigStrDescriptor+0x34>)
 800b4ca:	4805      	ldr	r0, [pc, #20]	@ (800b4e0 <USBD_MSC_ConfigStrDescriptor+0x38>)
 800b4cc:	f7ff fe35 	bl	800b13a <USBD_GetString>
  }
  return USBD_StrDesc;
 800b4d0:	4b02      	ldr	r3, [pc, #8]	@ (800b4dc <USBD_MSC_ConfigStrDescriptor+0x34>)
}
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	3708      	adds	r7, #8
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	bd80      	pop	{r7, pc}
 800b4da:	bf00      	nop
 800b4dc:	20000740 	.word	0x20000740
 800b4e0:	0800bd8c 	.word	0x0800bd8c

0800b4e4 <USBD_MSC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b082      	sub	sp, #8
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	6039      	str	r1, [r7, #0]
 800b4ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b4f0:	79fb      	ldrb	r3, [r7, #7]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d105      	bne.n	800b502 <USBD_MSC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800b4f6:	683a      	ldr	r2, [r7, #0]
 800b4f8:	4907      	ldr	r1, [pc, #28]	@ (800b518 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 800b4fa:	4808      	ldr	r0, [pc, #32]	@ (800b51c <USBD_MSC_InterfaceStrDescriptor+0x38>)
 800b4fc:	f7ff fe1d 	bl	800b13a <USBD_GetString>
 800b500:	e004      	b.n	800b50c <USBD_MSC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800b502:	683a      	ldr	r2, [r7, #0]
 800b504:	4904      	ldr	r1, [pc, #16]	@ (800b518 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 800b506:	4805      	ldr	r0, [pc, #20]	@ (800b51c <USBD_MSC_InterfaceStrDescriptor+0x38>)
 800b508:	f7ff fe17 	bl	800b13a <USBD_GetString>
  }
  return USBD_StrDesc;
 800b50c:	4b02      	ldr	r3, [pc, #8]	@ (800b518 <USBD_MSC_InterfaceStrDescriptor+0x34>)
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3708      	adds	r7, #8
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}
 800b516:	bf00      	nop
 800b518:	20000740 	.word	0x20000740
 800b51c:	0800bd98 	.word	0x0800bd98

0800b520 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b520:	b580      	push	{r7, lr}
 800b522:	b084      	sub	sp, #16
 800b524:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b526:	4b0f      	ldr	r3, [pc, #60]	@ (800b564 <Get_SerialNum+0x44>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b52c:	4b0e      	ldr	r3, [pc, #56]	@ (800b568 <Get_SerialNum+0x48>)
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b532:	4b0e      	ldr	r3, [pc, #56]	@ (800b56c <Get_SerialNum+0x4c>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b538:	68fa      	ldr	r2, [r7, #12]
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	4413      	add	r3, r2
 800b53e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d009      	beq.n	800b55a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b546:	2208      	movs	r2, #8
 800b548:	4909      	ldr	r1, [pc, #36]	@ (800b570 <Get_SerialNum+0x50>)
 800b54a:	68f8      	ldr	r0, [r7, #12]
 800b54c:	f000 f814 	bl	800b578 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b550:	2204      	movs	r2, #4
 800b552:	4908      	ldr	r1, [pc, #32]	@ (800b574 <Get_SerialNum+0x54>)
 800b554:	68b8      	ldr	r0, [r7, #8]
 800b556:	f000 f80f 	bl	800b578 <IntToUnicode>
  }
}
 800b55a:	bf00      	nop
 800b55c:	3710      	adds	r7, #16
 800b55e:	46bd      	mov	sp, r7
 800b560:	bd80      	pop	{r7, pc}
 800b562:	bf00      	nop
 800b564:	1fff7590 	.word	0x1fff7590
 800b568:	1fff7594 	.word	0x1fff7594
 800b56c:	1fff7598 	.word	0x1fff7598
 800b570:	20000146 	.word	0x20000146
 800b574:	20000156 	.word	0x20000156

0800b578 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b578:	b480      	push	{r7}
 800b57a:	b087      	sub	sp, #28
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	60f8      	str	r0, [r7, #12]
 800b580:	60b9      	str	r1, [r7, #8]
 800b582:	4613      	mov	r3, r2
 800b584:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b586:	2300      	movs	r3, #0
 800b588:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b58a:	2300      	movs	r3, #0
 800b58c:	75fb      	strb	r3, [r7, #23]
 800b58e:	e027      	b.n	800b5e0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	0f1b      	lsrs	r3, r3, #28
 800b594:	2b09      	cmp	r3, #9
 800b596:	d80b      	bhi.n	800b5b0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	0f1b      	lsrs	r3, r3, #28
 800b59c:	b2da      	uxtb	r2, r3
 800b59e:	7dfb      	ldrb	r3, [r7, #23]
 800b5a0:	005b      	lsls	r3, r3, #1
 800b5a2:	4619      	mov	r1, r3
 800b5a4:	68bb      	ldr	r3, [r7, #8]
 800b5a6:	440b      	add	r3, r1
 800b5a8:	3230      	adds	r2, #48	@ 0x30
 800b5aa:	b2d2      	uxtb	r2, r2
 800b5ac:	701a      	strb	r2, [r3, #0]
 800b5ae:	e00a      	b.n	800b5c6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	0f1b      	lsrs	r3, r3, #28
 800b5b4:	b2da      	uxtb	r2, r3
 800b5b6:	7dfb      	ldrb	r3, [r7, #23]
 800b5b8:	005b      	lsls	r3, r3, #1
 800b5ba:	4619      	mov	r1, r3
 800b5bc:	68bb      	ldr	r3, [r7, #8]
 800b5be:	440b      	add	r3, r1
 800b5c0:	3237      	adds	r2, #55	@ 0x37
 800b5c2:	b2d2      	uxtb	r2, r2
 800b5c4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	011b      	lsls	r3, r3, #4
 800b5ca:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b5cc:	7dfb      	ldrb	r3, [r7, #23]
 800b5ce:	005b      	lsls	r3, r3, #1
 800b5d0:	3301      	adds	r3, #1
 800b5d2:	68ba      	ldr	r2, [r7, #8]
 800b5d4:	4413      	add	r3, r2
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b5da:	7dfb      	ldrb	r3, [r7, #23]
 800b5dc:	3301      	adds	r3, #1
 800b5de:	75fb      	strb	r3, [r7, #23]
 800b5e0:	7dfa      	ldrb	r2, [r7, #23]
 800b5e2:	79fb      	ldrb	r3, [r7, #7]
 800b5e4:	429a      	cmp	r2, r3
 800b5e6:	d3d3      	bcc.n	800b590 <IntToUnicode+0x18>
  }
}
 800b5e8:	bf00      	nop
 800b5ea:	bf00      	nop
 800b5ec:	371c      	adds	r7, #28
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f4:	4770      	bx	lr

0800b5f6 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 800b5f6:	b480      	push	{r7}
 800b5f8:	b083      	sub	sp, #12
 800b5fa:	af00      	add	r7, sp, #0
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 800b600:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800b602:	4618      	mov	r0, r3
 800b604:	370c      	adds	r7, #12
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr

0800b60e <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 800b60e:	b480      	push	{r7}
 800b610:	b085      	sub	sp, #20
 800b612:	af00      	add	r7, sp, #0
 800b614:	4603      	mov	r3, r0
 800b616:	60b9      	str	r1, [r7, #8]
 800b618:	607a      	str	r2, [r7, #4]
 800b61a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = STORAGE_BLK_NBR;
 800b61c:	68bb      	ldr	r3, [r7, #8]
 800b61e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800b622:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b62a:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 800b62c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b62e:	4618      	mov	r0, r3
 800b630:	3714      	adds	r7, #20
 800b632:	46bd      	mov	sp, r7
 800b634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b638:	4770      	bx	lr

0800b63a <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 800b63a:	b480      	push	{r7}
 800b63c:	b083      	sub	sp, #12
 800b63e:	af00      	add	r7, sp, #0
 800b640:	4603      	mov	r3, r0
 800b642:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b644:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b646:	4618      	mov	r0, r3
 800b648:	370c      	adds	r7, #12
 800b64a:	46bd      	mov	sp, r7
 800b64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b650:	4770      	bx	lr

0800b652 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 800b652:	b480      	push	{r7}
 800b654:	b083      	sub	sp, #12
 800b656:	af00      	add	r7, sp, #0
 800b658:	4603      	mov	r3, r0
 800b65a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800b65c:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b65e:	4618      	mov	r0, r3
 800b660:	370c      	adds	r7, #12
 800b662:	46bd      	mov	sp, r7
 800b664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b668:	4770      	bx	lr

0800b66a <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800b66a:	b480      	push	{r7}
 800b66c:	b085      	sub	sp, #20
 800b66e:	af00      	add	r7, sp, #0
 800b670:	60b9      	str	r1, [r7, #8]
 800b672:	607a      	str	r2, [r7, #4]
 800b674:	461a      	mov	r2, r3
 800b676:	4603      	mov	r3, r0
 800b678:	73fb      	strb	r3, [r7, #15]
 800b67a:	4613      	mov	r3, r2
 800b67c:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 800b67e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b680:	4618      	mov	r0, r3
 800b682:	3714      	adds	r7, #20
 800b684:	46bd      	mov	sp, r7
 800b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68a:	4770      	bx	lr

0800b68c <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800b68c:	b480      	push	{r7}
 800b68e:	b085      	sub	sp, #20
 800b690:	af00      	add	r7, sp, #0
 800b692:	60b9      	str	r1, [r7, #8]
 800b694:	607a      	str	r2, [r7, #4]
 800b696:	461a      	mov	r2, r3
 800b698:	4603      	mov	r3, r0
 800b69a:	73fb      	strb	r3, [r7, #15]
 800b69c:	4613      	mov	r3, r2
 800b69e:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
  return (USBD_OK);
 800b6a0:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	3714      	adds	r7, #20
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ac:	4770      	bx	lr

0800b6ae <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 800b6ae:	b480      	push	{r7}
 800b6b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 800b6b2:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6bc:	4770      	bx	lr
	...

0800b6c0 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b6c0:	b580      	push	{r7, lr}
 800b6c2:	b098      	sub	sp, #96	@ 0x60
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800b6c8:	f107 030c 	add.w	r3, r7, #12
 800b6cc:	2254      	movs	r2, #84	@ 0x54
 800b6ce:	2100      	movs	r1, #0
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	f000 fb0f 	bl	800bcf4 <memset>
  if(pcdHandle->Instance==USB)
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	4a15      	ldr	r2, [pc, #84]	@ (800b730 <HAL_PCD_MspInit+0x70>)
 800b6dc:	4293      	cmp	r3, r2
 800b6de:	d123      	bne.n	800b728 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800b6e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b6e4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800b6e6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b6ea:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800b6ec:	f107 030c 	add.w	r3, r7, #12
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	f7f8 fdcf 	bl	8004294 <HAL_RCCEx_PeriphCLKConfig>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d001      	beq.n	800b700 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800b6fc:	f7f5 f9c8 	bl	8000a90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b700:	4b0c      	ldr	r3, [pc, #48]	@ (800b734 <HAL_PCD_MspInit+0x74>)
 800b702:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b704:	4a0b      	ldr	r2, [pc, #44]	@ (800b734 <HAL_PCD_MspInit+0x74>)
 800b706:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b70a:	6593      	str	r3, [r2, #88]	@ 0x58
 800b70c:	4b09      	ldr	r3, [pc, #36]	@ (800b734 <HAL_PCD_MspInit+0x74>)
 800b70e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b710:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b714:	60bb      	str	r3, [r7, #8]
 800b716:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800b718:	2200      	movs	r2, #0
 800b71a:	2100      	movs	r1, #0
 800b71c:	2014      	movs	r0, #20
 800b71e:	f7f5 fde8 	bl	80012f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800b722:	2014      	movs	r0, #20
 800b724:	f7f5 fdff 	bl	8001326 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b728:	bf00      	nop
 800b72a:	3760      	adds	r7, #96	@ 0x60
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}
 800b730:	40005c00 	.word	0x40005c00
 800b734:	40021000 	.word	0x40021000

0800b738 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b082      	sub	sp, #8
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800b74c:	4619      	mov	r1, r3
 800b74e:	4610      	mov	r0, r2
 800b750:	f7fe fd55 	bl	800a1fe <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800b754:	bf00      	nop
 800b756:	3708      	adds	r7, #8
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}

0800b75c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b082      	sub	sp, #8
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
 800b764:	460b      	mov	r3, r1
 800b766:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800b76e:	78fa      	ldrb	r2, [r7, #3]
 800b770:	6879      	ldr	r1, [r7, #4]
 800b772:	4613      	mov	r3, r2
 800b774:	009b      	lsls	r3, r3, #2
 800b776:	4413      	add	r3, r2
 800b778:	00db      	lsls	r3, r3, #3
 800b77a:	440b      	add	r3, r1
 800b77c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b780:	681a      	ldr	r2, [r3, #0]
 800b782:	78fb      	ldrb	r3, [r7, #3]
 800b784:	4619      	mov	r1, r3
 800b786:	f7fe fd8f 	bl	800a2a8 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800b78a:	bf00      	nop
 800b78c:	3708      	adds	r7, #8
 800b78e:	46bd      	mov	sp, r7
 800b790:	bd80      	pop	{r7, pc}

0800b792 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b792:	b580      	push	{r7, lr}
 800b794:	b082      	sub	sp, #8
 800b796:	af00      	add	r7, sp, #0
 800b798:	6078      	str	r0, [r7, #4]
 800b79a:	460b      	mov	r3, r1
 800b79c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800b7a4:	78fa      	ldrb	r2, [r7, #3]
 800b7a6:	6879      	ldr	r1, [r7, #4]
 800b7a8:	4613      	mov	r3, r2
 800b7aa:	009b      	lsls	r3, r3, #2
 800b7ac:	4413      	add	r3, r2
 800b7ae:	00db      	lsls	r3, r3, #3
 800b7b0:	440b      	add	r3, r1
 800b7b2:	3324      	adds	r3, #36	@ 0x24
 800b7b4:	681a      	ldr	r2, [r3, #0]
 800b7b6:	78fb      	ldrb	r3, [r7, #3]
 800b7b8:	4619      	mov	r1, r3
 800b7ba:	f7fe fdd8 	bl	800a36e <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800b7be:	bf00      	nop
 800b7c0:	3708      	adds	r7, #8
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	bd80      	pop	{r7, pc}

0800b7c6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7c6:	b580      	push	{r7, lr}
 800b7c8:	b082      	sub	sp, #8
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	f7fe feec 	bl	800a5b2 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800b7da:	bf00      	nop
 800b7dc:	3708      	adds	r7, #8
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	bd80      	pop	{r7, pc}

0800b7e2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b7e2:	b580      	push	{r7, lr}
 800b7e4:	b084      	sub	sp, #16
 800b7e6:	af00      	add	r7, sp, #0
 800b7e8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	795b      	ldrb	r3, [r3, #5]
 800b7f2:	2b02      	cmp	r3, #2
 800b7f4:	d001      	beq.n	800b7fa <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b7f6:	f7f5 f94b 	bl	8000a90 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b800:	7bfa      	ldrb	r2, [r7, #15]
 800b802:	4611      	mov	r1, r2
 800b804:	4618      	mov	r0, r3
 800b806:	f7fe fe96 	bl	800a536 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b810:	4618      	mov	r0, r3
 800b812:	f7fe fe42 	bl	800a49a <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800b816:	bf00      	nop
 800b818:	3710      	adds	r7, #16
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}
	...

0800b820 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b082      	sub	sp, #8
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b82e:	4618      	mov	r0, r3
 800b830:	f7fe fe91 	bl	800a556 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	7a5b      	ldrb	r3, [r3, #9]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d005      	beq.n	800b848 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b83c:	4b04      	ldr	r3, [pc, #16]	@ (800b850 <HAL_PCD_SuspendCallback+0x30>)
 800b83e:	691b      	ldr	r3, [r3, #16]
 800b840:	4a03      	ldr	r2, [pc, #12]	@ (800b850 <HAL_PCD_SuspendCallback+0x30>)
 800b842:	f043 0306 	orr.w	r3, r3, #6
 800b846:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800b848:	bf00      	nop
 800b84a:	3708      	adds	r7, #8
 800b84c:	46bd      	mov	sp, r7
 800b84e:	bd80      	pop	{r7, pc}
 800b850:	e000ed00 	.word	0xe000ed00

0800b854 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b082      	sub	sp, #8
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	7a5b      	ldrb	r3, [r3, #9]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d007      	beq.n	800b874 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b864:	4b08      	ldr	r3, [pc, #32]	@ (800b888 <HAL_PCD_ResumeCallback+0x34>)
 800b866:	691b      	ldr	r3, [r3, #16]
 800b868:	4a07      	ldr	r2, [pc, #28]	@ (800b888 <HAL_PCD_ResumeCallback+0x34>)
 800b86a:	f023 0306 	bic.w	r3, r3, #6
 800b86e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800b870:	f000 fa0e 	bl	800bc90 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b87a:	4618      	mov	r0, r3
 800b87c:	f7fe fe81 	bl	800a582 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800b880:	bf00      	nop
 800b882:	3708      	adds	r7, #8
 800b884:	46bd      	mov	sp, r7
 800b886:	bd80      	pop	{r7, pc}
 800b888:	e000ed00 	.word	0xe000ed00

0800b88c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b082      	sub	sp, #8
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800b894:	4a26      	ldr	r2, [pc, #152]	@ (800b930 <USBD_LL_Init+0xa4>)
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	4a24      	ldr	r2, [pc, #144]	@ (800b930 <USBD_LL_Init+0xa4>)
 800b8a0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800b8a4:	4b22      	ldr	r3, [pc, #136]	@ (800b930 <USBD_LL_Init+0xa4>)
 800b8a6:	4a23      	ldr	r2, [pc, #140]	@ (800b934 <USBD_LL_Init+0xa8>)
 800b8a8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b8aa:	4b21      	ldr	r3, [pc, #132]	@ (800b930 <USBD_LL_Init+0xa4>)
 800b8ac:	2208      	movs	r2, #8
 800b8ae:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b8b0:	4b1f      	ldr	r3, [pc, #124]	@ (800b930 <USBD_LL_Init+0xa4>)
 800b8b2:	2202      	movs	r2, #2
 800b8b4:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b8b6:	4b1e      	ldr	r3, [pc, #120]	@ (800b930 <USBD_LL_Init+0xa4>)
 800b8b8:	2202      	movs	r2, #2
 800b8ba:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800b8bc:	4b1c      	ldr	r3, [pc, #112]	@ (800b930 <USBD_LL_Init+0xa4>)
 800b8be:	2200      	movs	r2, #0
 800b8c0:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b8c2:	4b1b      	ldr	r3, [pc, #108]	@ (800b930 <USBD_LL_Init+0xa4>)
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b8c8:	4b19      	ldr	r3, [pc, #100]	@ (800b930 <USBD_LL_Init+0xa4>)
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b8ce:	4b18      	ldr	r3, [pc, #96]	@ (800b930 <USBD_LL_Init+0xa4>)
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b8d4:	4816      	ldr	r0, [pc, #88]	@ (800b930 <USBD_LL_Init+0xa4>)
 800b8d6:	f7f6 f9d1 	bl	8001c7c <HAL_PCD_Init>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d001      	beq.n	800b8e4 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800b8e0:	f7f5 f8d6 	bl	8000a90 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b8ea:	2318      	movs	r3, #24
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	2100      	movs	r1, #0
 800b8f0:	f7f7 fe85 	bl	80035fe <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b8fa:	2358      	movs	r3, #88	@ 0x58
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	2180      	movs	r1, #128	@ 0x80
 800b900:	f7f7 fe7d 	bl	80035fe <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b90a:	2398      	movs	r3, #152	@ 0x98
 800b90c:	2200      	movs	r2, #0
 800b90e:	2181      	movs	r1, #129	@ 0x81
 800b910:	f7f7 fe75 	bl	80035fe <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b91a:	23d8      	movs	r3, #216	@ 0xd8
 800b91c:	2200      	movs	r2, #0
 800b91e:	2101      	movs	r1, #1
 800b920:	f7f7 fe6d 	bl	80035fe <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 800b924:	2300      	movs	r3, #0
}
 800b926:	4618      	mov	r0, r3
 800b928:	3708      	adds	r7, #8
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}
 800b92e:	bf00      	nop
 800b930:	20000940 	.word	0x20000940
 800b934:	40005c00 	.word	0x40005c00

0800b938 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b084      	sub	sp, #16
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b940:	2300      	movs	r3, #0
 800b942:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b944:	2300      	movs	r3, #0
 800b946:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b94e:	4618      	mov	r0, r3
 800b950:	f7f6 fa62 	bl	8001e18 <HAL_PCD_Start>
 800b954:	4603      	mov	r3, r0
 800b956:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b958:	7bfb      	ldrb	r3, [r7, #15]
 800b95a:	4618      	mov	r0, r3
 800b95c:	f000 f99e 	bl	800bc9c <USBD_Get_USB_Status>
 800b960:	4603      	mov	r3, r0
 800b962:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b964:	7bbb      	ldrb	r3, [r7, #14]
}
 800b966:	4618      	mov	r0, r3
 800b968:	3710      	adds	r7, #16
 800b96a:	46bd      	mov	sp, r7
 800b96c:	bd80      	pop	{r7, pc}

0800b96e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b96e:	b580      	push	{r7, lr}
 800b970:	b084      	sub	sp, #16
 800b972:	af00      	add	r7, sp, #0
 800b974:	6078      	str	r0, [r7, #4]
 800b976:	4608      	mov	r0, r1
 800b978:	4611      	mov	r1, r2
 800b97a:	461a      	mov	r2, r3
 800b97c:	4603      	mov	r3, r0
 800b97e:	70fb      	strb	r3, [r7, #3]
 800b980:	460b      	mov	r3, r1
 800b982:	70bb      	strb	r3, [r7, #2]
 800b984:	4613      	mov	r3, r2
 800b986:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b988:	2300      	movs	r3, #0
 800b98a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b98c:	2300      	movs	r3, #0
 800b98e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800b996:	78bb      	ldrb	r3, [r7, #2]
 800b998:	883a      	ldrh	r2, [r7, #0]
 800b99a:	78f9      	ldrb	r1, [r7, #3]
 800b99c:	f7f6 fba9 	bl	80020f2 <HAL_PCD_EP_Open>
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9a4:	7bfb      	ldrb	r3, [r7, #15]
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	f000 f978 	bl	800bc9c <USBD_Get_USB_Status>
 800b9ac:	4603      	mov	r3, r0
 800b9ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9b0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	3710      	adds	r7, #16
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	bd80      	pop	{r7, pc}

0800b9ba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b9ba:	b580      	push	{r7, lr}
 800b9bc:	b084      	sub	sp, #16
 800b9be:	af00      	add	r7, sp, #0
 800b9c0:	6078      	str	r0, [r7, #4]
 800b9c2:	460b      	mov	r3, r1
 800b9c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800b9d4:	78fa      	ldrb	r2, [r7, #3]
 800b9d6:	4611      	mov	r1, r2
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f7f6 fbe9 	bl	80021b0 <HAL_PCD_EP_Close>
 800b9de:	4603      	mov	r3, r0
 800b9e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9e2:	7bfb      	ldrb	r3, [r7, #15]
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	f000 f959 	bl	800bc9c <USBD_Get_USB_Status>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9ee:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3710      	adds	r7, #16
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b084      	sub	sp, #16
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
 800ba00:	460b      	mov	r3, r1
 800ba02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba04:	2300      	movs	r3, #0
 800ba06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba08:	2300      	movs	r3, #0
 800ba0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ba12:	78fa      	ldrb	r2, [r7, #3]
 800ba14:	4611      	mov	r1, r2
 800ba16:	4618      	mov	r0, r3
 800ba18:	f7f6 fd38 	bl	800248c <HAL_PCD_EP_Flush>
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba20:	7bfb      	ldrb	r3, [r7, #15]
 800ba22:	4618      	mov	r0, r3
 800ba24:	f000 f93a 	bl	800bc9c <USBD_Get_USB_Status>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba2c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba2e:	4618      	mov	r0, r3
 800ba30:	3710      	adds	r7, #16
 800ba32:	46bd      	mov	sp, r7
 800ba34:	bd80      	pop	{r7, pc}

0800ba36 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba36:	b580      	push	{r7, lr}
 800ba38:	b084      	sub	sp, #16
 800ba3a:	af00      	add	r7, sp, #0
 800ba3c:	6078      	str	r0, [r7, #4]
 800ba3e:	460b      	mov	r3, r1
 800ba40:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba42:	2300      	movs	r3, #0
 800ba44:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba46:	2300      	movs	r3, #0
 800ba48:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ba50:	78fa      	ldrb	r2, [r7, #3]
 800ba52:	4611      	mov	r1, r2
 800ba54:	4618      	mov	r0, r3
 800ba56:	f7f6 fc73 	bl	8002340 <HAL_PCD_EP_SetStall>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba5e:	7bfb      	ldrb	r3, [r7, #15]
 800ba60:	4618      	mov	r0, r3
 800ba62:	f000 f91b 	bl	800bc9c <USBD_Get_USB_Status>
 800ba66:	4603      	mov	r3, r0
 800ba68:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba6a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3710      	adds	r7, #16
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}

0800ba74 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b084      	sub	sp, #16
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
 800ba7c:	460b      	mov	r3, r1
 800ba7e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba80:	2300      	movs	r3, #0
 800ba82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba84:	2300      	movs	r3, #0
 800ba86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ba8e:	78fa      	ldrb	r2, [r7, #3]
 800ba90:	4611      	mov	r1, r2
 800ba92:	4618      	mov	r0, r3
 800ba94:	f7f6 fca6 	bl	80023e4 <HAL_PCD_EP_ClrStall>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba9c:	7bfb      	ldrb	r3, [r7, #15]
 800ba9e:	4618      	mov	r0, r3
 800baa0:	f000 f8fc 	bl	800bc9c <USBD_Get_USB_Status>
 800baa4:	4603      	mov	r3, r0
 800baa6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800baa8:	7bbb      	ldrb	r3, [r7, #14]
}
 800baaa:	4618      	mov	r0, r3
 800baac:	3710      	adds	r7, #16
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd80      	pop	{r7, pc}

0800bab2 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bab2:	b480      	push	{r7}
 800bab4:	b085      	sub	sp, #20
 800bab6:	af00      	add	r7, sp, #0
 800bab8:	6078      	str	r0, [r7, #4]
 800baba:	460b      	mov	r3, r1
 800babc:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bac4:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bac6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800baca:	2b00      	cmp	r3, #0
 800bacc:	da0b      	bge.n	800bae6 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bace:	78fb      	ldrb	r3, [r7, #3]
 800bad0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bad4:	68f9      	ldr	r1, [r7, #12]
 800bad6:	4613      	mov	r3, r2
 800bad8:	009b      	lsls	r3, r3, #2
 800bada:	4413      	add	r3, r2
 800badc:	00db      	lsls	r3, r3, #3
 800bade:	440b      	add	r3, r1
 800bae0:	3312      	adds	r3, #18
 800bae2:	781b      	ldrb	r3, [r3, #0]
 800bae4:	e00b      	b.n	800bafe <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bae6:	78fb      	ldrb	r3, [r7, #3]
 800bae8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800baec:	68f9      	ldr	r1, [r7, #12]
 800baee:	4613      	mov	r3, r2
 800baf0:	009b      	lsls	r3, r3, #2
 800baf2:	4413      	add	r3, r2
 800baf4:	00db      	lsls	r3, r3, #3
 800baf6:	440b      	add	r3, r1
 800baf8:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800bafc:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bafe:	4618      	mov	r0, r3
 800bb00:	3714      	adds	r7, #20
 800bb02:	46bd      	mov	sp, r7
 800bb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb08:	4770      	bx	lr

0800bb0a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bb0a:	b580      	push	{r7, lr}
 800bb0c:	b084      	sub	sp, #16
 800bb0e:	af00      	add	r7, sp, #0
 800bb10:	6078      	str	r0, [r7, #4]
 800bb12:	460b      	mov	r3, r1
 800bb14:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb16:	2300      	movs	r3, #0
 800bb18:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bb24:	78fa      	ldrb	r2, [r7, #3]
 800bb26:	4611      	mov	r1, r2
 800bb28:	4618      	mov	r0, r3
 800bb2a:	f7f6 fabe 	bl	80020aa <HAL_PCD_SetAddress>
 800bb2e:	4603      	mov	r3, r0
 800bb30:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb32:	7bfb      	ldrb	r3, [r7, #15]
 800bb34:	4618      	mov	r0, r3
 800bb36:	f000 f8b1 	bl	800bc9c <USBD_Get_USB_Status>
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb3e:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3710      	adds	r7, #16
 800bb44:	46bd      	mov	sp, r7
 800bb46:	bd80      	pop	{r7, pc}

0800bb48 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b086      	sub	sp, #24
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	60f8      	str	r0, [r7, #12]
 800bb50:	607a      	str	r2, [r7, #4]
 800bb52:	603b      	str	r3, [r7, #0]
 800bb54:	460b      	mov	r3, r1
 800bb56:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb58:	2300      	movs	r3, #0
 800bb5a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bb66:	7af9      	ldrb	r1, [r7, #11]
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	687a      	ldr	r2, [r7, #4]
 800bb6c:	f7f6 fbb1 	bl	80022d2 <HAL_PCD_EP_Transmit>
 800bb70:	4603      	mov	r3, r0
 800bb72:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bb74:	7dfb      	ldrb	r3, [r7, #23]
 800bb76:	4618      	mov	r0, r3
 800bb78:	f000 f890 	bl	800bc9c <USBD_Get_USB_Status>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bb80:	7dbb      	ldrb	r3, [r7, #22]
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	3718      	adds	r7, #24
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd80      	pop	{r7, pc}

0800bb8a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bb8a:	b580      	push	{r7, lr}
 800bb8c:	b086      	sub	sp, #24
 800bb8e:	af00      	add	r7, sp, #0
 800bb90:	60f8      	str	r0, [r7, #12]
 800bb92:	607a      	str	r2, [r7, #4]
 800bb94:	603b      	str	r3, [r7, #0]
 800bb96:	460b      	mov	r3, r1
 800bb98:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb9e:	2300      	movs	r3, #0
 800bba0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800bba8:	7af9      	ldrb	r1, [r7, #11]
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	687a      	ldr	r2, [r7, #4]
 800bbae:	f7f6 fb47 	bl	8002240 <HAL_PCD_EP_Receive>
 800bbb2:	4603      	mov	r3, r0
 800bbb4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bbb6:	7dfb      	ldrb	r3, [r7, #23]
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f000 f86f 	bl	800bc9c <USBD_Get_USB_Status>
 800bbbe:	4603      	mov	r3, r0
 800bbc0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bbc2:	7dbb      	ldrb	r3, [r7, #22]
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	3718      	adds	r7, #24
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bd80      	pop	{r7, pc}

0800bbcc <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b082      	sub	sp, #8
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bbde:	78fa      	ldrb	r2, [r7, #3]
 800bbe0:	4611      	mov	r1, r2
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	f7f6 fb5d 	bl	80022a2 <HAL_PCD_EP_GetRxCount>
 800bbe8:	4603      	mov	r3, r0
}
 800bbea:	4618      	mov	r0, r3
 800bbec:	3708      	adds	r7, #8
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}
	...

0800bbf4 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b082      	sub	sp, #8
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
 800bbfc:	460b      	mov	r3, r1
 800bbfe:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800bc00:	78fb      	ldrb	r3, [r7, #3]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d002      	beq.n	800bc0c <HAL_PCDEx_LPM_Callback+0x18>
 800bc06:	2b01      	cmp	r3, #1
 800bc08:	d013      	beq.n	800bc32 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800bc0a:	e023      	b.n	800bc54 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	7a5b      	ldrb	r3, [r3, #9]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d007      	beq.n	800bc24 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800bc14:	f000 f83c 	bl	800bc90 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bc18:	4b10      	ldr	r3, [pc, #64]	@ (800bc5c <HAL_PCDEx_LPM_Callback+0x68>)
 800bc1a:	691b      	ldr	r3, [r3, #16]
 800bc1c:	4a0f      	ldr	r2, [pc, #60]	@ (800bc5c <HAL_PCDEx_LPM_Callback+0x68>)
 800bc1e:	f023 0306 	bic.w	r3, r3, #6
 800bc22:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	f7fe fca9 	bl	800a582 <USBD_LL_Resume>
    break;
 800bc30:	e010      	b.n	800bc54 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800bc38:	4618      	mov	r0, r3
 800bc3a:	f7fe fc8c 	bl	800a556 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	7a5b      	ldrb	r3, [r3, #9]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d005      	beq.n	800bc52 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bc46:	4b05      	ldr	r3, [pc, #20]	@ (800bc5c <HAL_PCDEx_LPM_Callback+0x68>)
 800bc48:	691b      	ldr	r3, [r3, #16]
 800bc4a:	4a04      	ldr	r2, [pc, #16]	@ (800bc5c <HAL_PCDEx_LPM_Callback+0x68>)
 800bc4c:	f043 0306 	orr.w	r3, r3, #6
 800bc50:	6113      	str	r3, [r2, #16]
    break;
 800bc52:	bf00      	nop
}
 800bc54:	bf00      	nop
 800bc56:	3708      	adds	r7, #8
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	bd80      	pop	{r7, pc}
 800bc5c:	e000ed00 	.word	0xe000ed00

0800bc60 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bc60:	b480      	push	{r7}
 800bc62:	b083      	sub	sp, #12
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bc68:	4b03      	ldr	r3, [pc, #12]	@ (800bc78 <USBD_static_malloc+0x18>)
}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	370c      	adds	r7, #12
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc74:	4770      	bx	lr
 800bc76:	bf00      	nop
 800bc78:	20000c1c 	.word	0x20000c1c

0800bc7c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bc7c:	b480      	push	{r7}
 800bc7e:	b083      	sub	sp, #12
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]

}
 800bc84:	bf00      	nop
 800bc86:	370c      	adds	r7, #12
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8e:	4770      	bx	lr

0800bc90 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800bc94:	f7f4 fc77 	bl	8000586 <SystemClock_Config>
}
 800bc98:	bf00      	nop
 800bc9a:	bd80      	pop	{r7, pc}

0800bc9c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bc9c:	b480      	push	{r7}
 800bc9e:	b085      	sub	sp, #20
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	4603      	mov	r3, r0
 800bca4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bca6:	2300      	movs	r3, #0
 800bca8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bcaa:	79fb      	ldrb	r3, [r7, #7]
 800bcac:	2b03      	cmp	r3, #3
 800bcae:	d817      	bhi.n	800bce0 <USBD_Get_USB_Status+0x44>
 800bcb0:	a201      	add	r2, pc, #4	@ (adr r2, 800bcb8 <USBD_Get_USB_Status+0x1c>)
 800bcb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcb6:	bf00      	nop
 800bcb8:	0800bcc9 	.word	0x0800bcc9
 800bcbc:	0800bccf 	.word	0x0800bccf
 800bcc0:	0800bcd5 	.word	0x0800bcd5
 800bcc4:	0800bcdb 	.word	0x0800bcdb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bcc8:	2300      	movs	r3, #0
 800bcca:	73fb      	strb	r3, [r7, #15]
    break;
 800bccc:	e00b      	b.n	800bce6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bcce:	2303      	movs	r3, #3
 800bcd0:	73fb      	strb	r3, [r7, #15]
    break;
 800bcd2:	e008      	b.n	800bce6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	73fb      	strb	r3, [r7, #15]
    break;
 800bcd8:	e005      	b.n	800bce6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bcda:	2303      	movs	r3, #3
 800bcdc:	73fb      	strb	r3, [r7, #15]
    break;
 800bcde:	e002      	b.n	800bce6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bce0:	2303      	movs	r3, #3
 800bce2:	73fb      	strb	r3, [r7, #15]
    break;
 800bce4:	bf00      	nop
  }
  return usb_status;
 800bce6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bce8:	4618      	mov	r0, r3
 800bcea:	3714      	adds	r7, #20
 800bcec:	46bd      	mov	sp, r7
 800bcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf2:	4770      	bx	lr

0800bcf4 <memset>:
 800bcf4:	4402      	add	r2, r0
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	4293      	cmp	r3, r2
 800bcfa:	d100      	bne.n	800bcfe <memset+0xa>
 800bcfc:	4770      	bx	lr
 800bcfe:	f803 1b01 	strb.w	r1, [r3], #1
 800bd02:	e7f9      	b.n	800bcf8 <memset+0x4>

0800bd04 <__libc_init_array>:
 800bd04:	b570      	push	{r4, r5, r6, lr}
 800bd06:	4d0d      	ldr	r5, [pc, #52]	@ (800bd3c <__libc_init_array+0x38>)
 800bd08:	4c0d      	ldr	r4, [pc, #52]	@ (800bd40 <__libc_init_array+0x3c>)
 800bd0a:	1b64      	subs	r4, r4, r5
 800bd0c:	10a4      	asrs	r4, r4, #2
 800bd0e:	2600      	movs	r6, #0
 800bd10:	42a6      	cmp	r6, r4
 800bd12:	d109      	bne.n	800bd28 <__libc_init_array+0x24>
 800bd14:	4d0b      	ldr	r5, [pc, #44]	@ (800bd44 <__libc_init_array+0x40>)
 800bd16:	4c0c      	ldr	r4, [pc, #48]	@ (800bd48 <__libc_init_array+0x44>)
 800bd18:	f000 f818 	bl	800bd4c <_init>
 800bd1c:	1b64      	subs	r4, r4, r5
 800bd1e:	10a4      	asrs	r4, r4, #2
 800bd20:	2600      	movs	r6, #0
 800bd22:	42a6      	cmp	r6, r4
 800bd24:	d105      	bne.n	800bd32 <__libc_init_array+0x2e>
 800bd26:	bd70      	pop	{r4, r5, r6, pc}
 800bd28:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd2c:	4798      	blx	r3
 800bd2e:	3601      	adds	r6, #1
 800bd30:	e7ee      	b.n	800bd10 <__libc_init_array+0xc>
 800bd32:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd36:	4798      	blx	r3
 800bd38:	3601      	adds	r6, #1
 800bd3a:	e7f2      	b.n	800bd22 <__libc_init_array+0x1e>
 800bd3c:	0800be14 	.word	0x0800be14
 800bd40:	0800be14 	.word	0x0800be14
 800bd44:	0800be14 	.word	0x0800be14
 800bd48:	0800be18 	.word	0x0800be18

0800bd4c <_init>:
 800bd4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd4e:	bf00      	nop
 800bd50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd52:	bc08      	pop	{r3}
 800bd54:	469e      	mov	lr, r3
 800bd56:	4770      	bx	lr

0800bd58 <_fini>:
 800bd58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd5a:	bf00      	nop
 800bd5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd5e:	bc08      	pop	{r3}
 800bd60:	469e      	mov	lr, r3
 800bd62:	4770      	bx	lr
