###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Fri May 21 00:46:30 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.139
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.277 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.275 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.240 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.030 |  0.001 |  -0.089 |   -0.238 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.050 |  -0.039 |   -0.188 | 
     | sb_wide/out_2_4_id1_bar_reg_14_            |                  | DFQD2BWP40                 | 0.050 |  0.001 |  -0.038 |   -0.187 | 
     | sb_wide/out_2_4_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD2BWP40                 | 0.032 |  0.090 |   0.051 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.028 | -0.002 |   0.050 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd3_2i_8b      | 0.139 |  0.076 |   0.125 |   -0.024 | 
     | sb_wide                                    | out_2_4[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.139 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.141 |  0.014 |   0.139 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.149
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.287 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.285 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.250 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.244 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.191 | 
     | sb_wide/out_3_0_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.190 | 
     | sb_wide/out_3_0_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.065 |  0.104 |   0.073 |   -0.086 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.056 | -0.003 |   0.070 |   -0.090 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd3_2i_8b      | 0.100 |  0.076 |   0.146 |   -0.013 | 
     | sb_wide                                    | out_3_0[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.149 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.100 |  0.003 |   0.149 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.150
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.288 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.286 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.251 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.245 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.192 | 
     | sb_wide/out_3_0_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.191 | 
     | sb_wide/out_3_0_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.066 |  0.105 |   0.074 |   -0.086 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.058 | -0.003 |   0.070 |   -0.090 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd3_2i_8b      | 0.099 |  0.076 |   0.146 |   -0.014 | 
     | sb_wide                                    | out_3_0[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.150 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.100 |  0.004 |   0.150 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.152
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.290 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.289 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.253 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.247 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.194 | 
     | sb_wide/out_3_0_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.193 | 
     | sb_wide/out_3_0_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.067 |  0.105 |   0.074 |   -0.088 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.058 | -0.003 |   0.070 |   -0.092 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd3_2i_8b      | 0.102 |  0.076 |   0.147 |   -0.016 | 
     | sb_wide                                    | out_3_0[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.152 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.102 |  0.006 |   0.152 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.152
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.290 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.289 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.253 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.247 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.194 | 
     | sb_wide/out_3_0_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.193 | 
     | sb_wide/out_3_0_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.068 |  0.106 |   0.075 |   -0.088 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.059 | -0.004 |   0.071 |   -0.091 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd3_2i_8b      | 0.094 |  0.078 |   0.149 |   -0.013 | 
     | sb_wide                                    | out_3_0[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.152 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.094 |  0.003 |   0.152 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.155
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.292 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.291 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.255 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.250 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.197 | 
     | sb_wide/out_3_0_id1_bar_reg_8_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.196 | 
     | sb_wide/out_3_0_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.073 |  0.108 |   0.077 |   -0.088 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.063 | -0.004 |   0.073 |   -0.092 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd3_2i_8b      | 0.096 |  0.079 |   0.152 |   -0.013 | 
     | sb_wide                                    | out_3_0[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.155 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.096 |  0.003 |   0.155 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.155
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.292 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.291 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.255 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.250 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.197 | 
     | sb_wide/out_3_0_id1_bar_reg_13_            |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.196 | 
     | sb_wide/out_3_0_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.072 |  0.108 |   0.077 |   -0.088 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.063 | -0.004 |   0.073 |   -0.092 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd3_2i_8b      | 0.097 |  0.078 |   0.151 |   -0.014 | 
     | sb_wide                                    | out_3_0[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.155 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.097 |  0.004 |   0.155 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.155
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.293 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.292 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.256 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.250 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.198 | 
     | sb_wide/out_3_0_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.197 | 
     | sb_wide/out_3_0_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.072 |  0.108 |   0.077 |   -0.089 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.062 | -0.004 |   0.073 |   -0.093 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd3_2i_8b      | 0.096 |  0.080 |   0.153 |   -0.013 | 
     | sb_wide                                    | out_3_0[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.155 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.096 |  0.003 |   0.155 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.156
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.293 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.292 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.256 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.251 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.198 | 
     | sb_wide/out_3_0_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.197 | 
     | sb_wide/out_3_0_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.073 |  0.108 |   0.077 |   -0.089 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.063 | -0.004 |   0.073 |   -0.092 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd3_2i_8b      | 0.096 |  0.080 |   0.153 |   -0.013 | 
     | sb_wide                                    | out_3_0[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.156 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.096 |  0.003 |   0.156 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.156
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.294 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.293 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.257 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.251 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.198 | 
     | sb_wide/out_3_0_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.197 | 
     | sb_wide/out_3_0_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.076 |  0.108 |   0.077 |   -0.089 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.066 | -0.004 |   0.073 |   -0.093 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd3_2i_8b      | 0.097 |  0.080 |   0.153 |   -0.014 | 
     | sb_wide                                    | out_3_0[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.156 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.098 |  0.004 |   0.156 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.158
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.296 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.294 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.259 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.030 |  0.001 |  -0.089 |   -0.257 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.048 |  -0.041 |   -0.209 | 
     | sb_wide/out_2_1_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.040 |   -0.208 | 
     | sb_wide/out_2_1_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.083 |  0.106 |   0.065 |   -0.103 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.072 | -0.004 |   0.061 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd3_2i_8b      | 0.115 |  0.092 |   0.153 |   -0.015 | 
     | sb_wide                                    | out_2_1[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.158 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.115 |  0.005 |   0.158 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.158
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.296 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.294 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.259 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.253 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.200 | 
     | sb_wide/out_3_0_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.199 | 
     | sb_wide/out_3_0_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.075 |  0.110 |   0.079 |   -0.089 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.065 | -0.004 |   0.075 |   -0.093 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd3_2i_8b      | 0.096 |  0.081 |   0.155 |   -0.013 | 
     | sb_wide                                    | out_3_0[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.158 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.096 |  0.003 |   0.158 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.158
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.296 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.294 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.259 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.248 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.196 | 
     | sb_wide/out_3_2_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.027 |   -0.196 | 
     | sb_wide/out_3_2_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.073 |  0.108 |   0.080 |   -0.088 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.064 | -0.004 |   0.077 |   -0.092 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd3_2i_8b      | 0.096 |  0.079 |   0.156 |   -0.012 | 
     | sb_wide                                    | out_3_2[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.158 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.096 |  0.002 |   0.158 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.296 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.040 |  0.001 |  -0.126 |   -0.295 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.036 |  -0.091 |   -0.259 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.009 |  -0.082 |   -0.250 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.051 |  -0.030 |   -0.199 | 
     | sb_wide/out_0_4_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.030 |   -0.198 | 
     | sb_wide/out_0_4_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.069 |  0.105 |   0.076 |   -0.093 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.060 | -0.004 |   0.072 |   -0.097 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd3_2i_8b      | 0.117 |  0.076 |   0.148 |   -0.021 | 
     | sb_wide                                    | out_0_4[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.159 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.120 |  0.011 |   0.159 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.297 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.295 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.260 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.249 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.197 | 
     | sb_wide/out_3_2_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.028 |   -0.197 | 
     | sb_wide/out_3_2_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.071 |  0.107 |   0.079 |   -0.090 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.062 | -0.004 |   0.075 |   -0.094 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd3_2i_8b      | 0.102 |  0.079 |   0.155 |   -0.015 | 
     | sb_wide                                    | out_3_2[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.159 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.103 |  0.005 |   0.159 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.297 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.295 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.260 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.030 |  0.001 |  -0.089 |   -0.259 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.048 |  -0.041 |   -0.210 | 
     | sb_wide/out_2_1_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.040 |   -0.210 | 
     | sb_wide/out_2_1_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.084 |  0.107 |   0.067 |   -0.103 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.073 | -0.004 |   0.062 |   -0.107 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd3_2i_8b      | 0.115 |  0.092 |   0.154 |   -0.015 | 
     | sb_wide                                    | out_2_1[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.159 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.115 |  0.005 |   0.159 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[13]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_13_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.297 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.296 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.260 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.249 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.198 | 
     | sb_wide/out_3_2_id1_bar_reg_13_            |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.027 |   -0.197 | 
     | sb_wide/out_3_2_id1_bar_reg_13_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.072 |  0.107 |   0.080 |   -0.090 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.062 | -0.004 |   0.076 |   -0.094 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_5 ^ -> ZN_5 v | nem_ohmux_invd3_2i_8b      | 0.102 |  0.079 |   0.155 |   -0.014 | 
     | sb_wide                                    | out_3_2[13] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.159 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.103 |  0.004 |   0.159 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.160
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.298 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.296 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.261 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.255 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.202 | 
     | sb_wide/out_3_0_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.201 | 
     | sb_wide/out_3_0_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.079 |  0.112 |   0.081 |   -0.089 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.069 | -0.004 |   0.076 |   -0.094 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd3_2i_8b      | 0.096 |  0.081 |   0.157 |   -0.013 | 
     | sb_wide                                    | out_3_0[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.160 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.096 |  0.003 |   0.160 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.160
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.298 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.297 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.261 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.255 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.202 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.201 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.079 |  0.112 |   0.081 |   -0.090 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.069 | -0.004 |   0.076 |   -0.094 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd3_2i_8b      | 0.097 |  0.081 |   0.157 |   -0.013 | 
     | sb_wide                                    | out_3_0[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.160 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.097 |  0.003 |   0.160 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.161
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.298 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.297 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.261 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.250 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.199 | 
     | sb_wide/out_3_2_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.027 |   -0.198 | 
     | sb_wide/out_3_2_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.074 |  0.108 |   0.081 |   -0.089 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.065 | -0.004 |   0.077 |   -0.093 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd3_2i_8b      | 0.097 |  0.081 |   0.158 |   -0.013 | 
     | sb_wide                                    | out_3_2[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.161 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.097 |  0.003 |   0.161 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[14]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_14_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.161
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.299 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.297 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.261 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.251 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.199 | 
     | sb_wide/out_3_2_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.050 |  0.000 |  -0.028 |   -0.199 | 
     | sb_wide/out_3_2_id1_bar_reg_14_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.074 |  0.108 |   0.080 |   -0.091 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.064 | -0.004 |   0.076 |   -0.094 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_6 ^ -> ZN_6 v | nem_ohmux_invd3_2i_8b      | 0.103 |  0.080 |   0.157 |   -0.014 | 
     | sb_wide                                    | out_3_2[14] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.161 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.103 |  0.004 |   0.161 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.161
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.299 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.298 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.262 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.251 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.200 | 
     | sb_wide/out_3_2_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.027 |   -0.199 | 
     | sb_wide/out_3_2_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.076 |  0.109 |   0.082 |   -0.089 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.066 | -0.004 |   0.078 |   -0.093 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd3_2i_8b      | 0.100 |  0.079 |   0.158 |   -0.014 | 
     | sb_wide                                    | out_3_2[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.161 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.100 |  0.004 |   0.161 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[9]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_9_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.162
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.300 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.299 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.263 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.252 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.201 | 
     | sb_wide/out_3_2_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.027 |   -0.200 | 
     | sb_wide/out_3_2_id1_bar_reg_9_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.076 |  0.109 |   0.082 |   -0.090 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.066 | -0.004 |   0.078 |   -0.094 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_1 ^ -> ZN_1 v | nem_ohmux_invd3_2i_8b      | 0.101 |  0.081 |   0.159 |   -0.014 | 
     | sb_wide                                    | out_3_2[9] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.162 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.102 |  0.004 |   0.162 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.301 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.299 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.263 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.258 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.205 | 
     | sb_wide/out_3_0_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.204 | 
     | sb_wide/out_3_0_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.082 |  0.113 |   0.082 |   -0.091 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.071 | -0.004 |   0.078 |   -0.095 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd3_2i_8b      | 0.097 |  0.082 |   0.160 |   -0.013 | 
     | sb_wide                                    | out_3_0[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.163 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.097 |  0.003 |   0.163 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.301 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.299 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.264 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.030 |  0.001 |  -0.089 |   -0.262 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.048 |  -0.041 |   -0.214 | 
     | sb_wide/out_2_1_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.040 |   -0.213 | 
     | sb_wide/out_2_1_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.086 |  0.111 |   0.071 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.075 | -0.004 |   0.067 |   -0.106 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd3_2i_8b      | 0.113 |  0.092 |   0.159 |   -0.014 | 
     | sb_wide                                    | out_2_1[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.163 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.113 |  0.004 |   0.163 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T0[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_0_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.128 |   -0.301 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.126 |   -0.299 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.036 |  -0.091 |   -0.264 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.038 | 0.008 |  -0.082 |   -0.255 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.061 | 0.050 |  -0.032 |   -0.205 | 
     | sb_1b/out_0_0_id1_reg_0_ |              | EDFQD0BWP40                | 0.061 | 0.002 |  -0.031 |   -0.204 | 
     | sb_1b/out_0_0_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.022 | 0.116 |   0.085 |   -0.088 | 
     | sb_1b/FE_RC_4_0          |              | MUX2D1BWP40                | 0.022 | 0.000 |   0.085 |   -0.088 | 
     | sb_1b/FE_RC_4_0          | I1 v -> Z v  | MUX2D1BWP40                | 0.075 | 0.077 |   0.162 |   -0.011 | 
     | sb_1b                    | out_0_0[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.163 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.075 | 0.001 |   0.163 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.301 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.299 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.264 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.253 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.201 | 
     | sb_wide/out_3_2_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.027 |   -0.200 | 
     | sb_wide/out_3_2_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.077 |  0.110 |   0.083 |   -0.091 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.067 | -0.004 |   0.078 |   -0.095 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd3_2i_8b      | 0.101 |  0.080 |   0.159 |   -0.014 | 
     | sb_wide                                    | out_3_2[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.163 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.102 |  0.004 |   0.163 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.301 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.300 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.264 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.259 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.206 | 
     | sb_wide/out_3_0_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.205 | 
     | sb_wide/out_3_0_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.082 |  0.113 |   0.082 |   -0.091 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.072 | -0.004 |   0.078 |   -0.096 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd3_2i_8b      | 0.100 |  0.082 |   0.160 |   -0.013 | 
     | sb_wide                                    | out_3_0[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.164 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.100 |  0.003 |   0.164 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[12]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_12_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.302 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.300 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.265 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.254 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.202 | 
     | sb_wide/out_3_2_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.050 |  0.000 |  -0.028 |   -0.202 | 
     | sb_wide/out_3_2_id1_bar_reg_12_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.077 |  0.110 |   0.082 |   -0.092 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.067 | -0.004 |   0.078 |   -0.096 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_4 ^ -> ZN_4 v | nem_ohmux_invd3_2i_8b      | 0.104 |  0.081 |   0.159 |   -0.015 | 
     | sb_wide                                    | out_3_2[12] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.164 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.104 |  0.005 |   0.164 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.165
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.302 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.301 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.265 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.030 |  0.001 |  -0.089 |   -0.264 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.048 |  -0.041 |   -0.216 | 
     | sb_wide/out_2_1_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.041 |   -0.215 | 
     | sb_wide/out_2_1_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.093 |  0.111 |   0.070 |   -0.104 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.081 | -0.005 |   0.066 |   -0.109 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd3_2i_8b      | 0.113 |  0.094 |   0.160 |   -0.015 | 
     | sb_wide                                    | out_2_1[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.165 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.113 |  0.005 |   0.165 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_0_2_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.165
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.128 |   -0.303 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.126 |   -0.301 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.036 |  -0.091 |   -0.266 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.038 | 0.008 |  -0.082 |   -0.258 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.061 | 0.050 |  -0.032 |   -0.208 | 
     | sb_1b/out_0_2_id1_reg_0_ |              | EDFQD0BWP40                | 0.061 | 0.002 |  -0.031 |   -0.206 | 
     | sb_1b/out_0_2_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.025 | 0.118 |   0.087 |   -0.088 | 
     | sb_1b/FE_RC_3_0          |              | MUX2D1BWP40                | 0.025 | 0.000 |   0.087 |   -0.088 | 
     | sb_1b/FE_RC_3_0          | I1 v -> Z v  | MUX2D1BWP40                | 0.074 | 0.078 |   0.165 |   -0.010 | 
     | sb_1b                    | out_0_2[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.165 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.074 | 0.000 |   0.165 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.304 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.302 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.267 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.256 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.204 | 
     | sb_wide/out_3_2_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.027 |   -0.204 | 
     | sb_wide/out_3_2_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.081 |  0.112 |   0.084 |   -0.092 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.070 | -0.004 |   0.080 |   -0.096 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd3_2i_8b      | 0.103 |  0.082 |   0.162 |   -0.014 | 
     | sb_wide                                    | out_3_2[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.166 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.103 |  0.004 |   0.166 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.304 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.040 |  0.001 |  -0.126 |   -0.303 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.036 |  -0.091 |   -0.267 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.009 |  -0.082 |   -0.258 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.051 |  -0.030 |   -0.206 | 
     | sb_wide/out_0_4_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.030 |   -0.206 | 
     | sb_wide/out_0_4_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.074 |  0.108 |   0.078 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.064 | -0.004 |   0.074 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd3_2i_8b      | 0.117 |  0.081 |   0.155 |   -0.021 | 
     | sb_wide                                    | out_0_4[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.166 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.119 |  0.011 |   0.166 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.304 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.040 |  0.001 |  -0.126 |   -0.303 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.036 |  -0.091 |   -0.267 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.009 |  -0.082 |   -0.258 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.051 |  -0.030 |   -0.206 | 
     | sb_wide/out_0_4_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.030 |   -0.206 | 
     | sb_wide/out_0_4_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.079 |  0.111 |   0.081 |   -0.095 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.069 | -0.004 |   0.077 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd3_2i_8b      | 0.114 |  0.080 |   0.157 |   -0.019 | 
     | sb_wide                                    | out_0_4[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.166 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.116 |  0.009 |   0.166 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[8]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_8_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.304 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.302 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.267 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.256 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.204 | 
     | sb_wide/out_3_2_id1_bar_reg_8_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.027 |   -0.204 | 
     | sb_wide/out_3_2_id1_bar_reg_8_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.082 |  0.112 |   0.085 |   -0.091 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.071 | -0.004 |   0.081 |   -0.096 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_0 ^ -> ZN_0 v | nem_ohmux_invd3_2i_8b      | 0.101 |  0.081 |   0.162 |   -0.014 | 
     | sb_wide                                    | out_3_2[8] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.166 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.101 |  0.004 |   0.166 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.304 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.303 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.267 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.256 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.205 | 
     | sb_wide/out_3_2_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.027 |   -0.204 | 
     | sb_wide/out_3_2_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.082 |  0.112 |   0.085 |   -0.091 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.071 | -0.004 |   0.081 |   -0.096 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd3_2i_8b      | 0.101 |  0.082 |   0.163 |   -0.014 | 
     | sb_wide                                    | out_3_2[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.167 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.101 |  0.004 |   0.167 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[1]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_1_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.305 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.303 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.268 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.034 |  0.006 |  -0.085 |   -0.262 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.028 |   -0.205 | 
     | sb_wide/out_3_1_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.067 |  0.001 |  -0.028 |   -0.205 | 
     | sb_wide/out_3_1_id1_bar_reg_1_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.078 |  0.114 |   0.086 |   -0.091 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.068 | -0.004 |   0.082 |   -0.095 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_1 ^ -> ZN_1 v | nem_ohmux_invd3_2i_8b      | 0.101 |  0.081 |   0.163 |   -0.015 | 
     | sb_wide                                    | out_3_1[1] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.167 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.101 |  0.005 |   0.167 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.305 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.040 |  0.001 |  -0.126 |   -0.303 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.036 |  -0.091 |   -0.268 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.009 |  -0.082 |   -0.259 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.051 |  -0.030 |   -0.207 | 
     | sb_wide/out_0_4_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.049 |  0.000 |  -0.030 |   -0.207 | 
     | sb_wide/out_0_4_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.075 |  0.107 |   0.077 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.065 | -0.004 |   0.073 |   -0.104 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd3_2i_8b      | 0.115 |  0.084 |   0.157 |   -0.020 | 
     | sb_wide                                    | out_0_4[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.167 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.117 |  0.010 |   0.167 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_0_id1_bar_reg_11_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.305 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.304 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.268 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.034 |  0.006 |  -0.085 |   -0.263 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.053 |  0.053 |  -0.032 |   -0.210 | 
     | sb_wide/out_3_0_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.053 |  0.001 |  -0.031 |   -0.209 | 
     | sb_wide/out_3_0_id1_bar_reg_11_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.091 |  0.116 |   0.085 |   -0.093 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.079 | -0.005 |   0.080 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15          | I1_3 ^ -> ZN_3 v | nem_ohmux_invd3_2i_8b      | 0.097 |  0.085 |   0.165 |   -0.013 | 
     | sb_wide                                    | out_3_0[11] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.168 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.097 |  0.003 |   0.168 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_0_4_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.168
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.306 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD20BWP40                | 0.040 |  0.001 |  -0.126 |   -0.304 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD20BWP40                | 0.034 |  0.036 |  -0.091 |   -0.269 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.038 |  0.009 |  -0.082 |   -0.260 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.049 |  0.051 |  -0.030 |   -0.208 | 
     | sb_wide/out_0_4_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.049 |  0.001 |  -0.030 |   -0.208 | 
     | sb_wide/out_0_4_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.074 |  0.108 |   0.078 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.064 | -0.004 |   0.074 |   -0.104 | 
     | sb_wide/sb_unq1_mux_gate_0_4_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd3_2i_8b      | 0.114 |  0.083 |   0.157 |   -0.021 | 
     | sb_wide                                    | out_0_4[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.168 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.117 |  0.011 |   0.168 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[2]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_2_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.306 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.305 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.269 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.034 |  0.006 |  -0.085 |   -0.264 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.028 |   -0.207 | 
     | sb_wide/out_3_1_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.067 |  0.001 |  -0.028 |   -0.207 | 
     | sb_wide/out_3_1_id1_bar_reg_2_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.080 |  0.115 |   0.087 |   -0.092 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.070 | -0.004 |   0.083 |   -0.096 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_2 ^ -> ZN_2 v | nem_ohmux_invd3_2i_8b      | 0.101 |  0.081 |   0.164 |   -0.015 | 
     | sb_wide                                    | out_3_1[2] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.169 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.102 |  0.005 |   0.169 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.307 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.305 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.270 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.259 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.207 | 
     | sb_wide/out_3_2_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.027 |   -0.206 | 
     | sb_wide/out_3_2_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.084 |  0.114 |   0.087 |   -0.093 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.073 | -0.004 |   0.082 |   -0.097 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd3_2i_8b      | 0.097 |  0.084 |   0.166 |   -0.013 | 
     | sb_wide                                    | out_3_2[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.169 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.097 |  0.003 |   0.169 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.169
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.307 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.306 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.270 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.034 |  0.006 |  -0.085 |   -0.264 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.028 |   -0.208 | 
     | sb_wide/out_3_1_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.067 |  0.000 |  -0.028 |   -0.208 | 
     | sb_wide/out_3_1_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.092 |  0.114 |   0.086 |   -0.094 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.080 | -0.005 |   0.081 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd3_2i_8b      | 0.100 |  0.085 |   0.166 |   -0.013 | 
     | sb_wide                                    | out_3_1[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.169 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.100 |  0.003 |   0.169 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[15]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_15_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.307 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.306 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.270 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.259 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.208 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.027 |   -0.207 | 
     | sb_wide/out_3_2_id1_bar_reg_15_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.083 |  0.113 |   0.086 |   -0.094 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          |                  | nem_ohmux_invd3_2i_8b      | 0.072 | -0.004 |   0.082 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15          | I1_7 ^ -> ZN_7 v | nem_ohmux_invd3_2i_8b      | 0.104 |  0.083 |   0.165 |   -0.015 | 
     | sb_wide                                    | out_3_2[15] v    | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.170 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.104 |  0.005 |   0.170 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[5]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_5_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.170
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.308 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.306 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.271 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.260 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.208 | 
     | sb_wide/out_3_2_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.027 |   -0.207 | 
     | sb_wide/out_3_2_id1_bar_reg_5_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.091 |  0.112 |   0.085 |   -0.095 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.079 | -0.005 |   0.080 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_5 ^ -> ZN_5 v | nem_ohmux_invd3_2i_8b      | 0.098 |  0.087 |   0.167 |   -0.013 | 
     | sb_wide                                    | out_3_2[5] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.170 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.098 |  0.003 |   0.170 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[4]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_2_id1_bar_reg_4_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.171
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.308 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.307 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.271 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.011 |  -0.080 |   -0.260 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.050 |  0.052 |  -0.028 |   -0.209 | 
     | sb_wide/out_3_2_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.050 |  0.001 |  -0.027 |   -0.208 | 
     | sb_wide/out_3_2_id1_bar_reg_4_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.089 |  0.116 |   0.089 |   -0.092 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.077 | -0.005 |   0.084 |   -0.097 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7           | I1_4 ^ -> ZN_4 v | nem_ohmux_invd3_2i_8b      | 0.099 |  0.083 |   0.167 |   -0.013 | 
     | sb_wide                                    | out_3_2[4] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.171 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.099 |  0.003 |   0.171 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[6]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_1_id1_bar_reg_6_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.171
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.307 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.271 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.030 |  0.001 |  -0.089 |   -0.270 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.047 |  0.048 |  -0.041 |   -0.222 | 
     | sb_wide/out_2_1_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.047 |  0.001 |  -0.040 |   -0.221 | 
     | sb_wide/out_2_1_id1_bar_reg_6_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.098 |  0.117 |   0.076 |   -0.105 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.085 | -0.005 |   0.071 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_2_1_0_7           | I1_6 ^ -> ZN_6 v | nem_ohmux_invd3_2i_8b      | 0.113 |  0.095 |   0.166 |   -0.015 | 
     | sb_wide                                    | out_2_1[6] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.171 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.113 |  0.005 |   0.171 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[0]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_1_id1_bar_reg_0_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.171
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.307 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.272 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.034 |  0.006 |  -0.085 |   -0.266 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.067 |  0.056 |  -0.028 |   -0.210 | 
     | sb_wide/out_3_1_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.067 |  0.001 |  -0.028 |   -0.209 | 
     | sb_wide/out_3_1_id1_bar_reg_0_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.083 |  0.117 |   0.089 |   -0.092 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.072 | -0.004 |   0.084 |   -0.097 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7           | I1_0 ^ -> ZN_0 v | nem_ohmux_invd3_2i_8b      | 0.100 |  0.083 |   0.167 |   -0.014 | 
     | sb_wide                                    | out_3_1[0] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.171 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.101 |  0.004 |   0.171 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[7]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_3_id1_bar_reg_7_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.172
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                            |                  |                            |       |        |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+--------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.040 |        |  -0.128 |   -0.309 | 
     | sb_wide/CTS_ccl_a_buf_00013                |                  | CKBD24BWP40                | 0.040 |  0.001 |  -0.126 |   -0.308 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^       | CKBD24BWP40                | 0.029 |  0.036 |  -0.091 |   -0.272 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.037 |  0.012 |  -0.079 |   -0.261 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.046 |  0.050 |  -0.029 |   -0.211 | 
     | sb_wide/out_3_3_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.046 |  0.000 |  -0.029 |   -0.211 | 
     | sb_wide/out_3_3_id1_bar_reg_7_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.089 |  0.115 |   0.086 |   -0.095 | 
     | sb_wide/sb_unq1_mux_gate_3_3_0_7           |                  | nem_ohmux_invd3_2i_8b      | 0.077 | -0.005 |   0.082 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_3_3_0_7           | I1_7 ^ -> ZN_7 v | nem_ohmux_invd3_2i_8b      | 0.104 |  0.085 |   0.167 |   -0.015 | 
     | sb_wide                                    | out_3_3[7] v     | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.172 |   -0.010 | 
     |                                            |                  | pe_tile_new_unq1           | 0.104 |  0.005 |   0.172 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0]          (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/out_2_1_id1_reg_0_/Q (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.172
  Slack Time                    0.182
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.021
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.128
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |              |                            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk_in ^     |                            | 0.040 |       |  -0.128 |   -0.309 | 
     | CTS_ccl_a_buf_00011      |              | CKBD20BWP40                | 0.040 | 0.001 |  -0.126 |   -0.308 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^   | CKBD20BWP40                | 0.034 | 0.036 |  -0.091 |   -0.272 | 
     | CTS_ccl_a_buf_00006      |              | CKBD4BWP40                 | 0.038 | 0.008 |  -0.082 |   -0.264 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^   | CKBD4BWP40                 | 0.061 | 0.050 |  -0.032 |   -0.214 | 
     | sb_1b/out_2_1_id1_reg_0_ |              | EDFQD0BWP40                | 0.061 | 0.002 |  -0.031 |   -0.212 | 
     | sb_1b/out_2_1_id1_reg_0_ | CP ^ -> Q v  | EDFQD0BWP40                | 0.022 | 0.115 |   0.085 |   -0.097 | 
     | sb_1b/U241               |              | CKMUX2D2BWP40              | 0.022 | 0.000 |   0.085 |   -0.097 | 
     | sb_1b/U241               | I1 v -> Z v  | CKMUX2D2BWP40              | 0.081 | 0.080 |   0.164 |   -0.017 | 
     | sb_1b                    | out_2_1[0] v | pe_tile_new_unq1_sb_unq2_0 |       |       |   0.172 |   -0.010 | 
     |                          |              | pe_tile_new_unq1           | 0.082 | 0.007 |   0.172 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------+ 

