Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May  3 14:51:03 2023
| Host         : PC-638 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (266)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (703)
5. checking no_input_delay (6)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (266)
--------------------------
 There are 266 register/latch pins with no clock driven by root clock pin: clk_div/ce_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (703)
--------------------------------------------------
 There are 703 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.417        0.000                      0                  528        0.102        0.000                      0                  528        4.500        0.000                       0                   351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.417        0.000                      0                  528        0.102        0.000                      0                  528        4.500        0.000                       0                   351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 mux_driv/sig_control_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/sig_6_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.323ns (26.038%)  route 3.758ns (73.962%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.621     5.172    mux_driv/CLK
    SLICE_X7Y55          FDRE                                         r  mux_driv/sig_control_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  mux_driv/sig_control_reg[9]/Q
                         net (fo=1, routed)           1.124     6.715    mux_driv/sig_control[9]
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.299     7.014 r  mux_driv/output10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.014    mux_driv/output10_carry_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.390 r  mux_driv/output10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.390    mux_driv/output10_carry_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.619 r  mux_driv/output10_carry__0/CO[2]
                         net (fo=169, routed)         2.634    10.253    mux_driv/output10_carry__0_n_1
    SLICE_X10Y67         FDRE                                         r  mux_driv/sig_6_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.430    14.801    mux_driv/CLK
    SLICE_X10Y67         FDRE                                         r  mux_driv/sig_6_reg[16]/C
                         clock pessimism              0.259    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X10Y67         FDRE (Setup_fdre_C_CE)      -0.355    14.670    mux_driv/sig_6_reg[16]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 mux_driv/sig_control_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/output7_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.323ns (26.927%)  route 3.590ns (73.073%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.621     5.172    mux_driv/CLK
    SLICE_X7Y55          FDRE                                         r  mux_driv/sig_control_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  mux_driv/sig_control_reg[9]/Q
                         net (fo=1, routed)           1.124     6.715    mux_driv/sig_control[9]
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.299     7.014 r  mux_driv/output10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.014    mux_driv/output10_carry_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.390 r  mux_driv/output10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.390    mux_driv/output10_carry_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.619 r  mux_driv/output10_carry__0/CO[2]
                         net (fo=169, routed)         2.467    10.086    mux_driv/output10_carry__0_n_1
    SLICE_X13Y67         FDRE                                         r  mux_driv/output7_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.429    14.800    mux_driv/CLK
    SLICE_X13Y67         FDRE                                         r  mux_driv/output7_reg[10]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X13Y67         FDRE (Setup_fdre_C_CE)      -0.391    14.633    mux_driv/output7_reg[10]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 mux_driv/sig_control_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/output8_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.323ns (26.927%)  route 3.590ns (73.073%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.621     5.172    mux_driv/CLK
    SLICE_X7Y55          FDRE                                         r  mux_driv/sig_control_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  mux_driv/sig_control_reg[9]/Q
                         net (fo=1, routed)           1.124     6.715    mux_driv/sig_control[9]
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.299     7.014 r  mux_driv/output10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.014    mux_driv/output10_carry_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.390 r  mux_driv/output10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.390    mux_driv/output10_carry_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.619 r  mux_driv/output10_carry__0/CO[2]
                         net (fo=169, routed)         2.467    10.086    mux_driv/output10_carry__0_n_1
    SLICE_X13Y67         FDRE                                         r  mux_driv/output8_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.429    14.800    mux_driv/CLK
    SLICE_X13Y67         FDRE                                         r  mux_driv/output8_reg[11]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X13Y67         FDRE (Setup_fdre_C_CE)      -0.391    14.633    mux_driv/output8_reg[11]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 mux_driv/sig_control_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/output8_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.323ns (26.927%)  route 3.590ns (73.073%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.621     5.172    mux_driv/CLK
    SLICE_X7Y55          FDRE                                         r  mux_driv/sig_control_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  mux_driv/sig_control_reg[9]/Q
                         net (fo=1, routed)           1.124     6.715    mux_driv/sig_control[9]
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.299     7.014 r  mux_driv/output10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.014    mux_driv/output10_carry_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.390 r  mux_driv/output10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.390    mux_driv/output10_carry_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.619 r  mux_driv/output10_carry__0/CO[2]
                         net (fo=169, routed)         2.467    10.086    mux_driv/output10_carry__0_n_1
    SLICE_X13Y67         FDRE                                         r  mux_driv/output8_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.429    14.800    mux_driv/CLK
    SLICE_X13Y67         FDRE                                         r  mux_driv/output8_reg[12]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X13Y67         FDRE (Setup_fdre_C_CE)      -0.391    14.633    mux_driv/output8_reg[12]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 mux_driv/sig_control_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/output8_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.323ns (26.927%)  route 3.590ns (73.073%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.621     5.172    mux_driv/CLK
    SLICE_X7Y55          FDRE                                         r  mux_driv/sig_control_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  mux_driv/sig_control_reg[9]/Q
                         net (fo=1, routed)           1.124     6.715    mux_driv/sig_control[9]
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.299     7.014 r  mux_driv/output10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.014    mux_driv/output10_carry_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.390 r  mux_driv/output10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.390    mux_driv/output10_carry_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.619 r  mux_driv/output10_carry__0/CO[2]
                         net (fo=169, routed)         2.467    10.086    mux_driv/output10_carry__0_n_1
    SLICE_X13Y67         FDRE                                         r  mux_driv/output8_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.429    14.800    mux_driv/CLK
    SLICE_X13Y67         FDRE                                         r  mux_driv/output8_reg[8]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X13Y67         FDRE (Setup_fdre_C_CE)      -0.391    14.633    mux_driv/output8_reg[8]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 mux_driv/sig_control_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/sig_6_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.323ns (26.927%)  route 3.590ns (73.073%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.621     5.172    mux_driv/CLK
    SLICE_X7Y55          FDRE                                         r  mux_driv/sig_control_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  mux_driv/sig_control_reg[9]/Q
                         net (fo=1, routed)           1.124     6.715    mux_driv/sig_control[9]
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.299     7.014 r  mux_driv/output10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.014    mux_driv/output10_carry_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.390 r  mux_driv/output10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.390    mux_driv/output10_carry_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.619 r  mux_driv/output10_carry__0/CO[2]
                         net (fo=169, routed)         2.467    10.086    mux_driv/output10_carry__0_n_1
    SLICE_X13Y67         FDRE                                         r  mux_driv/sig_6_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.429    14.800    mux_driv/CLK
    SLICE_X13Y67         FDRE                                         r  mux_driv/sig_6_reg[10]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X13Y67         FDRE (Setup_fdre_C_CE)      -0.391    14.633    mux_driv/sig_6_reg[10]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mux_driv/sig_control_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/output7_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 1.323ns (27.024%)  route 3.573ns (72.976%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.621     5.172    mux_driv/CLK
    SLICE_X7Y55          FDRE                                         r  mux_driv/sig_control_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  mux_driv/sig_control_reg[9]/Q
                         net (fo=1, routed)           1.124     6.715    mux_driv/sig_control[9]
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.299     7.014 r  mux_driv/output10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.014    mux_driv/output10_carry_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.390 r  mux_driv/output10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.390    mux_driv/output10_carry_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.619 r  mux_driv/output10_carry__0/CO[2]
                         net (fo=169, routed)         2.449    10.068    mux_driv/output10_carry__0_n_1
    SLICE_X11Y66         FDRE                                         r  mux_driv/output7_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.431    14.802    mux_driv/CLK
    SLICE_X11Y66         FDRE                                         r  mux_driv/output7_reg[17]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X11Y66         FDRE (Setup_fdre_C_CE)      -0.391    14.635    mux_driv/output7_reg[17]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 mux_driv/sig_control_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/output7_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 1.323ns (27.024%)  route 3.573ns (72.976%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.621     5.172    mux_driv/CLK
    SLICE_X7Y55          FDRE                                         r  mux_driv/sig_control_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  mux_driv/sig_control_reg[9]/Q
                         net (fo=1, routed)           1.124     6.715    mux_driv/sig_control[9]
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.299     7.014 r  mux_driv/output10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.014    mux_driv/output10_carry_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.390 r  mux_driv/output10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.390    mux_driv/output10_carry_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.619 r  mux_driv/output10_carry__0/CO[2]
                         net (fo=169, routed)         2.449    10.068    mux_driv/output10_carry__0_n_1
    SLICE_X11Y66         FDRE                                         r  mux_driv/output7_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.431    14.802    mux_driv/CLK
    SLICE_X11Y66         FDRE                                         r  mux_driv/output7_reg[20]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X11Y66         FDRE (Setup_fdre_C_CE)      -0.391    14.635    mux_driv/output7_reg[20]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 mux_driv/sig_control_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/output7_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.323ns (26.927%)  route 3.590ns (73.073%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.621     5.172    mux_driv/CLK
    SLICE_X7Y55          FDRE                                         r  mux_driv/sig_control_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  mux_driv/sig_control_reg[9]/Q
                         net (fo=1, routed)           1.124     6.715    mux_driv/sig_control[9]
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.299     7.014 r  mux_driv/output10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.014    mux_driv/output10_carry_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.390 r  mux_driv/output10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.390    mux_driv/output10_carry_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.619 r  mux_driv/output10_carry__0/CO[2]
                         net (fo=169, routed)         2.467    10.086    mux_driv/output10_carry__0_n_1
    SLICE_X12Y67         FDRE                                         r  mux_driv/output7_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.429    14.800    mux_driv/CLK
    SLICE_X12Y67         FDRE                                         r  mux_driv/output7_reg[16]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y67         FDRE (Setup_fdre_C_CE)      -0.355    14.669    mux_driv/output7_reg[16]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 mux_driv/sig_control_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/output8_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.323ns (26.927%)  route 3.590ns (73.073%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.621     5.172    mux_driv/CLK
    SLICE_X7Y55          FDRE                                         r  mux_driv/sig_control_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  mux_driv/sig_control_reg[9]/Q
                         net (fo=1, routed)           1.124     6.715    mux_driv/sig_control[9]
    SLICE_X6Y55          LUT6 (Prop_lut6_I0_O)        0.299     7.014 r  mux_driv/output10_carry_i_1/O
                         net (fo=1, routed)           0.000     7.014    mux_driv/output10_carry_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.390 r  mux_driv/output10_carry/CO[3]
                         net (fo=1, routed)           0.000     7.390    mux_driv/output10_carry_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.619 r  mux_driv/output10_carry__0/CO[2]
                         net (fo=169, routed)         2.467    10.086    mux_driv/output10_carry__0_n_1
    SLICE_X12Y67         FDRE                                         r  mux_driv/output8_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.429    14.800    mux_driv/CLK
    SLICE_X12Y67         FDRE                                         r  mux_driv/output8_reg[10]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X12Y67         FDRE (Setup_fdre_C_CE)      -0.355    14.669    mux_driv/output8_reg[10]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  4.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 seg_driv/clk_en0/sig_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/clk_en0/sig_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.569     1.482    seg_driv/clk_en0/CLK
    SLICE_X14Y49         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  seg_driv/clk_en0/sig_cnt_reg[22]/Q
                         net (fo=2, routed)           0.127     1.773    seg_driv/clk_en0/sig_cnt_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  seg_driv/clk_en0/sig_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    seg_driv/clk_en0/sig_cnt_reg[20]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.983 r  seg_driv/clk_en0/sig_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.983    seg_driv/clk_en0/sig_cnt_reg[24]_i_1_n_7
    SLICE_X14Y50         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.833     1.991    seg_driv/clk_en0/CLK
    SLICE_X14Y50         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[24]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    seg_driv/clk_en0/sig_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 seg_driv/clk_en0/sig_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/clk_en0/sig_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.569     1.482    seg_driv/clk_en0/CLK
    SLICE_X14Y49         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  seg_driv/clk_en0/sig_cnt_reg[22]/Q
                         net (fo=2, routed)           0.127     1.773    seg_driv/clk_en0/sig_cnt_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  seg_driv/clk_en0/sig_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    seg_driv/clk_en0/sig_cnt_reg[20]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.996 r  seg_driv/clk_en0/sig_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.996    seg_driv/clk_en0/sig_cnt_reg[24]_i_1_n_5
    SLICE_X14Y50         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.833     1.991    seg_driv/clk_en0/CLK
    SLICE_X14Y50         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[26]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    seg_driv/clk_en0/sig_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 seg_driv/clk_en0/sig_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/clk_en0/sig_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.569     1.482    seg_driv/clk_en0/CLK
    SLICE_X14Y49         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  seg_driv/clk_en0/sig_cnt_reg[22]/Q
                         net (fo=2, routed)           0.127     1.773    seg_driv/clk_en0/sig_cnt_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  seg_driv/clk_en0/sig_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    seg_driv/clk_en0/sig_cnt_reg[20]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.019 r  seg_driv/clk_en0/sig_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.019    seg_driv/clk_en0/sig_cnt_reg[24]_i_1_n_6
    SLICE_X14Y50         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.833     1.991    seg_driv/clk_en0/CLK
    SLICE_X14Y50         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[25]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    seg_driv/clk_en0/sig_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 seg_driv/clk_en0/sig_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/clk_en0/sig_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.569     1.482    seg_driv/clk_en0/CLK
    SLICE_X14Y49         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  seg_driv/clk_en0/sig_cnt_reg[22]/Q
                         net (fo=2, routed)           0.127     1.773    seg_driv/clk_en0/sig_cnt_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  seg_driv/clk_en0/sig_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    seg_driv/clk_en0/sig_cnt_reg[20]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.021 r  seg_driv/clk_en0/sig_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.021    seg_driv/clk_en0/sig_cnt_reg[24]_i_1_n_4
    SLICE_X14Y50         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.833     1.991    seg_driv/clk_en0/CLK
    SLICE_X14Y50         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[27]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    seg_driv/clk_en0/sig_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 seg_driv/clk_en0/sig_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/clk_en0/sig_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.569     1.482    seg_driv/clk_en0/CLK
    SLICE_X14Y49         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  seg_driv/clk_en0/sig_cnt_reg[22]/Q
                         net (fo=2, routed)           0.127     1.773    seg_driv/clk_en0/sig_cnt_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  seg_driv/clk_en0/sig_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    seg_driv/clk_en0/sig_cnt_reg[20]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.970 r  seg_driv/clk_en0/sig_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    seg_driv/clk_en0/sig_cnt_reg[24]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.023 r  seg_driv/clk_en0/sig_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.023    seg_driv/clk_en0/sig_cnt_reg[28]_i_1_n_7
    SLICE_X14Y51         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.833     1.991    seg_driv/clk_en0/CLK
    SLICE_X14Y51         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[28]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.134     1.880    seg_driv/clk_en0/sig_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mux_driv/output3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/sig_4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.586     1.499    mux_driv/CLK
    SLICE_X7Y62          FDRE                                         r  mux_driv/output3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  mux_driv/output3_reg[16]/Q
                         net (fo=7, routed)           0.080     1.721    mux_driv/out_3[16]
    SLICE_X7Y62          FDRE                                         r  mux_driv/sig_4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.856     2.014    mux_driv/CLK
    SLICE_X7Y62          FDRE                                         r  mux_driv/sig_4_reg[16]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.075     1.574    mux_driv/sig_4_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 seg_driv/clk_en0/sig_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/clk_en0/ce_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.487%)  route 0.295ns (58.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.569     1.482    seg_driv/clk_en0/CLK
    SLICE_X14Y48         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  seg_driv/clk_en0/sig_cnt_reg[19]/Q
                         net (fo=2, routed)           0.295     1.941    seg_driv/clk_en0/sig_cnt_reg[19]
    SLICE_X15Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.986 r  seg_driv/clk_en0/ce_i_1/O
                         net (fo=2, routed)           0.000     1.986    seg_driv/clk_en0/ce_i_1_n_0
    SLICE_X15Y50         FDRE                                         r  seg_driv/clk_en0/ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.833     1.991    seg_driv/clk_en0/CLK
    SLICE_X15Y50         FDRE                                         r  seg_driv/clk_en0/ce_reg/C
                         clock pessimism             -0.245     1.746    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.091     1.837    seg_driv/clk_en0/ce_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 seg_driv/clk_en0/sig_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/clk_en0/sig_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.569     1.482    seg_driv/clk_en0/CLK
    SLICE_X14Y49         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  seg_driv/clk_en0/sig_cnt_reg[22]/Q
                         net (fo=2, routed)           0.127     1.773    seg_driv/clk_en0/sig_cnt_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  seg_driv/clk_en0/sig_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    seg_driv/clk_en0/sig_cnt_reg[20]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.970 r  seg_driv/clk_en0/sig_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    seg_driv/clk_en0/sig_cnt_reg[24]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.036 r  seg_driv/clk_en0/sig_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    seg_driv/clk_en0/sig_cnt_reg[28]_i_1_n_5
    SLICE_X14Y51         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.833     1.991    seg_driv/clk_en0/CLK
    SLICE_X14Y51         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[30]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.134     1.880    seg_driv/clk_en0/sig_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 seg_driv/clk_en0/sig_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_driv/clk_en0/sig_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.569     1.482    seg_driv/clk_en0/CLK
    SLICE_X14Y49         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  seg_driv/clk_en0/sig_cnt_reg[22]/Q
                         net (fo=2, routed)           0.127     1.773    seg_driv/clk_en0/sig_cnt_reg[22]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  seg_driv/clk_en0/sig_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    seg_driv/clk_en0/sig_cnt_reg[20]_i_1_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.970 r  seg_driv/clk_en0/sig_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    seg_driv/clk_en0/sig_cnt_reg[24]_i_1_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.059 r  seg_driv/clk_en0/sig_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.059    seg_driv/clk_en0/sig_cnt_reg[28]_i_1_n_6
    SLICE_X14Y51         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.833     1.991    seg_driv/clk_en0/CLK
    SLICE_X14Y51         FDRE                                         r  seg_driv/clk_en0/sig_cnt_reg[29]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.134     1.880    seg_driv/clk_en0/sig_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mux_driv/sig_6_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_driv/output7_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.271%)  route 0.145ns (50.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.558     1.471    mux_driv/CLK
    SLICE_X9Y65          FDRE                                         r  mux_driv/sig_6_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  mux_driv/sig_6_reg[19]/Q
                         net (fo=8, routed)           0.145     1.758    mux_driv/out_6[19]
    SLICE_X11Y65         FDRE                                         r  mux_driv/output7_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.826     1.984    mux_driv/CLK
    SLICE_X11Y65         FDRE                                         r  mux_driv/output7_reg[19]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X11Y65         FDRE (Hold_fdre_C_D)         0.070     1.575    mux_driv/output7_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y33    clk_div/sig_cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y33    clk_div/sig_cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y33    clk_div/sig_cnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y30    clk_div/sig_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y33    clk_div/sig_cnt_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y34    clk_div/sig_cnt_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y34    clk_div/sig_cnt_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y34    clk_div/sig_cnt_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y34    clk_div/sig_cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     deb/one_cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     deb/one_cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     deb/one_cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     deb/one_cnt_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45     deb/one_cnt_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45     deb/one_cnt_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45     deb/one_cnt_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45     deb/one_cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44     deb/output_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     deb/zero_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y30    clk_div/sig_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     deb/one_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     deb/one_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     deb/one_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44     deb/one_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45     deb/one_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45     deb/one_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     deb/one_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45     deb/one_cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y45     deb/one_cnt_reg[31]/C



