 <html> 
  <head>
    <script type="text/javascript" src="file:///C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="synthesis-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">I2C_syn (synthesis)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///E:\Verilog_1st_year\I2C\synthesis\syntmp\I2C_multi_srs_gen_srr.htm#compilerReport10" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<ul rel="open" >
<ul rel="open" >
<li><a href="file:///E:\Verilog_1st_year\I2C\synthesis\I2C_cck_rpt.htm#clockRelationships11" target="srrFrame" title="">Clock Relationships</a>  </li></ul>
<li><a href="file:///E:\Verilog_1st_year\I2C\synthesis\I2C_dsp_rpt.txt" target="srrFrame" title="">DSP Report (13:01 09-Nov)</a>  </li>
<li><a href="file:///E:\Verilog_1st_year\I2C\synthesis\I2C_ram_rpt.txt" target="srrFrame" title="">RAM Report (13:01 09-Nov)</a>  </li>
<li><a href="file:///E:\Verilog_1st_year\I2C\synthesis\I2C_fanout_rpt.txt" target="srrFrame" title="">Fanout Report (13:01 09-Nov)</a>  </li></ul>
<li><a href="file:///E:\Verilog_1st_year\I2C\synthesis\I2C_cck.rpt" target="srrFrame" title="">Constraint Checker Report (13:01 09-Nov)</a>  
<ul  >
<li><a href="file:///E:\Verilog_1st_year\I2C\synthesis\I2C_cck_rpt.htm#UnconstrainedStartEndPointsCCK12" target="srrFrame" title="">Unconstrained Start/End Points</a>  </li>
<li><a href="file:///E:\Verilog_1st_year\I2C\synthesis\I2C_cck_rpt.htm#InapplicableconstraintsCCK13" target="srrFrame" title="">Inapplicable constraints</a>  </li>
<li><a href="file:///E:\Verilog_1st_year\I2C\synthesis\I2C_cck_rpt.htm#ApplicableConstraintsWithIssuesCCK14" target="srrFrame" title="">Applicable constraints with issues</a>  </li>
<li><a href="file:///E:\Verilog_1st_year\I2C\synthesis\I2C_cck_rpt.htm#ConstraintsWithMatchingWildcardExpressionsCCK15" target="srrFrame" title="">Constraints with matching wildcard expressions</a>  </li>
<li><a href="file:///E:\Verilog_1st_year\I2C\synthesis\I2C_cck_rpt.htm#LibraryReportCCK16" target="srrFrame" title="">Library Report</a>  </li></ul></li>
<li><a href="file:///E:\Verilog_1st_year\I2C\synthesis\rpt_I2C.areasrr" target="srrFrame" title="">Hierarchical Area Report(I2C) (13:01 09-Nov)</a>  </li></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("synthesis-menu")</script>

  </body>
 </html>