
*** Running vivado
    with args -log design_acc_cordic_ip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_acc_cordic_ip_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_acc_cordic_ip_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/ip 
Command: synth_design -top design_acc_cordic_ip_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10136 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 394.285 ; gain = 103.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_acc_cordic_ip_0_1' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_cordic_ip_0_1/synth/design_acc_cordic_ip_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'cordic_ip_v1_0' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/7d02/hdl/cordic_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_ip_v1_0_S00_AXI' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/7d02/hdl/cordic_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/7d02/hdl/cordic_ip_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/7d02/hdl/cordic_ip_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'BWT_transform' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/7d02/hdl/cordic_ip_v1_0_S00_AXI.v:425]
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
	Parameter ilosc_liter bound to: 8 - type: integer 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
	Parameter S7 bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'BWT_step' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/7d02/hdl/cordic_ip_v1_0_S00_AXI.v:547]
	Parameter moved bound to: 1 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_step' (1#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/7d02/hdl/cordic_ip_v1_0_S00_AXI.v:547]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_step' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/7d02/hdl/cordic_ip_v1_0_S00_AXI.v:459]
ERROR: [Synth 8-685] variable 'buffor' should not be used in output port connection [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/7d02/hdl/cordic_ip_v1_0_S00_AXI.v:459]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/7d02/hdl/cordic_ip_v1_0_S00_AXI.v:458]
ERROR: [Synth 8-6156] failed synthesizing module 'BWT_transform' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/7d02/hdl/cordic_ip_v1_0_S00_AXI.v:425]
ERROR: [Synth 8-6156] failed synthesizing module 'cordic_ip_v1_0_S00_AXI' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/7d02/hdl/cordic_ip_v1_0_S00_AXI.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'cordic_ip_v1_0' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/7d02/hdl/cordic_ip_v1_0.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'design_acc_cordic_ip_0_1' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_cordic_ip_0_1/synth/design_acc_cordic_ip_0_1.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 449.945 ; gain = 158.977
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 2 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jun 15 07:07:08 2023...
