{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 10 20:14:18 2018 " "Info: Processing started: Thu May 10 20:14:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lxmc -c lxmc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lxmc -c lxmc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "dmc " "Info: Assuming node \"dmc\" is an undefined clock" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/microprogram/lxmc/lxmc.bdf" { { 368 72 240 384 "dmc" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmc" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "dmc " "Info: No valid register-to-register data paths exist for clock \"dmc\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "dmc MC inst 6.815 ns register " "Info: tco from clock \"dmc\" to destination pin \"MC\" through register \"inst\" is 6.815 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "dmc source 2.289 ns + Longest register " "Info: + Longest clock path from clock \"dmc\" to source register is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns dmc 1 CLK PIN_30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_30; Fanout = 1; CLK Node = 'dmc'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmc } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/microprogram/lxmc/lxmc.bdf" { { 368 72 240 384 "dmc" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.602 ns) 2.289 ns inst 2 REG LCFF_X1_Y8_N1 1 " "Info: 2: + IC(0.773 ns) + CELL(0.602 ns) = 2.289 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 1; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { dmc inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/microprogram/lxmc/lxmc.bdf" { { 336 240 304 416 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 66.23 % ) " "Info: Total cell delay = 1.516 ns ( 66.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.773 ns ( 33.77 % ) " "Info: Total interconnect delay = 0.773 ns ( 33.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { dmc inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { dmc {} dmc~combout {} inst {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.914ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/microprogram/lxmc/lxmc.bdf" { { 336 240 304 416 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.249 ns + Longest register pin " "Info: + Longest register to pin delay is 4.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X1_Y8_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 1; REG Node = 'inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/microprogram/lxmc/lxmc.bdf" { { 336 240 304 416 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.485 ns) 0.839 ns inst7~24 2 COMB LCCOMB_X1_Y8_N26 1 " "Info: 2: + IC(0.354 ns) + CELL(0.485 ns) = 0.839 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'inst7~24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { inst inst7~24 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/microprogram/lxmc/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(2.890 ns) 4.249 ns MC 3 PIN PIN_31 0 " "Info: 3: + IC(0.520 ns) + CELL(2.890 ns) = 4.249 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'MC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { inst7~24 MC } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/microprogram/lxmc/lxmc.bdf" { { 280 624 800 296 "MC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 79.43 % ) " "Info: Total cell delay = 3.375 ns ( 79.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.874 ns ( 20.57 % ) " "Info: Total interconnect delay = 0.874 ns ( 20.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.249 ns" { inst inst7~24 MC } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.249 ns" { inst {} inst7~24 {} MC {} } { 0.000ns 0.354ns 0.520ns } { 0.000ns 0.485ns 2.890ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { dmc inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { dmc {} dmc~combout {} inst {} } { 0.000ns 0.000ns 0.773ns } { 0.000ns 0.914ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.249 ns" { inst inst7~24 MC } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.249 ns" { inst {} inst7~24 {} MC {} } { 0.000ns 0.354ns 0.520ns } { 0.000ns 0.485ns 2.890ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "k1 MC 11.176 ns Longest " "Info: Longest tpd from source pin \"k1\" to destination pin \"MC\" is 11.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns k1 1 PIN PIN_141 2 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_141; Fanout = 2; PIN Node = 'k1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { k1 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/microprogram/lxmc/lxmc.bdf" { { 432 72 240 448 "k1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.694 ns) + CELL(0.178 ns) 7.766 ns inst7~24 2 COMB LCCOMB_X1_Y8_N26 1 " "Info: 2: + IC(6.694 ns) + CELL(0.178 ns) = 7.766 ns; Loc. = LCCOMB_X1_Y8_N26; Fanout = 1; COMB Node = 'inst7~24'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.872 ns" { k1 inst7~24 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/microprogram/lxmc/lxmc.bdf" { { 264 544 608 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(2.890 ns) 11.176 ns MC 3 PIN PIN_31 0 " "Info: 3: + IC(0.520 ns) + CELL(2.890 ns) = 11.176 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'MC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.410 ns" { inst7~24 MC } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/microprogram/lxmc/lxmc.bdf" { { 280 624 800 296 "MC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.962 ns ( 35.45 % ) " "Info: Total cell delay = 3.962 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.214 ns ( 64.55 % ) " "Info: Total interconnect delay = 7.214 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.176 ns" { k1 inst7~24 MC } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.176 ns" { k1 {} k1~combout {} inst7~24 {} MC {} } { 0.000ns 0.000ns 6.694ns 0.520ns } { 0.000ns 0.894ns 0.178ns 2.890ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 10 20:14:18 2018 " "Info: Processing ended: Thu May 10 20:14:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
