
---------- Begin Simulation Statistics ----------
host_inst_rate                                 305844                       # Simulator instruction rate (inst/s)
host_mem_usage                                 307248                       # Number of bytes of host memory used
host_seconds                                    65.39                       # Real time elapsed on the host
host_tick_rate                              520263412                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.034022                       # Number of seconds simulated
sim_ticks                                 34022078500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5512601                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35313.362543                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30643.058433                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5066174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15764838500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.080983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               446427                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            119606                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10014795000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326821                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62732.128626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61554.014571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1257038                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13624163695                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147319                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              217180                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            78551                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8533171486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094036                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         138629                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs        11000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 48104.586250                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.726549                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15200                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        11000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    731189711                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6986819                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44286.757365                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39849.535903                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6323212                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29389002195                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.094980                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                663607                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             198157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18547966486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066618                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996499                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001772                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.414783                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -1.814861                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6986819                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44286.757365                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39849.535903                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6323212                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29389002195                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.094980                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               663607                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            198157                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18547966486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066618                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384475                       # number of replacements
system.cpu.dcache.sampled_refs                 385499                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.517701                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6448068                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501869610000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145161                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13288852                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14367.678907                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11403.148749                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13247294                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      597092000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41558                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1160                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    460653000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40397                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 327.919550                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13288852                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14367.678907                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11403.148749                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13247294                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       597092000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003127                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41558                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1160                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    460653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40397                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435684                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.070057                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13288852                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14367.678907                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11403.148749                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13247294                       # number of overall hits
system.cpu.icache.overall_miss_latency      597092000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003127                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41558                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1160                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    460653000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40397                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40167                       # number of replacements
system.cpu.icache.sampled_refs                  40398                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.070057                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13247294                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 81422.781067                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1991194111                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 24455                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63743                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59818.284116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 44162.168245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1536                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3721116000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.975903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      62207                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2747196000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.975903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 62207                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362154                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       60369.635193                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  44577.052604                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         240994                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7314385000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.334554                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       121160                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5400554500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.334529                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  121151                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81803                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59930.956077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 44232.815422                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4902532000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81803                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3618377000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81803                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145161                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145161                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.199839                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425897                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        60182.590106                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   44436.296753                       # average overall mshr miss latency
system.l2.demand_hits                          242530                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11035501000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.430543                       # miss rate for demand accesses
system.l2.demand_misses                        183367                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8147750500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.430522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   183358                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.376123                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.276363                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6162.392762                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4527.931885                       # Average occupied blocks per context
system.l2.overall_accesses                     425897                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       60182.590106                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  48788.789012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         242530                       # number of overall hits
system.l2.overall_miss_latency            11035501000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.430543                       # miss rate for overall accesses
system.l2.overall_misses                       183367                       # number of overall misses
system.l2.overall_mshr_hits                         8                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       10138944611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.487942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  207813                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.428910                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         10489                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          736                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        25261                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            24455                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           70                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         150258                       # number of replacements
system.l2.sampled_refs                         161130                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10690.324647                       # Cycle average of tags in use
system.l2.total_refs                           354460                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            63935                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44731470                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2474872                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3303613                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       297538                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3298822                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3879419                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         170286                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       322669                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17190181                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.619015                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.514493                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12920087     75.16%     75.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2111313     12.28%     87.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       808102      4.70%     92.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       423902      2.47%     94.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       251595      1.46%     96.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       141908      0.83%     96.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       129743      0.75%     97.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        80862      0.47%     98.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       322669      1.88%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17190181                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       297336                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13340524                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.331268                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.331268                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4608625                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       399630                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28337996                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7261868                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5222848                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2001466                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          641                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        96839                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4738174                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4576808                       # DTB hits
system.switch_cpus_1.dtb.data_misses           161366                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3834241                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3677464                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           156777                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        903933                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            899344                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4589                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3879419                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3236248                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8797404                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        79167                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29814863                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        543813                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.166408                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3236248                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2645158                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.278912                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19191647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.553533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.760628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13630556     71.02%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         482264      2.51%     73.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         295275      1.54%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         468678      2.44%     77.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1353582      7.05%     84.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         256778      1.34%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         253427      1.32%     87.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         491461      2.56%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1959626     10.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19191647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4121039                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2068662                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1538374                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.661595                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4739150                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           903933                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12833942                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14773592                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.736821                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9456313                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.633715                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14999018                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       345313                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2812339                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5759620                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       422961                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1822349                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24726889                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3835217                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       415661                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15423546                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       126839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5361                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2001466                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       164543                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       272078                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       107935                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          311                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        19299                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3400383                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1061015                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19299                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        62239                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       283074                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.428951                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.428951                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10377860     65.52%     65.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        45657      0.29%     65.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229162      1.45%     67.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7195      0.05%     67.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       202075      1.28%     68.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19524      0.12%     68.70% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64712      0.41%     69.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3970623     25.07%     94.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       922400      5.82%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15839208                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       145723                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009200                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23123     15.87%     15.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           84      0.06%     15.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            6      0.00%     15.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            4      0.00%     15.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74265     50.96%     66.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     66.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        42470     29.14%     96.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5771      3.96%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19191647                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.825318                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.360409                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12070732     62.90%     62.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2947923     15.36%     78.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1711332      8.92%     87.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1141551      5.95%     93.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       788573      4.11%     97.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       327771      1.71%     98.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       180241      0.94%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        18817      0.10%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         4707      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19191647                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.679424                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23188515                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15839208                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12905937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        29742                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11402678                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3236313                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3236248                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              65                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2465705                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       834811                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5759620                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1822349                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23312686                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3833028                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       327071                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7580539                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       408913                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        16205                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35208007                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27371121                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20301452                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5000883                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2001466                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       775730                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12296845                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1916213                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 95233                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
