==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.4
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc6slx150tfgg484-3'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file '../PJ/synth/wb_slave.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@W [SYNCHK-77] Found opaque type argument 'name' of top function 'WBSlave::WBSlave'. Possible causes are: (1) the argument is passed by reference; (2) the argument is never used in the function; (3) the argument is of templated class type. 
@I [XFORM-603] Inlining function 'WBSlave::receive' into 'WBSlave::processBus' (../PJ/synth/wb_slave.cpp:247).
@I [XFORM-603] Inlining function 'WBSlave::send' into 'WBSlave::processBus' (../PJ/synth/wb_slave.cpp:249).
@I [XFORM-603] Inlining function 'WBSlave::gen_select_mask' into 'WBSlave::processBus' (../PJ/synth/wb_slave.cpp:342->../PJ/synth/wb_slave.cpp:247).
@I [XFORM-603] Inlining function 'WBSlave::gen_select_mask' into 'WBSlave::processBus' (../PJ/synth/wb_slave.cpp:351->../PJ/synth/wb_slave.cpp:247).
@I [XFORM-603] Inlining function 'WBSlave::gen_select_mask' into 'WBSlave::processBus' (../PJ/synth/wb_slave.cpp:365->../PJ/synth/wb_slave.cpp:249).
@I [XFORM-603] Inlining function 'WBSlave::gen_select_mask' into 'WBSlave::processBus' (../PJ/synth/wb_slave.cpp:374->../PJ/synth/wb_slave.cpp:249).
@I [HLS-10] Checking synthesizability ...
@W [XFORM-503] Cannot unroll loop 'Loop-1.2' (../PJ/synth/wb_slave.cpp:344) in function 'WBSlave::processBus': cannot completely unroll a loop with a variable trip count.
@W [XFORM-503] Cannot unroll loop 'Loop-1.4' (../PJ/synth/wb_slave.cpp:353) in function 'WBSlave::processBus': cannot completely unroll a loop with a variable trip count.
@W [XFORM-503] Cannot unroll loop 'Loop-1.6' (../PJ/synth/wb_slave.cpp:367) in function 'WBSlave::processBus': cannot completely unroll a loop with a variable trip count.
@W [XFORM-503] Cannot unroll loop 'Loop-1.8' (../PJ/synth/wb_slave.cpp:376) in function 'WBSlave::processBus': cannot completely unroll a loop with a variable trip count.
@W [XFORM-561] Updating loop upper bound from 256 to 255 for loop 'Loop-0-2-0' in function 'WBSlave::processSlave'.
@W [XFORM-561] 'Loop-1' (../PJ/synth/wb_slave.cpp:243:41) in function 'WBSlave::processBus' is an infinite loop.
@W [XFORM-561] 'Loop-1' (../PJ/synth/wb_slave.cpp:271:7) in function 'WBSlave::processSlave' is an infinite loop.
@W [XFORM-561] 'Loop-1' (../PJ/synth/wb_slave.cpp:189:3) in function 'WBSlave::getLog' is an infinite loop.
@W [XFORM-562] Loop 'Loop-1.1' (../PJ/synth/wb_slave.cpp:190) in function 'WBSlave::getLog' has unknown bound because it has multiple exiting blocks.
@I [HLS-111] Elapsed time: 11.61 seconds; current memory usage: 103 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [SCA-201] Elaborating SystemC module 'WBSlave'.
@I [SCA-201] Performing SystemC synthesis linting.
@I [SCA-201] Analyzing ports and processes.
@I [SCA-201] Found the clock port of process 'WBSlave::processBus': 'clk'.
@I [SCA-201] Found the reset port of process 'WBSlave::processBus': 'reset'.
@I [SCA-201] Found the clock port of process 'WBSlave::processSlave': 'clk'.
@I [SCA-201] Found the reset port of process 'WBSlave::processSlave': 'reset'.
@I [SCA-201] Found the clock port of process 'WBSlave::getLog': 'clk'.
@I [SCA-201] Found the reset port of process 'WBSlave::getLog': 'reset'.
@W [SCA-202] The reset block of process 'WBSlave::processBus' contains IO read operations (wire read on port 'WBSlave_DELAY_ADDR_V' (../PJ/synth/wb_slave.cpp:238)), which is not recommended.
@W [SCA-202] Non-channel variable 'WBSlave_log_in' of module 'WBSlave' is used for inter-process communications which may result in nondeterministic simulation behavior. Please consider changing it to an sc_signal.
@W [SCA-202] Non-channel variable 'WBSlave_log_out' of module 'WBSlave' is used for inter-process communications which may result in nondeterministic simulation behavior. Please consider changing it to an sc_signal.
@W [SCA-202] Non-channel variable 'WBSlave_log_start_V' of module 'WBSlave' is used for inter-process communications which may result in nondeterministic simulation behavior. Please consider changing it to an sc_signal.
@W [SCA-202] Found 2 SC_CTHREAD writers to variable 'WBSlave_log_start_V', there should have handshakings among the writers.
             Process writer(1): 'WBSlave_processSlave' (SC_CTHREAD)
             Process writer(2): 'WBSlave_getLog' (SC_CTHREAD)
@W [SCA-202] Non-channel variable 'WBSlave_log_done_V' of module 'WBSlave' is used for inter-process communications which may result in nondeterministic simulation behavior. Please consider changing it to an sc_signal.
@W [SCA-202] Signal 'WBSlave_CTRL_ADDR_V' has no reset.
@W [SCA-202] Signal 'WBSlave_STAT_ADDR_V' has no reset.
@W [SCA-202] Signal 'WBSlave_log_in' has no reset.
@W [SCA-202] Signal 'WBSlave_log_out' has no reset.
@W [SCA-202] Signal 'WBSlave_REG1_ADDR_V' has no reset.
@W [SCA-202] Signal 'WBSlave_DELAY_ADDR_V' has no reset.
@I [HLS-10] Synthesizing SystemC module [ WBSlave ]
@I [HLS-10] Found SystemC process: 'WBSlave_getLog' 
@I [HLS-10] Synthesizing 'WBSlave_getLog' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'WBSlave_getLog' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.23 seconds; current memory usage: 104 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'WBSlave_getLog' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.36 seconds; current memory usage: 105 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'WBSlave_getLog' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Setting dangling out port 'WBSlave_getLog/WBSlave_log_start_V_o' to 0.
@W [RTGEN-101] Setting dangling out port 'WBSlave_getLog/WBSlave_log_start_V_o_ap_vld' to 0.
@I [RTGEN-100] Generating core module 'WBSlave_dcmp_64ns_64ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'WBSlave_faddfsub_32ns_32ns_32_4_no_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'WBSlave_fcmp_32ns_32ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'WBSlave_fdiv_32ns_32ns_32_10': 1 instance(s).
@I [RTGEN-100] Generating core module 'WBSlave_fmul_32ns_32ns_32_7_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'WBSlave_fpext_32ns_64_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'WBSlave_uitofp_5ns_32_4': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'WBSlave_getLog'.
@I [HLS-111] Elapsed time: 0.46 seconds; current memory usage: 106 MB.
@I [HLS-10] Found SystemC process: 'WBSlave_processBus' 
@I [HLS-10] Synthesizing 'WBSlave_processBus' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'WBSlave_processBus' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.9 seconds; current memory usage: 109 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'WBSlave_processBus' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.39 seconds; current memory usage: 110 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'WBSlave_processBus' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'WBSlave_processBus'.
@I [HLS-111] Elapsed time: 0.48 seconds; current memory usage: 111 MB.
@I [HLS-10] Found SystemC process: 'WBSlave_processSlave' 
@I [HLS-10] Synthesizing 'WBSlave_processSlave' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'WBSlave_processSlave' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.92 seconds; current memory usage: 115 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'WBSlave_processSlave' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 116 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'WBSlave_processSlave' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'WBSlave_faddfsub_32ns_32ns_32_4_no_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'WBSlave_fcmp_32ns_32ns_1_3': 2 instance(s).
@I [RTGEN-100] Generating core module 'WBSlave_fdiv_32ns_32ns_32_10': 1 instance(s).
@I [RTGEN-100] Generating core module 'WBSlave_fmul_32ns_32ns_32_7_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'WBSlave_fsub_32ns_32ns_32_4_no_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'WBSlave_uitofp_32ns_32_4': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'WBSlave_processSlave'.
@I [HLS-111] Elapsed time: 0.21 seconds; current memory usage: 117 MB.
@I [HLS-10] Synthesizing 'WBSlave' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'WBSlave' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.33 seconds; current memory usage: 120 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'WBSlave' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 120 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'WBSlave' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'WBSlave/clk' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'WBSlave/reset' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'WBSlave/adr_i' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'WBSlave/dat_i' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'WBSlave/we_i' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'WBSlave/stb_i' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'WBSlave/cyc_i' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'WBSlave/sel_i' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'WBSlave/dat_o' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'WBSlave/ack_o' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'WBSlave/int_o' to 'ap_vld'.
@I [RTGEN-100] Finished creating RTL model for 'WBSlave'.
@I [HLS-111] Elapsed time: 0.18 seconds; current memory usage: 121 MB.
@I [RTMG-279] Implementing memory 'WBSlave_getLog_inputLUT_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'WBSlave_getLog_logLUT_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'WBSlave_getLog_gradientLUT_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'WBSlave_getLog_offsetLUT_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'WBSlave_processSlave_prob_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'WBSlave_WBSlave_regs_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'WBSlave_WBSlave_PBuffer_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'WBSlave'.
@I [WVHDL-304] Generating RTL VHDL for 'WBSlave'.
@I [WVLOG-307] Generating RTL Verilog for 'WBSlave'.
@I [HLS-112] Total elapsed time: 76.791 seconds; peak memory usage: 121 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
