============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:56:51 pm
  Module:                 es_ordered_bs_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk_int1)              launch                                    0 R 
TOP
  genblk1[1].genblk1.genblk1.sng
    sng_multi
      ctr
        countval_reg[1]/CLK                               0             0 R 
        countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
        drc_bufs112/A                                          +0     115   
        drc_bufs112/Y         BUFX2             5 11.9   15   +43     158 F 
      ctr/countval[1] 
      g489/A                                                   +0     158   
      g489/Y                  INVX1             6 14.2   38   +42     199 R 
      g480/B                                                   +0     199   
      g480/Y                  NAND2X1           1  1.5   18   +20     219 F 
      drc_bufs/A                                               +0     219   
      drc_bufs/Y              BUFX2             1  2.7    4   +35     254 F 
      g468/B                                                   +0     254   
      g468/Y                  AOI22X1           1  1.5   44   +35     290 R 
      drc_bufs494/A                                            +0     290   
      drc_bufs494/Y           BUFX2             1  1.6    9   +35     324 R 
      g467/A                                                   +0     324   
      g467/Y                  INVX1             1  1.9   11   +15     339 F 
      g461/C                                                   +0     339   
      g461/Y                  OAI21X1           2  5.3   56   +28     368 R 
    sng_multi/sn_out[3] 
    g68/B                                                      +0     368   
    g68/Y                     OR2X1             2  5.6   35   +62     430 R 
    g67/A                                                      +0     430   
    g67/Y                     AOI22X1           1  1.5   34   +36     466 F 
    drc_bufs/A                                                 +0     466   
    drc_bufs/Y                BUFX2             1  1.9    6   +37     503 F 
    g65/B                                                      +0     503   
    g65/Y                     NAND2X1           1  1.5   32    +9     512 R 
    drc_bufs69/A                                               +0     512   
    drc_bufs69/Y              BUFX2             1  2.3    9   +35     547 R 
  genblk1[1].genblk1.genblk1.sng/sn_out 
  g28/A                                                        +0     547   
  g28/Y                       AND2X1           13 52.8  276  +188     735 R 
  stoch2bin/en 
    g264/S                                                     +0     735   
    g264/Y                    MUX2X1            1  1.5   28   +75     810 F 
    g263/A                                                     +0     810   
    g263/Y                    INVX1             1  2.0    0    +7     817 R 
    countval_reg[1]/D         DFFSR                            +0     817   
    countval_reg[1]/CLK       setup                       0   +70     888 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4062ps 
Start-point  : TOP/genblk1[1].genblk1.genblk1.sng/sng_multi/ctr/countval_reg[1]/CLK
End-point    : TOP/stoch2bin/countval_reg[1]/D
