// SPDX-License-Identifier: GPL-2.0-only

#include <asm/kvm.h>
#include <errno.h>
#include <linux/kvm.h>
#include <stdint.h>
#include <sys/ioctl.h>

#include "kvm_util.h"
#include "test_util.h"
#include "tdx/td_boot.h"
#include "processor.h"

uint64_t tdx_s_bit;

/*
 * TDX ioctls
 */

static char *tdx_cmd_str[] = {
	"KVM_TDX_CAPABILITIES",
	"KVM_TDX_INIT_VM",
	"KVM_TDX_INIT_VCPU",
	"KVM_TDX_INIT_MEM_REGION",
	"KVM_TDX_FINALIZE_VM"
};
#define TDX_MAX_CMD_STR (ARRAY_SIZE(tdx_cmd_str))

static void tdx_ioctl(int fd, int ioctl_no, uint32_t flags, void *data)
{
	struct kvm_tdx_cmd tdx_cmd;
	int r;

	TEST_ASSERT(ioctl_no < TDX_MAX_CMD_STR, "Unknown TDX CMD : %d\n",
		    ioctl_no);

	memset(&tdx_cmd, 0x0, sizeof(tdx_cmd));
	tdx_cmd.id = ioctl_no;
	tdx_cmd.flags = flags;
	tdx_cmd.data = (uint64_t)data;

	r = ioctl(fd, KVM_MEMORY_ENCRYPT_OP, &tdx_cmd);
	TEST_ASSERT(r == 0, "%s failed: %d  %d", tdx_cmd_str[ioctl_no], r,
		    errno);
}

static struct kvm_cpuid_entry2 *tdx_find_cpuid_config(struct kvm_tdx_capabilities *cap,
							  uint32_t leaf, uint32_t sub_leaf)
{
	struct kvm_cpuid_entry2 *config;
	uint32_t i;

	for (i = 0; i < cap->cpuid.nent; i++) {
		config = &cap->cpuid.entries[i];

		if (config->function == leaf && config->index == sub_leaf) {
			return config;
		}
	}

	return NULL;
}

#define XFEATURE_MASK_CET (XFEATURE_MASK_CET_USER | XFEATURE_MASK_CET_KERNEL)

static void tdx_apply_cpuid_restrictions(struct kvm_cpuid2 *cpuid_data)
{
	for (int i = 0; i < cpuid_data->nent; i++) {
		struct kvm_cpuid_entry2 *e = &cpuid_data->entries[i];

		if (e->function == 0xd && e->index == 0) {
			/*
			 * TDX module requires both XTILE_{CFG, DATA} to be set.
			 * Both bits are required for AMX to be functional.
			 */
			if ((e->eax & XFEATURE_MASK_XTILE) !=
			    XFEATURE_MASK_XTILE) {
				e->eax &= ~XFEATURE_MASK_XTILE;
			}
		}
		if (e->function == 0xd && e->index == 1) {
			/*
			 * TDX doesn't support LBR yet.
			 * Disable bits from the XCR0 register.
			 */
			e->ecx &= ~XFEATURE_MASK_LBR;
			/*
			 * TDX modules requires both CET_{U, S} to be set even
			 * if only one is supported.
			 */
			if (e->ecx & XFEATURE_MASK_CET)
				e->ecx |= XFEATURE_MASK_CET;
		}
	}
}

#define KVM_MAX_CPUID_ENTRIES 256

#define CPUID_EXT_VMX      (1U << 5)
#define CPUID_EXT_SMX      (1U << 6)
#define CPUID_PSE36   (1U << 17)
#define CPUID_7_0_EBX_TSC_ADJUST        (1U << 1)
#define CPUID_7_0_EBX_SGX               (1U << 2)
#define CPUID_7_0_EBX_INTEL_PT          (1U << 25)
#define CPUID_7_0_ECX_SGX_LC            (1U << 30)
#define CPUID_APM_INVTSC       (1U << 8)
#define CPUID_8000_0008_EBX_WBNOINVD    (1U << 9)
#define CPUID_EXT_PDCM     (1U << 15)

#define TDX_SUPPORTED_KVM_FEATURES  ((1U << KVM_FEATURE_NOP_IO_DELAY) | \
				     (1U << KVM_FEATURE_PV_UNHALT) |	\
				     (1U << KVM_FEATURE_PV_TLB_FLUSH) | \
				     (1U << KVM_FEATURE_PV_SEND_IPI) |	\
				     (1U << KVM_FEATURE_POLL_CONTROL) | \
				     (1U << KVM_FEATURE_PV_SCHED_YIELD) | \
				     (1U << KVM_FEATURE_MSI_EXT_DEST_ID))


void __tdx_mask_cpuid_features(struct kvm_cpuid_entry2 *entry)
{
	switch (entry->function) {
	case 0x1:
		entry->ecx &= ~(CPUID_EXT_VMX | CPUID_EXT_SMX);
		entry->edx &= ~CPUID_PSE36;
		break;
	case 0x7:
		entry->ebx &= ~(CPUID_7_0_EBX_TSC_ADJUST | CPUID_7_0_EBX_SGX);
		entry->ebx &= ~CPUID_7_0_EBX_INTEL_PT;
		entry->ecx &= ~CPUID_7_0_ECX_SGX_LC;
		break;
	case 0x40000001:
		entry->eax &= TDX_SUPPORTED_KVM_FEATURES;
		break;
	case 0x80000007:
		entry->edx |= CPUID_APM_INVTSC;
		break;
	case 0x80000008:
		entry->ebx &= CPUID_8000_0008_EBX_WBNOINVD;
		break;
	default:
		break;
	}
}

static void tdx_mask_cpuid_features(struct kvm_cpuid2 *cpuid_data)
{
	for (int i = 0; i < cpuid_data->nent; i++)
		__tdx_mask_cpuid_features(&cpuid_data->entries[i]);
}

void tdx_filter_cpuid(struct kvm_vm *vm, struct kvm_cpuid2 *cpuid_data)
{
	int i;
	struct kvm_cpuid_entry2 *e;
	struct kvm_tdx_capabilities *tdx_cap;
	struct kvm_cpuid_entry2 *config;

	tdx_cap = tdx_read_capabilities(vm);

	i = 0;
	while (i < cpuid_data->nent) {
		e = cpuid_data->entries + i;
		config = tdx_find_cpuid_config(tdx_cap, e->function, e->index);

		if (!config) {
			int left = cpuid_data->nent - i - 1;

			if (left > 0)
				memmove(cpuid_data->entries + i,
				       cpuid_data->entries + i + 1,
				       sizeof(*cpuid_data->entries) * left);
			cpuid_data->nent--;
			continue;
		}

		e->eax &= config->eax;
		e->ebx &= config->ebx;
		e->ecx &= config->ecx;
		e->edx &= config->edx;

		i++;
	}

	free(tdx_cap);
}

static void __tdx_adjust_cpuid(struct kvm_cpuid_entry2 *entry)
{
	switch (entry->function) {
	case 0x1:
		/* TDX always advertise IA32_PERF_CAPABILITIES */
		entry->ecx |= CPUID_EXT_PDCM;
		break;
	case 0x2:
		/* TDX module hardcodes the values for leaf 0x2 */
		entry->eax = 0x00feff01;
		entry->ebx = entry->ecx = entry->edx = 0;
		break;
	case 0x80000000:
		entry->ebx = entry->ecx = entry->edx = 0;
		break;
	case 0x80000001:
		entry->eax = 0;
	}
}

static void tdx_adjust_cpuid(struct kvm_cpuid2 *cpuid_data)

{
	for (int i = 0; i < cpuid_data->nent; i++)
		__tdx_adjust_cpuid(&cpuid_data->entries[i]);
}

static void tdx_td_init(struct kvm_vm *vm, uint64_t attributes)
{
	struct kvm_tdx_init_vm *init_vm;
	const struct kvm_cpuid2 *tmp;
	struct kvm_cpuid2 *cpuid;

	tmp = kvm_get_supported_cpuid();

	cpuid = allocate_kvm_cpuid2(KVM_MAX_CPUID_ENTRIES);
	memcpy(cpuid, tmp, kvm_cpuid2_size(tmp->nent));
	tdx_mask_cpuid_features(cpuid);

	init_vm = malloc(sizeof(*init_vm) +
			 sizeof(init_vm->cpuid.entries[0]) * cpuid->nent);

	memset(init_vm, 0, sizeof(*init_vm));
	memcpy(&init_vm->cpuid, cpuid, kvm_cpuid2_size(cpuid->nent));
	free(cpuid);

	init_vm->attributes = attributes;

	tdx_apply_cpuid_restrictions(&init_vm->cpuid);
	tdx_filter_cpuid(vm, &init_vm->cpuid);

	tdx_ioctl(vm->fd, KVM_TDX_INIT_VM, 0, init_vm);
}

static void tdx_td_vcpu_init(struct kvm_vcpu *vcpu)
{
	const struct kvm_cpuid2 *tmp = kvm_get_supported_cpuid();
	struct kvm_cpuid2 *cpuid;

	cpuid = allocate_kvm_cpuid2(KVM_MAX_CPUID_ENTRIES);
	memcpy(cpuid, tmp, kvm_cpuid2_size(tmp->nent));
	tdx_mask_cpuid_features(cpuid);
	tdx_adjust_cpuid(cpuid);

	vcpu_init_cpuid(vcpu, cpuid);
	free(cpuid);
	tdx_ioctl(vcpu->fd, KVM_TDX_INIT_VCPU, 0, NULL);
}

static void tdx_init_mem_region(struct kvm_vm *vm, void *source_pages,
				uint64_t gpa, uint64_t size)
{
	struct kvm_tdx_init_mem_region mem_region = {
		.source_addr = (uint64_t)source_pages,
		.gpa = gpa,
		.nr_pages = size / PAGE_SIZE,
	};
	uint32_t metadata = KVM_TDX_MEASURE_MEMORY_REGION;
	struct kvm_vcpu *vcpu;

	vcpu = list_first_entry_or_null(&vm->vcpus, struct kvm_vcpu, list);

	TEST_ASSERT((mem_region.nr_pages > 0) &&
			    ((mem_region.nr_pages * PAGE_SIZE) == size),
		    "Cannot add partial pages to the guest memory.\n");
	TEST_ASSERT(((uint64_t)source_pages & (PAGE_SIZE - 1)) == 0,
		    "Source memory buffer is not page aligned\n");
	tdx_ioctl(vcpu->fd, KVM_TDX_INIT_MEM_REGION, metadata, &mem_region);
}

static void tdx_td_finalizemr(struct kvm_vm *vm)
{
	tdx_ioctl(vm->fd, KVM_TDX_FINALIZE_VM, 0, NULL);
}

/*
 * TD creation/setup/finalization
 */

static void tdx_enable_capabilities(struct kvm_vm *vm)
{
	int rc;

	rc = kvm_check_cap(KVM_CAP_X2APIC_API);
	TEST_ASSERT(rc, "TDX: KVM_CAP_X2APIC_API is not supported!");
	rc = kvm_check_cap(KVM_CAP_SPLIT_IRQCHIP);
	TEST_ASSERT(rc, "TDX: KVM_CAP_SPLIT_IRQCHIP is not supported!");

	vm_enable_cap(vm, KVM_CAP_X2APIC_API,
		      KVM_X2APIC_API_USE_32BIT_IDS |
			      KVM_X2APIC_API_DISABLE_BROADCAST_QUIRK);
	vm_enable_cap(vm, KVM_CAP_SPLIT_IRQCHIP, 24);
	vm_enable_cap(vm, KVM_CAP_MAX_VCPUS, 512);
}

static void tdx_configure_memory_encryption(struct kvm_vm *vm)
{
	/* Configure shared/enCrypted bit for this VM according to TDX spec */
	vm->arch.s_bit = 1ULL << (vm->pa_bits - 1);
	vm->arch.c_bit = 0;
}

static void tdx_apply_cr4_restrictions(struct kvm_sregs *sregs)
{
	/* TDX spec 11.6.2: CR4 bit MCE is fixed to 1 */
	sregs->cr4 |= X86_CR4_MCE;

	/* Set this because UEFI also sets this up, to handle XMM exceptions */
	sregs->cr4 |= X86_CR4_OSXMMEXCPT;

	/* TDX spec 11.6.2: CR4 bit VMXE and SMXE are fixed to 0 */
	sregs->cr4 &= ~(X86_CR4_VMXE | X86_CR4_SMXE);
}

static void load_td_boot_code(struct kvm_vm *vm)
{
	void *boot_code_hva = addr_gpa2hva(vm, FOUR_GIGABYTES_GPA - TD_BOOT_CODE_SIZE);

	TEST_ASSERT(td_boot_code_end - reset_vector == 16,
		"The reset vector must be 16 bytes in size.");
	memcpy(boot_code_hva, td_boot, TD_BOOT_CODE_SIZE);
}

static void load_td_per_vcpu_parameters(struct td_boot_parameters *params,
					struct kvm_sregs *sregs,
					struct kvm_vcpu *vcpu,
					void *guest_code)
{
	/* Store vcpu_index to match what the TDX module would store internally */
	static uint32_t vcpu_index;

	struct td_per_vcpu_parameters *vcpu_params = &params->per_vcpu[vcpu_index];

	TEST_ASSERT(vcpu->initial_stack_addr != 0,
		"initial stack address should not be 0");
	TEST_ASSERT(vcpu->initial_stack_addr <= 0xffffffff,
		"initial stack address must fit in 32 bits");
	TEST_ASSERT((uint64_t)guest_code <= 0xffffffff,
		"guest_code must fit in 32 bits");
	TEST_ASSERT(sregs->cs.selector != 0, "cs.selector should not be 0");

	vcpu_params->esp_gva = (uint32_t)(uint64_t)vcpu->initial_stack_addr;
	vcpu_params->ljmp_target.eip_gva = (uint32_t)(uint64_t)guest_code;
	vcpu_params->ljmp_target.code64_sel = sregs->cs.selector;

	vcpu_index++;
}

static void load_td_common_parameters(struct td_boot_parameters *params,
				struct kvm_sregs *sregs)
{
	/* Set parameters! */
	params->cr0 = sregs->cr0;
	params->cr3 = sregs->cr3;
	params->cr4 = sregs->cr4;
	params->gdtr.limit = sregs->gdt.limit;
	params->gdtr.base = sregs->gdt.base;
	params->idtr.limit = sregs->idt.limit;
	params->idtr.base = sregs->idt.base;

	TEST_ASSERT(params->cr0 != 0, "cr0 should not be 0");
	TEST_ASSERT(params->cr3 != 0, "cr3 should not be 0");
	TEST_ASSERT(params->cr4 != 0, "cr4 should not be 0");
	TEST_ASSERT(params->gdtr.base != 0, "gdt base address should not be 0");
}

static void load_td_boot_parameters(struct td_boot_parameters *params,
				struct kvm_vcpu *vcpu, void *guest_code)
{
	struct kvm_sregs sregs;

	/* Assemble parameters in sregs */
	memset(&sregs, 0, sizeof(struct kvm_sregs));
	vcpu_setup_mode_sregs(vcpu->vm, &sregs);
	tdx_apply_cr4_restrictions(&sregs);

	if (!params->cr0)
		load_td_common_parameters(params, &sregs);

	load_td_per_vcpu_parameters(params, &sregs, vcpu, guest_code);
}

/**
 * Adds a vCPU to a TD (Trusted Domain) with minimum defaults. It will not set
 * up any general purpose registers as they will be initialized by the TDX. In
 * TDX, vCPUs RIP is set to 0xFFFFFFF0. See Intel TDX EAS Section "Initial State
 * of Guest GPRs" for more information on vCPUs initial register values when
 * entering the TD first time.
 *
 * Input Args:
 *   vm - Virtual Machine
 *   vcpuid - The id of the VCPU to add to the VM.
 */
struct kvm_vcpu *td_vcpu_add(struct kvm_vm *vm, uint32_t vcpu_id, void *guest_code)
{
	struct kvm_vcpu *vcpu;

	/*
	 * TD setup will not use the value of rip set in vm_vcpu_add anyway, so
	 * NULL can be used for guest_code.
	 */
	vcpu = vm_vcpu_add(vm, vcpu_id, NULL);

	tdx_td_vcpu_init(vcpu);

	load_td_boot_parameters(addr_gpa2hva(vm, TD_BOOT_PARAMETERS_GPA),
				vcpu, guest_code);

	return vcpu;
}

/**
 * Iterate over set ranges within sparsebit @s. In each iteration,
 * @range_begin and @range_end will take the beginning and end of the set range,
 * which are of type sparsebit_idx_t.
 *
 * For example, if the range [3, 7] (inclusive) is set, within the iteration,
 * @range_begin will take the value 3 and @range_end will take the value 7.
 *
 * Ensure that there is at least one bit set before using this macro with
 * sparsebit_any_set(), because sparsebit_first_set() will abort if none are
 * set.
 */
#define sparsebit_for_each_set_range(s, range_begin, range_end)		\
	for (range_begin = sparsebit_first_set(s),			\
		     range_end = sparsebit_next_clear(s, range_begin) - 1; \
	     range_begin && range_end;					\
	     range_begin = sparsebit_next_set(s, range_end),		\
		     range_end = sparsebit_next_clear(s, range_begin) - 1)
/*
 * sparsebit_next_clear() can return 0 if [x, 2**64-1] are all set, and the -1
 * would then cause an underflow back to 2**64 - 1. This is expected and
 * correct.
 *
 * If the last range in the sparsebit is [x, y] and we try to iterate,
 * sparsebit_next_set() will return 0, and sparsebit_next_clear() will try and
 * find the first range, but that's correct because the condition expression
 * would cause us to quit the loop.
 */

static void load_td_memory_region(struct kvm_vm *vm,
				  struct userspace_mem_region *region)
{
	const struct sparsebit *pages = region->protected_phy_pages;
	const uint64_t hva_base = region->region.userspace_addr;
	const vm_paddr_t gpa_base = region->region.guest_phys_addr;
	const sparsebit_idx_t lowest_page_in_region = gpa_base >>
						      vm->page_shift;

	sparsebit_idx_t i;
	sparsebit_idx_t j;

	if (!sparsebit_any_set(pages))
		return;

	sparsebit_for_each_set_range(pages, i, j) {
		const uint64_t size_to_load = (j - i + 1) * vm->page_size;
		const uint64_t offset =
			(i - lowest_page_in_region) * vm->page_size;
		const uint64_t hva = hva_base + offset;
		const uint64_t gpa = gpa_base + offset;
		void *source_addr;

		/*
		 * KVM_TDX_INIT_MEM_REGION ioctl cannot encrypt memory in place,
		 * hence we have to make a copy if there's only one backing
		 * memory source
		 */
		source_addr = mmap(NULL, size_to_load, PROT_READ | PROT_WRITE,
				   MAP_ANONYMOUS | MAP_PRIVATE, -1, 0);
		TEST_ASSERT(
			source_addr,
			"Could not allocate memory for loading memory region");

		memcpy(source_addr, (void *)hva, size_to_load);

		tdx_init_mem_region(vm, source_addr, gpa, size_to_load);

		munmap(source_addr, size_to_load);
	}
}

static void load_td_private_memory(struct kvm_vm *vm)
{
	int ctr;
	struct userspace_mem_region *region;

	hash_for_each(vm->regions.slot_hash, ctr, region, slot_node) {
		load_td_memory_region(vm, region);
	}
}

struct kvm_vm *td_create(void)
{
	struct vm_shape shape;

	shape.mode = VM_MODE_DEFAULT;
	shape.type = KVM_X86_TDX_VM;
	return ____vm_create(shape);
}

static void td_setup_boot_code(struct kvm_vm *vm, enum vm_mem_backing_src_type src_type)
{
	vm_vaddr_t addr;
	size_t boot_code_allocation = round_up(TD_BOOT_CODE_SIZE, PAGE_SIZE);
	vm_paddr_t boot_code_base_gpa = FOUR_GIGABYTES_GPA - boot_code_allocation;
	size_t npages = DIV_ROUND_UP(boot_code_allocation, PAGE_SIZE);

	vm_userspace_mem_region_add(vm, src_type, boot_code_base_gpa, 1, npages,
				    KVM_MEM_GUEST_MEMFD);
	vm->memslots[MEM_REGION_CODE] = 1;
	addr = vm_vaddr_alloc_1to1(vm, boot_code_allocation, boot_code_base_gpa, MEM_REGION_CODE);
	TEST_ASSERT_EQ(addr, boot_code_base_gpa);

	load_td_boot_code(vm);
}

static size_t td_boot_parameters_size(void)
{
	int max_vcpus = kvm_check_cap(KVM_CAP_MAX_VCPUS);
	size_t total_per_vcpu_parameters_size =
		max_vcpus * sizeof(struct td_per_vcpu_parameters);

	return sizeof(struct td_boot_parameters) + total_per_vcpu_parameters_size;
}

static void td_setup_boot_parameters(struct kvm_vm *vm, enum vm_mem_backing_src_type src_type)
{
	vm_vaddr_t addr;
	size_t boot_params_size = td_boot_parameters_size();
	int npages = DIV_ROUND_UP(boot_params_size, PAGE_SIZE);
	size_t total_size = npages * PAGE_SIZE;

	vm_userspace_mem_region_add(vm, src_type, TD_BOOT_PARAMETERS_GPA, 2,
				    npages, KVM_MEM_GUEST_MEMFD);
	vm->memslots[MEM_REGION_TDX_BOOT_PARAMS] = 2;
	addr = vm_vaddr_alloc_1to1(vm, total_size, TD_BOOT_PARAMETERS_GPA, MEM_REGION_TDX_BOOT_PARAMS);
	TEST_ASSERT_EQ(addr, TD_BOOT_PARAMETERS_GPA);
}

void td_initialize(struct kvm_vm *vm, enum vm_mem_backing_src_type src_type,
		   uint64_t attributes)
{
	uint64_t nr_pages_required;

	tdx_enable_capabilities(vm);

	tdx_configure_memory_encryption(vm);

	tdx_td_init(vm, attributes);

	nr_pages_required = vm_nr_pages_required(VM_MODE_DEFAULT, 1, 0);

	/*
	 * Add memory (add 0th memslot) for TD. This will be used to setup the
	 * CPU (provide stack space for the CPU) and to load the elf file.
	 */
	vm_userspace_mem_region_add(vm, src_type, 0, 0, nr_pages_required,
				    KVM_MEM_GUEST_MEMFD);

	kvm_vm_elf_load(vm, program_invocation_name);
	tdx_s_bit = vm->arch.s_bit;
	sync_global_to_guest(vm, tdx_s_bit);

	vm_init_descriptor_tables(vm);

	td_setup_boot_code(vm, src_type);
	td_setup_boot_parameters(vm, src_type);
}

void td_finalize(struct kvm_vm *vm)
{
	sync_exception_handlers_to_guest(vm);

	load_td_private_memory(vm);

	tdx_td_finalizemr(vm);
}
