<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>versalaicore</ProductFamily>
        <Part>xcvc1902-vsva2197-2MP-e-S</Part>
        <TopModelName>TopPL</TopModelName>
        <TargetClockPeriod>2.22</TargetClockPeriod>
        <ClockUncertainty>0.60</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.232</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:360</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>198</BRAM_18K>
            <FF>25022</FF>
            <LUT>21782</LUT>
            <URAM>4</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1934</BRAM_18K>
            <DSP>1968</DSP>
            <FF>1799680</FF>
            <LUT>899840</LUT>
            <URAM>463</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>TopPL</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>TopPL</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>TopPL</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_tx0_0_TDATA</name>
            <Object>sweep_tx0_0_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_tx0_0_TKEEP</name>
            <Object>sweep_tx0_0_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_tx0_0_TSTRB</name>
            <Object>sweep_tx0_0_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_tx0_0_TLAST</name>
            <Object>sweep_tx0_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_tx0_0_TVALID</name>
            <Object>sweep_tx0_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_tx0_0_TREADY</name>
            <Object>sweep_tx0_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_rx0_0_TDATA</name>
            <Object>sweep_rx0_0_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_rx0_0_TKEEP</name>
            <Object>sweep_rx0_0_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_rx0_0_TSTRB</name>
            <Object>sweep_rx0_0_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_rx0_0_TLAST</name>
            <Object>sweep_rx0_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_rx0_0_TVALID</name>
            <Object>sweep_rx0_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_rx0_0_TREADY</name>
            <Object>sweep_rx0_0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_tx0_1_TDATA</name>
            <Object>sweep_tx0_1_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_tx0_1_TKEEP</name>
            <Object>sweep_tx0_1_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_tx0_1_TSTRB</name>
            <Object>sweep_tx0_1_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_tx0_1_TLAST</name>
            <Object>sweep_tx0_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_tx0_1_TVALID</name>
            <Object>sweep_tx0_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_tx0_1_TREADY</name>
            <Object>sweep_tx0_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_rx0_1_TDATA</name>
            <Object>sweep_rx0_1_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_rx0_1_TKEEP</name>
            <Object>sweep_rx0_1_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_rx0_1_TSTRB</name>
            <Object>sweep_rx0_1_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_rx0_1_TLAST</name>
            <Object>sweep_rx0_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_rx0_1_TVALID</name>
            <Object>sweep_rx0_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sweep_rx0_1_TREADY</name>
            <Object>sweep_rx0_1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>norm_tx0_TDATA</name>
            <Object>norm_tx0_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>norm_tx0_TKEEP</name>
            <Object>norm_tx0_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>norm_tx0_TSTRB</name>
            <Object>norm_tx0_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>norm_tx0_TLAST</name>
            <Object>norm_tx0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>norm_tx0_TVALID</name>
            <Object>norm_tx0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>norm_tx0_TREADY</name>
            <Object>norm_tx0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>norm_rx0_TDATA</name>
            <Object>norm_rx0_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>norm_rx0_TKEEP</name>
            <Object>norm_rx0_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>norm_rx0_TSTRB</name>
            <Object>norm_rx0_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>norm_rx0_TLAST</name>
            <Object>norm_rx0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>norm_rx0_TVALID</name>
            <Object>norm_rx0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>norm_rx0_TREADY</name>
            <Object>norm_rx0_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>TopPL</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>SystemControl_U0</InstName>
                    <ModuleName>SystemControl</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>282</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132</InstName>
                            <ModuleName>SystemControl_Pipeline_VITIS_LOOP_295_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>132</ID>
                            <BindInstances>add_ln295_fu_88_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142</InstName>
                            <ModuleName>SystemControl_Pipeline_VITIS_LOOP_304_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>i_11_fu_127_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151</InstName>
                            <ModuleName>SystemControl_Pipeline_VITIS_LOOP_321_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>151</ID>
                            <BindInstances>add_ln321_fu_88_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161</InstName>
                            <ModuleName>SystemControl_Pipeline_VITIS_LOOP_315_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>161</ID>
                            <BindInstances>add_ln315_fu_88_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln313_fu_201_p2 add_ln311_fu_219_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Send_U0</InstName>
                    <ModuleName>Send</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>297</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dataflow_parent_loop_proc_fu_94</InstName>
                            <ModuleName>dataflow_parent_loop_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>94</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>dataflow_in_loop_VITIS_LOOP_172_2_U0</InstName>
                                    <ModuleName>dataflow_in_loop_VITIS_LOOP_172_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>81</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>send2AIE_U0</InstName>
                                            <ModuleName>send2AIE</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>56</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_send2AIE_Pipeline_VITIS_LOOP_112_2_fu_146</InstName>
                                                    <ModuleName>send2AIE_Pipeline_VITIS_LOOP_112_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>146</ID>
                                                    <BindInstances>j_2_fu_156_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>data_temp_U i_6_fu_183_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>send2AIE_2_U0</InstName>
                                            <ModuleName>send2AIE_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>70</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_send2AIE_2_Pipeline_VITIS_LOOP_112_2_fu_146</InstName>
                                                    <ModuleName>send2AIE_2_Pipeline_VITIS_LOOP_112_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>146</ID>
                                                    <BindInstances>j_6_fu_156_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>data_temp_U i_4_fu_183_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_send2AIE_3_fu_118</InstName>
                            <ModuleName>send2AIE_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>118</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146</InstName>
                                    <ModuleName>send2AIE_3_Pipeline_VITIS_LOOP_112_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>146</ID>
                                    <BindInstances>j_4_fu_156_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>data_temp_U i_2_fu_183_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>i_14_fu_153_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>RoundRobin_U0</InstName>
                    <ModuleName>RoundRobin</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>328</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_RoundRobin_Pipeline_VITIS_LOOP_150_3_fu_240</InstName>
                            <ModuleName>RoundRobin_Pipeline_VITIS_LOOP_150_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>240</ID>
                            <BindInstances>add_ln150_fu_141_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_RoundRobin_Pipeline_VITIS_LOOP_142_2_fu_249</InstName>
                            <ModuleName>RoundRobin_Pipeline_VITIS_LOOP_142_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>249</ID>
                            <BindInstances>add_ln142_fu_141_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_RoundRobin_Pipeline_VITIS_LOOP_256_3_fu_258</InstName>
                            <ModuleName>RoundRobin_Pipeline_VITIS_LOOP_256_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>258</ID>
                            <BindInstances>j_15_fu_81_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_RoundRobin_Pipeline_VITIS_LOOP_261_4_fu_266</InstName>
                            <ModuleName>RoundRobin_Pipeline_VITIS_LOOP_261_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>266</ID>
                            <BindInstances>j_14_fu_81_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_RoundRobin_Pipeline_VITIS_LOOP_267_5_fu_274</InstName>
                            <ModuleName>RoundRobin_Pipeline_VITIS_LOOP_267_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>274</ID>
                            <BindInstances>j_13_fu_98_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_RoundRobin_Pipeline_VITIS_LOOP_275_6_fu_286</InstName>
                            <ModuleName>RoundRobin_Pipeline_VITIS_LOOP_275_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>286</ID>
                            <BindInstances>j_12_fu_81_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_RoundRobin_Pipeline_VITIS_LOOP_280_7_fu_294</InstName>
                            <ModuleName>RoundRobin_Pipeline_VITIS_LOOP_280_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>294</ID>
                            <BindInstances>j_11_fu_81_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_RoundRobin_Pipeline_VITIS_LOOP_198_2_fu_302</InstName>
                            <ModuleName>RoundRobin_Pipeline_VITIS_LOOP_198_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>302</ID>
                            <BindInstances>add_ln198_fu_138_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln140_fu_338_p2 add_ln141_fu_366_p2 i_16_fu_444_p2 add_ln197_fu_479_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Receive_U0</InstName>
                    <ModuleName>Receive</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>346</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dataflow_parent_loop_proc10_fu_100</InstName>
                            <ModuleName>dataflow_parent_loop_proc10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>100</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>dataflow_in_loop_VITIS_LOOP_220_2_1_U0</InstName>
                                    <ModuleName>dataflow_in_loop_VITIS_LOOP_220_2_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>85</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>receive4AIE_1_U0</InstName>
                                            <ModuleName>receive4AIE_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>86</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158</InstName>
                                                    <ModuleName>receive4AIE_1_Pipeline_VITIS_LOOP_76_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>158</ID>
                                                    <BindInstances>j_9_fu_184_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>i_9_fu_263_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>receive4AIE_U0</InstName>
                                            <ModuleName>receive4AIE</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>101</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_receive4AIE_Pipeline_VITIS_LOOP_76_2_fu_158</InstName>
                                                    <ModuleName>receive4AIE_Pipeline_VITIS_LOOP_76_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>158</ID>
                                                    <BindInstances>j_8_fu_184_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>i_10_fu_263_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>Block_newFuncRoot_proc_proc_U0</InstName>
                                            <ModuleName>Block_newFuncRoot_proc_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>116</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>Block_newFuncRoot_proc_proc12_U0</InstName>
                                            <ModuleName>Block_newFuncRoot_proc_proc12</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>122</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>Block_newFuncRoot_proc_proc11_U0</InstName>
                                            <ModuleName>Block_newFuncRoot_proc_proc11</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>128</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>Block_newFuncRoot_proc_proc13_U0</InstName>
                                            <ModuleName>Block_newFuncRoot_proc_proc13</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>135</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>conv0_channel_U conv1_channel_U empty_92_U empty_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_receive4DDR_fu_128</InstName>
                            <ModuleName>receive4DDR</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>128</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119</InstName>
                                    <ModuleName>receive4DDR_Pipeline_VITIS_LOOP_39_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>119</ID>
                                    <BindInstances>j_7_fu_184_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i_8_fu_188_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>i_19_fu_162_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>syscontrol_U syscontrol_1_U syscontrol_2_U convSet_U convSet_1_U send_fifo_U send_fifo_1_U receive_fifo_U receive_fifo_1_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>SystemControl_Pipeline_VITIS_LOOP_295_1</Name>
            <Loops>
                <VITIS_LOOP_295_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.110 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.110 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.110 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_295_1>
                        <Name>VITIS_LOOP_295_1</Name>
                        <Slack>1.62</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_295_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_295_1>
                            <Name>VITIS_LOOP_295_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295</SourceLocation>
                        </VITIS_LOOP_295_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_295_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln295_fu_88_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:295" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln295"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SystemControl_Pipeline_VITIS_LOOP_304_3</Name>
            <Loops>
                <VITIS_LOOP_304_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.580</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>612</Best-caseLatency>
                    <Average-caseLatency>612</Average-caseLatency>
                    <Worst-caseLatency>612</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>612</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_304_3>
                        <Name>VITIS_LOOP_304_3</Name>
                        <Slack>1.62</Slack>
                        <TripCount>120</TripCount>
                        <Latency>610</Latency>
                        <AbsoluteTimeLatency>1.355 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_304_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:304</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_304_3>
                            <Name>VITIS_LOOP_304_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:304</SourceLocation>
                        </VITIS_LOOP_304_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>718</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1376</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_3" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_127_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:304" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SystemControl_Pipeline_VITIS_LOOP_321_5</Name>
            <Loops>
                <VITIS_LOOP_321_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.110 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.110 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.110 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_321_5>
                        <Name>VITIS_LOOP_321_5</Name>
                        <Slack>1.62</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_321_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:321</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_321_5>
                            <Name>VITIS_LOOP_321_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:321</SourceLocation>
                        </VITIS_LOOP_321_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_321_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_fu_88_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:321" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln321"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SystemControl_Pipeline_VITIS_LOOP_315_4</Name>
            <Loops>
                <VITIS_LOOP_315_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.110 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.110 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.110 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_315_4>
                        <Name>VITIS_LOOP_315_4</Name>
                        <Slack>1.62</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>6.666 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_315_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:315</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_315_4>
                            <Name>VITIS_LOOP_315_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:315</SourceLocation>
                        </VITIS_LOOP_315_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_315_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln315_fu_88_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:315" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln315"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>SystemControl</Name>
            <Loops>
                <VITIS_LOOP_301_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.622</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_301_2>
                        <Name>VITIS_LOOP_301_2</Name>
                        <Slack>1.62</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>690</IterationLatency>
                        <PipelineDepth>690</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142</Instance>
                            <Instance>grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151</Instance>
                        </InstanceList>
                    </VITIS_LOOP_301_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:299</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_301_2>
                            <Name>VITIS_LOOP_301_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:313</SourceLocation>
                        </VITIS_LOOP_301_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1050</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1781</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_201_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_301_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_219_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln311"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>send2AIE_Pipeline_VITIS_LOOP_112_2</Name>
            <Loops>
                <VITIS_LOOP_112_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.505</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>79.992 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>79.992 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>79.992 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_2>
                        <Name>VITIS_LOOP_112_2</Name>
                        <Slack>1.62</Slack>
                        <TripCount>31</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>75.548 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_112_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_112_2>
                            <Name>VITIS_LOOP_112_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112</SourceLocation>
                        </VITIS_LOOP_112_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>529</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_2" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_156_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="j_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>send2AIE</Name>
            <Loops>
                <VITIS_LOOP_102_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.505</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>346</Best-caseLatency>
                    <Average-caseLatency>346</Average-caseLatency>
                    <Worst-caseLatency>346</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.769 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.769 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.769 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>346</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_102_1>
                        <Name>VITIS_LOOP_102_1</Name>
                        <Slack>1.62</Slack>
                        <TripCount>8</TripCount>
                        <Latency>344</Latency>
                        <AbsoluteTimeLatency>0.764 us</AbsoluteTimeLatency>
                        <IterationLatency>43</IterationLatency>
                        <PipelineDepth>43</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_send2AIE_Pipeline_VITIS_LOOP_112_2_fu_146</Instance>
                        </InstanceList>
                    </VITIS_LOOP_102_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_102_1>
                            <Name>VITIS_LOOP_102_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:7~/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103</SourceLocation>
                        </VITIS_LOOP_102_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>804</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>503</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_temp_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100" STORAGESIZE="128 2 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="data_temp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_1" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_183_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>send2AIE_2_Pipeline_VITIS_LOOP_112_2</Name>
            <Loops>
                <VITIS_LOOP_112_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.505</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>79.992 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>79.992 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>79.992 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_2>
                        <Name>VITIS_LOOP_112_2</Name>
                        <Slack>1.62</Slack>
                        <TripCount>31</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>75.548 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_112_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_112_2>
                            <Name>VITIS_LOOP_112_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112</SourceLocation>
                        </VITIS_LOOP_112_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>529</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_2" OPTYPE="add" PRAGMA="" RTLNAME="j_6_fu_156_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="j_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>send2AIE_2</Name>
            <Loops>
                <VITIS_LOOP_102_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.505</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>346</Best-caseLatency>
                    <Average-caseLatency>346</Average-caseLatency>
                    <Worst-caseLatency>346</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.769 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.769 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.769 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>346</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_102_1>
                        <Name>VITIS_LOOP_102_1</Name>
                        <Slack>1.62</Slack>
                        <TripCount>8</TripCount>
                        <Latency>344</Latency>
                        <AbsoluteTimeLatency>0.764 us</AbsoluteTimeLatency>
                        <IterationLatency>43</IterationLatency>
                        <PipelineDepth>43</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_send2AIE_2_Pipeline_VITIS_LOOP_112_2_fu_146</Instance>
                        </InstanceList>
                    </VITIS_LOOP_102_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_102_1>
                            <Name>VITIS_LOOP_102_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:7~/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103</SourceLocation>
                        </VITIS_LOOP_102_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>804</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>503</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_temp_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100" STORAGESIZE="128 2 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="data_temp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_1" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_183_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_VITIS_LOOP_172_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.505</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>346</Best-caseLatency>
                    <Average-caseLatency>346</Average-caseLatency>
                    <Worst-caseLatency>346</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.769 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.769 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.769 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>347</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>347</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:174</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1610</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1026</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc</Name>
            <Loops>
                <VITIS_LOOP_172_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.505</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>41641</Best-caseLatency>
                    <Average-caseLatency>41641</Average-caseLatency>
                    <Worst-caseLatency>41641</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.526 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.526 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.526 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>41641</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_172_2>
                        <Name>VITIS_LOOP_172_2</Name>
                        <Slack>1.62</Slack>
                        <TripCount>120</TripCount>
                        <Latency>41640</Latency>
                        <AbsoluteTimeLatency>92.524 us</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>347</DataflowPipelineThroughput>
                        <PipelineDepth>41640</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                        <InstanceList>
                            <Instance>dataflow_in_loop_VITIS_LOOP_172_2_U0</Instance>
                        </InstanceList>
                    </VITIS_LOOP_172_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:172</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_172_2>
                            <Name>VITIS_LOOP_172_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:172</SourceLocation>
                        </VITIS_LOOP_172_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1711</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1078</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>send2AIE_3_Pipeline_VITIS_LOOP_112_2</Name>
            <Loops>
                <VITIS_LOOP_112_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.505</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>36</Worst-caseLatency>
                    <Best-caseRealTimeLatency>79.992 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>79.992 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>79.992 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_2>
                        <Name>VITIS_LOOP_112_2</Name>
                        <Slack>1.62</Slack>
                        <TripCount>31</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>75.548 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_112_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_112_2>
                            <Name>VITIS_LOOP_112_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112</SourceLocation>
                        </VITIS_LOOP_112_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>529</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_2" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_156_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="j_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>send2AIE_3</Name>
            <Loops>
                <VITIS_LOOP_102_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.505</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>346</Best-caseLatency>
                    <Average-caseLatency>346</Average-caseLatency>
                    <Worst-caseLatency>346</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.769 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.769 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.769 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>346</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_102_1>
                        <Name>VITIS_LOOP_102_1</Name>
                        <Slack>1.62</Slack>
                        <TripCount>8</TripCount>
                        <Latency>344</Latency>
                        <AbsoluteTimeLatency>0.764 us</AbsoluteTimeLatency>
                        <IterationLatency>43</IterationLatency>
                        <PipelineDepth>43</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_send2AIE_3_Pipeline_VITIS_LOOP_112_2_fu_146</Instance>
                        </InstanceList>
                    </VITIS_LOOP_102_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_102_1>
                            <Name>VITIS_LOOP_102_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:7~/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:103</SourceLocation>
                        </VITIS_LOOP_102_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>803</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>499</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="data_temp_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:100" STORAGESIZE="128 2 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="data_temp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_183_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Send</Name>
            <Loops>
                <VITIS_LOOP_169_1/>
                <VITIS_LOOP_179_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.505</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_169_1>
                        <Name>VITIS_LOOP_169_1</Name>
                        <Slack>1.62</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>41643</IterationLatency>
                        <PipelineDepth>41643</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_dataflow_parent_loop_proc_fu_94</Instance>
                        </InstanceList>
                    </VITIS_LOOP_169_1>
                    <VITIS_LOOP_179_3>
                        <Name>VITIS_LOOP_179_3</Name>
                        <Slack>1.62</Slack>
                        <TripCount>8</TripCount>
                        <Latency>5568</Latency>
                        <AbsoluteTimeLatency>12.372 us</AbsoluteTimeLatency>
                        <IterationLatency>696</IterationLatency>
                        <PipelineDepth>696</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_send2AIE_3_fu_118</Instance>
                        </InstanceList>
                    </VITIS_LOOP_179_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:169</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_169_1>
                            <Name>VITIS_LOOP_169_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:170</SourceLocation>
                        </VITIS_LOOP_169_1>
                        <VITIS_LOOP_179_3>
                            <Name>VITIS_LOOP_179_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179</SourceLocation>
                        </VITIS_LOOP_179_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>2531</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1748</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_179_3" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_153_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="i_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoundRobin_Pipeline_VITIS_LOOP_150_3</Name>
            <Loops>
                <VITIS_LOOP_150_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.595</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.575 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.575 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.575 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_150_3>
                        <Name>VITIS_LOOP_150_3</Name>
                        <Slack>1.62</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.571 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_150_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150~/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_150_3>
                            <Name>VITIS_LOOP_150_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150~/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244</SourceLocation>
                        </VITIS_LOOP_150_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1426</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_141_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoundRobin_Pipeline_VITIS_LOOP_142_2</Name>
            <Loops>
                <VITIS_LOOP_142_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.595</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.575 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.575 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.575 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_142_2>
                        <Name>VITIS_LOOP_142_2</Name>
                        <Slack>1.62</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.571 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_142_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142~/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_142_2>
                            <Name>VITIS_LOOP_142_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142~/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244</SourceLocation>
                        </VITIS_LOOP_142_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1426</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>421</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_141_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoundRobin_Pipeline_VITIS_LOOP_256_3</Name>
            <Loops>
                <VITIS_LOOP_256_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.595</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.575 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.575 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.575 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_256_3>
                        <Name>VITIS_LOOP_256_3</Name>
                        <Slack>1.62</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.571 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_256_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:256</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_256_3>
                            <Name>VITIS_LOOP_256_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:256</SourceLocation>
                        </VITIS_LOOP_256_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>142</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_256_3" OPTYPE="add" PRAGMA="" RTLNAME="j_15_fu_81_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="j_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoundRobin_Pipeline_VITIS_LOOP_261_4</Name>
            <Loops>
                <VITIS_LOOP_261_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.595</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.575 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.575 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.575 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_261_4>
                        <Name>VITIS_LOOP_261_4</Name>
                        <Slack>1.62</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.571 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_261_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_261_4>
                            <Name>VITIS_LOOP_261_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261</SourceLocation>
                        </VITIS_LOOP_261_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>142</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_261_4" OPTYPE="add" PRAGMA="" RTLNAME="j_14_fu_81_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="j_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoundRobin_Pipeline_VITIS_LOOP_267_5</Name>
            <Loops>
                <VITIS_LOOP_267_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.788</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1539</Best-caseLatency>
                    <Average-caseLatency>1539</Average-caseLatency>
                    <Worst-caseLatency>1539</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1539</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_267_5>
                        <Name>VITIS_LOOP_267_5</Name>
                        <Slack>1.62</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1537</Latency>
                        <AbsoluteTimeLatency>3.415 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_267_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_267_5>
                            <Name>VITIS_LOOP_267_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267</SourceLocation>
                        </VITIS_LOOP_267_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>272</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>64</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_267_5" OPTYPE="add" PRAGMA="" RTLNAME="j_13_fu_98_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="j_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoundRobin_Pipeline_VITIS_LOOP_275_6</Name>
            <Loops>
                <VITIS_LOOP_275_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.595</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.575 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.575 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.575 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_275_6>
                        <Name>VITIS_LOOP_275_6</Name>
                        <Slack>1.62</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.571 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_275_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_275_6>
                            <Name>VITIS_LOOP_275_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275</SourceLocation>
                        </VITIS_LOOP_275_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>142</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_275_6" OPTYPE="add" PRAGMA="" RTLNAME="j_12_fu_81_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="j_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoundRobin_Pipeline_VITIS_LOOP_280_7</Name>
            <Loops>
                <VITIS_LOOP_280_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.595</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.575 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.575 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.575 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_280_7>
                        <Name>VITIS_LOOP_280_7</Name>
                        <Slack>1.62</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>0.571 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_280_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:280</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_280_7>
                            <Name>VITIS_LOOP_280_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:280</SourceLocation>
                        </VITIS_LOOP_280_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>142</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_280_7" OPTYPE="add" PRAGMA="" RTLNAME="j_11_fu_81_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="j_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoundRobin_Pipeline_VITIS_LOOP_198_2</Name>
            <Loops>
                <VITIS_LOOP_198_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.505</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>77.770 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>77.770 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>77.770 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_198_2>
                        <Name>VITIS_LOOP_198_2</Name>
                        <Slack>1.62</Slack>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>73.326 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_198_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198~/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_198_2>
                            <Name>VITIS_LOOP_198_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198~/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290</SourceLocation>
                        </VITIS_LOOP_198_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>525</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>410</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_198_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln198_fu_138_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln198"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>RoundRobin</Name>
            <Loops>
                <VITIS_LOOP_140_1/>
                <VITIS_LOOP_250_1>
                    <VITIS_LOOP_254_2/>
                </VITIS_LOOP_250_1>
                <VITIS_LOOP_197_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>1.788</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_140_1>
                        <Name>VITIS_LOOP_140_1</Name>
                        <Slack>1.62</Slack>
                        <TripCount>16</TripCount>
                        <Latency>5328</Latency>
                        <AbsoluteTimeLatency>11.839 us</AbsoluteTimeLatency>
                        <IterationLatency>333</IterationLatency>
                        <PipelineDepth>333</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_RoundRobin_Pipeline_VITIS_LOOP_150_3_fu_240</Instance>
                            <Instance>grp_RoundRobin_Pipeline_VITIS_LOOP_142_2_fu_249</Instance>
                        </InstanceList>
                    </VITIS_LOOP_140_1>
                    <VITIS_LOOP_250_1>
                        <Name>VITIS_LOOP_250_1</Name>
                        <Slack>1.62</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>38837</IterationLatency>
                        <PipelineDepth>38837</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_254_2>
                            <Name>VITIS_LOOP_254_2</Name>
                            <Slack>1.62</Slack>
                            <TripCount>15</TripCount>
                            <Latency>38835</Latency>
                            <AbsoluteTimeLatency>86.291 us</AbsoluteTimeLatency>
                            <IterationLatency>2589</IterationLatency>
                            <PipelineDepth>2589</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_RoundRobin_Pipeline_VITIS_LOOP_256_3_fu_258</Instance>
                                <Instance>grp_RoundRobin_Pipeline_VITIS_LOOP_261_4_fu_266</Instance>
                                <Instance>grp_RoundRobin_Pipeline_VITIS_LOOP_267_5_fu_274</Instance>
                                <Instance>grp_RoundRobin_Pipeline_VITIS_LOOP_275_6_fu_286</Instance>
                                <Instance>grp_RoundRobin_Pipeline_VITIS_LOOP_280_7_fu_294</Instance>
                            </InstanceList>
                        </VITIS_LOOP_254_2>
                    </VITIS_LOOP_250_1>
                    <VITIS_LOOP_197_1>
                        <Name>VITIS_LOOP_197_1</Name>
                        <Slack>1.62</Slack>
                        <TripCount>128</TripCount>
                        <Latency>4992</Latency>
                        <AbsoluteTimeLatency>11.092 us</AbsoluteTimeLatency>
                        <IterationLatency>39</IterationLatency>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_RoundRobin_Pipeline_VITIS_LOOP_198_2_fu_302</Instance>
                        </InstanceList>
                    </VITIS_LOOP_197_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:140~/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_140_1>
                            <Name>VITIS_LOOP_140_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:141~/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:244</SourceLocation>
                        </VITIS_LOOP_140_1>
                        <VITIS_LOOP_250_1>
                            <Name>VITIS_LOOP_250_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:251</SourceLocation>
                            <VITIS_LOOP_254_2>
                                <Name>VITIS_LOOP_254_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:254</SourceLocation>
                            </VITIS_LOOP_254_2>
                        </VITIS_LOOP_250_1>
                        <VITIS_LOOP_197_1>
                            <Name>VITIS_LOOP_197_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197~/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290</SourceLocation>
                        </VITIS_LOOP_197_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5111</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2722</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_140_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_338_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_140_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_366_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_2" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_444_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_197_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_479_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln197"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receive4AIE_1_Pipeline_VITIS_LOOP_76_2</Name>
            <Loops>
                <VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>2.108</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>73.326 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>73.326 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.326 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_76_2</Name>
                        <Slack>1.62</Slack>
                        <TripCount>31</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>68.882 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_2>
                            <Name>VITIS_LOOP_76_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76</SourceLocation>
                        </VITIS_LOOP_76_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>266</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>794</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="j_9_fu_184_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="j_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receive4AIE_1</Name>
            <Loops>
                <VITIS_LOOP_69_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>2.108</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>337</Best-caseLatency>
                    <Average-caseLatency>337</Average-caseLatency>
                    <Worst-caseLatency>337</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.749 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.749 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.749 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>337</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_1>
                        <Name>VITIS_LOOP_69_1</Name>
                        <Slack>1.62</Slack>
                        <TripCount>8</TripCount>
                        <Latency>336</Latency>
                        <AbsoluteTimeLatency>0.747 us</AbsoluteTimeLatency>
                        <IterationLatency>42</IterationLatency>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_receive4AIE_1_Pipeline_VITIS_LOOP_76_2_fu_158</Instance>
                        </InstanceList>
                    </VITIS_LOOP_69_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:66</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_1>
                            <Name>VITIS_LOOP_69_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1112</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1839</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_1" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_263_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receive4AIE_Pipeline_VITIS_LOOP_76_2</Name>
            <Loops>
                <VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>2.108</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>73.326 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>73.326 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.326 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_76_2</Name>
                        <Slack>1.62</Slack>
                        <TripCount>31</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>68.882 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_2>
                            <Name>VITIS_LOOP_76_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76</SourceLocation>
                        </VITIS_LOOP_76_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>266</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>794</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="j_8_fu_184_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="j_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receive4AIE</Name>
            <Loops>
                <VITIS_LOOP_69_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>2.108</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>337</Best-caseLatency>
                    <Average-caseLatency>337</Average-caseLatency>
                    <Worst-caseLatency>337</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.749 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.749 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.749 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>337</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_69_1>
                        <Name>VITIS_LOOP_69_1</Name>
                        <Slack>1.62</Slack>
                        <TripCount>8</TripCount>
                        <Latency>336</Latency>
                        <AbsoluteTimeLatency>0.747 us</AbsoluteTimeLatency>
                        <IterationLatency>42</IterationLatency>
                        <PipelineDepth>42</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_receive4AIE_Pipeline_VITIS_LOOP_76_2_fu_158</Instance>
                        </InstanceList>
                    </VITIS_LOOP_69_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:66</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_69_1>
                            <Name>VITIS_LOOP_69_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69</SourceLocation>
                        </VITIS_LOOP_69_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1112</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1839</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_69_1" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_263_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_newFuncRoot_proc_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>0.837</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.222 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.222 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.222 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:224</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_newFuncRoot_proc_proc11</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>0.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:224</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_newFuncRoot_proc_proc12</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>0.837</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.222 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.222 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.222 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:225</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_newFuncRoot_proc_proc13</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>0.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:225</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dataflow_in_loop_VITIS_LOOP_220_2_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>2.232</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>340</Best-caseLatency>
                    <Average-caseLatency>340</Average-caseLatency>
                    <Worst-caseLatency>340</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.759 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.759 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.759 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>338</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>338</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2636</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3882</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv0_channel_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="conv0_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv1_channel_U" SOURCE=":0" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="conv1_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="empty_92_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="empty_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:222" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc10</Name>
            <Loops>
                <VITIS_LOOP_220_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>2.232</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40564</Best-caseLatency>
                    <Average-caseLatency>40564</Average-caseLatency>
                    <Worst-caseLatency>40564</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.539 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.539 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.539 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40564</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_220_2>
                        <Name>VITIS_LOOP_220_2</Name>
                        <Slack>1.62</Slack>
                        <TripCount>120</TripCount>
                        <Latency>40563</Latency>
                        <AbsoluteTimeLatency>90.537 us</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>338</DataflowPipelineThroughput>
                        <PipelineDepth>40563</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                        <InstanceList>
                            <Instance>dataflow_in_loop_VITIS_LOOP_220_2_1_U0</Instance>
                        </InstanceList>
                    </VITIS_LOOP_220_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:220</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_220_2>
                            <Name>VITIS_LOOP_220_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:220</SourceLocation>
                        </VITIS_LOOP_220_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2737</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3934</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>receive4DDR_Pipeline_VITIS_LOOP_39_2</Name>
            <Loops>
                <VITIS_LOOP_39_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>2.108</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>73.326 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>73.326 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.326 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_2>
                        <Name>VITIS_LOOP_39_2</Name>
                        <Slack>1.62</Slack>
                        <TripCount>31</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>68.882 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_39_2>
                            <Name>VITIS_LOOP_39_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39</SourceLocation>
                        </VITIS_LOOP_39_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>266</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>794</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_2" OPTYPE="add" PRAGMA="" RTLNAME="j_7_fu_184_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="j_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receive4DDR</Name>
            <Loops>
                <VITIS_LOOP_32_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>2.108</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>313</Best-caseLatency>
                    <Average-caseLatency>313</Average-caseLatency>
                    <Worst-caseLatency>313</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.695 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.695 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.695 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>313</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_32_1>
                        <Name>VITIS_LOOP_32_1</Name>
                        <Slack>1.62</Slack>
                        <TripCount>8</TripCount>
                        <Latency>312</Latency>
                        <AbsoluteTimeLatency>0.693 us</AbsoluteTimeLatency>
                        <IterationLatency>39</IterationLatency>
                        <PipelineDepth>39</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119</Instance>
                        </InstanceList>
                    </VITIS_LOOP_32_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_32_1>
                            <Name>VITIS_LOOP_32_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32</SourceLocation>
                        </VITIS_LOOP_32_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>726</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1194</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_1" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_188_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Receive</Name>
            <Loops>
                <VITIS_LOOP_216_1/>
                <VITIS_LOOP_188_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>2.232</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_216_1>
                        <Name>VITIS_LOOP_216_1</Name>
                        <Slack>1.62</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>40566</IterationLatency>
                        <PipelineDepth>40566</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_dataflow_parent_loop_proc10_fu_100</Instance>
                        </InstanceList>
                    </VITIS_LOOP_216_1>
                    <VITIS_LOOP_188_1>
                        <Name>VITIS_LOOP_188_1</Name>
                        <Slack>1.62</Slack>
                        <TripCount>16</TripCount>
                        <Latency>5056</Latency>
                        <AbsoluteTimeLatency>11.285 us</AbsoluteTimeLatency>
                        <IterationLatency>316</IterationLatency>
                        <PipelineDepth>316</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_receive4DDR_fu_128</Instance>
                        </InstanceList>
                    </VITIS_LOOP_188_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:216</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_216_1>
                            <Name>VITIS_LOOP_216_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:217</SourceLocation>
                        </VITIS_LOOP_216_1>
                        <VITIS_LOOP_188_1>
                            <Name>VITIS_LOOP_188_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188~/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232</SourceLocation>
                        </VITIS_LOOP_188_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3479</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5295</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_188_1" OPTYPE="add" PRAGMA="" RTLNAME="i_19_fu_162_p2" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="i_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>TopPL</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.22</TargetClockPeriod>
                    <ClockUncertainty>0.60</ClockUncertainty>
                    <EstimatedClockPeriod>2.232</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:360</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>198</BRAM_18K>
                    <AVAIL_BRAM>1934</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <FF>25022</FF>
                    <AVAIL_FF>1799680</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>21782</LUT>
                    <AVAIL_LUT>899840</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>4</URAM>
                    <AVAIL_URAM>463</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1968</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="syscontrol_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363" STORAGESIZE="1 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="syscontrol"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="syscontrol_1_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363" STORAGESIZE="1 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="syscontrol_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="syscontrol_2_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:363" STORAGESIZE="1 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="syscontrol_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="convSet_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:362" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="convSet"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="convSet_1_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:362" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="convSet_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="bram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="send_fifo_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:364" STORAGESIZE="128 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="send_fifo"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="bram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="send_fifo_1_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:364" STORAGESIZE="128 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="send_fifo_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="uram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="receive_fifo_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:365" STORAGESIZE="128 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="2" VARIABLE="receive_fifo"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="uram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="receive_fifo_1_U" SOURCE="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:365" STORAGESIZE="128 4096 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="2" VARIABLE="receive_fifo_1"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="58" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="58" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="58" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>syscontrol_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>syscontrol_1_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>syscontrol_2_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>convSet_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>convSet_1_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>send_fifo_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>send_fifo_1_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>receive_fifo_U</Name>
            <ParentInst/>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>receive_fifo_1_U</Name>
            <ParentInst/>
            <StaticDepth>4096</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_export format="xo" ipname="TopPL" output="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.xo"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="dataIn" index="0" direction="in" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dataIn_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dataIn_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="U" index="1" direction="out" srcType="ap_uint&lt;128&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="U_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="U_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="S" index="2" direction="out" srcType="ap_uint&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="S_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="S_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ConvArray" index="3" direction="out" srcType="ap_uint&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="ConvArray_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="ConvArray_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ITER" index="4" direction="in" srcType="int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="ITER" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sweep_tx0_0" index="5" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="sweep_tx0_0" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sweep_rx0_0" index="6" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="sweep_rx0_0" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sweep_tx0_1" index="7" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="sweep_tx0_1" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sweep_rx0_1" index="8" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="sweep_rx0_1" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_tx0" index="9" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="norm_tx0" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_rx0" index="10" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="norm_rx0" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="dataIn_1" access="W" description="Data signal of dataIn" range="32">
                    <fields>
                        <field offset="0" width="32" name="dataIn" access="W" description="Bit 31 to 0 of dataIn"/>
                    </fields>
                </register>
                <register offset="0x14" name="dataIn_2" access="W" description="Data signal of dataIn" range="32">
                    <fields>
                        <field offset="0" width="32" name="dataIn" access="W" description="Bit 63 to 32 of dataIn"/>
                    </fields>
                </register>
                <register offset="0x1c" name="U_1" access="W" description="Data signal of U" range="32">
                    <fields>
                        <field offset="0" width="32" name="U" access="W" description="Bit 31 to 0 of U"/>
                    </fields>
                </register>
                <register offset="0x20" name="U_2" access="W" description="Data signal of U" range="32">
                    <fields>
                        <field offset="0" width="32" name="U" access="W" description="Bit 63 to 32 of U"/>
                    </fields>
                </register>
                <register offset="0x28" name="S_1" access="W" description="Data signal of S" range="32">
                    <fields>
                        <field offset="0" width="32" name="S" access="W" description="Bit 31 to 0 of S"/>
                    </fields>
                </register>
                <register offset="0x2c" name="S_2" access="W" description="Data signal of S" range="32">
                    <fields>
                        <field offset="0" width="32" name="S" access="W" description="Bit 63 to 32 of S"/>
                    </fields>
                </register>
                <register offset="0x34" name="ConvArray_1" access="W" description="Data signal of ConvArray" range="32">
                    <fields>
                        <field offset="0" width="32" name="ConvArray" access="W" description="Bit 31 to 0 of ConvArray"/>
                    </fields>
                </register>
                <register offset="0x38" name="ConvArray_2" access="W" description="Data signal of ConvArray" range="32">
                    <fields>
                        <field offset="0" width="32" name="ConvArray" access="W" description="Bit 63 to 32 of ConvArray"/>
                    </fields>
                </register>
                <register offset="0x40" name="ITER" access="W" description="Data signal of ITER" range="32">
                    <fields>
                        <field offset="0" width="32" name="ITER" access="W" description="Bit 31 to 0 of ITER"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="dataIn"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="U"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="S"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="ConvArray"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="ITER"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:sweep_tx0_0:sweep_rx0_0:sweep_tx0_1:sweep_rx0_1:norm_tx0:norm_rx0</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="512" argName="dataIn"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="512" argName="dataIn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="512" argName="U"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="512" argName="U"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="512" argName="S"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="S"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">64</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="64" max_write_burst_length="64" max_widen_bitwidth="512" argName="ConvArray"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="ConvArray"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sweep_tx0_0" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="sweep_tx0_0_">
            <ports>
                <port>sweep_tx0_0_TDATA</port>
                <port>sweep_tx0_0_TKEEP</port>
                <port>sweep_tx0_0_TLAST</port>
                <port>sweep_tx0_0_TREADY</port>
                <port>sweep_tx0_0_TSTRB</port>
                <port>sweep_tx0_0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="sweep_tx0_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sweep_rx0_0" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="128" portPrefix="sweep_rx0_0_">
            <ports>
                <port>sweep_rx0_0_TDATA</port>
                <port>sweep_rx0_0_TKEEP</port>
                <port>sweep_rx0_0_TLAST</port>
                <port>sweep_rx0_0_TREADY</port>
                <port>sweep_rx0_0_TSTRB</port>
                <port>sweep_rx0_0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="sweep_rx0_0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sweep_tx0_1" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="sweep_tx0_1_">
            <ports>
                <port>sweep_tx0_1_TDATA</port>
                <port>sweep_tx0_1_TKEEP</port>
                <port>sweep_tx0_1_TLAST</port>
                <port>sweep_tx0_1_TREADY</port>
                <port>sweep_tx0_1_TSTRB</port>
                <port>sweep_tx0_1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="sweep_tx0_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sweep_rx0_1" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="128" portPrefix="sweep_rx0_1_">
            <ports>
                <port>sweep_rx0_1_TDATA</port>
                <port>sweep_rx0_1_TKEEP</port>
                <port>sweep_rx0_1_TLAST</port>
                <port>sweep_rx0_1_TREADY</port>
                <port>sweep_rx0_1_TSTRB</port>
                <port>sweep_rx0_1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="sweep_rx0_1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="norm_tx0" type="axi4stream" busTypeName="axis" mode="master" dataWidth="128" portPrefix="norm_tx0_">
            <ports>
                <port>norm_tx0_TDATA</port>
                <port>norm_tx0_TKEEP</port>
                <port>norm_tx0_TLAST</port>
                <port>norm_tx0_TREADY</port>
                <port>norm_tx0_TSTRB</port>
                <port>norm_tx0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="norm_tx0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="norm_rx0" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="128" portPrefix="norm_rx0_">
            <ports>
                <port>norm_rx0_TDATA</port>
                <port>norm_rx0_TKEEP</port>
                <port>norm_rx0_TLAST</port>
                <port>norm_rx0_TREADY</port>
                <port>norm_rx0_TSTRB</port>
                <port>norm_rx0_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="norm_rx0"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">128 -&gt; 512, 64, 64, slave, 0, 512, 64, 64, 16, 16, BRAM=58</column>
                    <column name="m_axi_gmem1">128 -&gt; 512, 64, 64, slave, 0, 512, 64, 64, 16, 16, BRAM=58</column>
                    <column name="m_axi_gmem2">32 -&gt; 512, 64, 64, slave, 0, 512, 64, 64, 16, 16, BRAM=58</column>
                    <column name="m_axi_gmem3">32 -&gt; 32, 64, 64, slave, 0, 512, 64, 64, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">dataIn_1, 0x10, 32, W, Data signal of dataIn, </column>
                    <column name="s_axi_control">dataIn_2, 0x14, 32, W, Data signal of dataIn, </column>
                    <column name="s_axi_control">U_1, 0x1c, 32, W, Data signal of U, </column>
                    <column name="s_axi_control">U_2, 0x20, 32, W, Data signal of U, </column>
                    <column name="s_axi_control">S_1, 0x28, 32, W, Data signal of S, </column>
                    <column name="s_axi_control">S_2, 0x2c, 32, W, Data signal of S, </column>
                    <column name="s_axi_control">ConvArray_1, 0x34, 32, W, Data signal of ConvArray, </column>
                    <column name="s_axi_control">ConvArray_2, 0x38, 32, W, Data signal of ConvArray, </column>
                    <column name="s_axi_control">ITER, 0x40, 32, W, Data signal of ITER, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="norm_rx0">in, both, 128, 16, 1, 1, 16, 1</column>
                    <column name="norm_tx0">out, both, 128, 16, 1, 1, 16, 1</column>
                    <column name="sweep_rx0_0">in, both, 128, 16, 1, 1, 16, 1</column>
                    <column name="sweep_rx0_1">in, both, 128, 16, 1, 1, 16, 1</column>
                    <column name="sweep_tx0_0">out, both, 128, 16, 1, 1, 16, 1</column>
                    <column name="sweep_tx0_1">out, both, 128, 16, 1, 1, 16, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="dataIn">in, ap_uint&lt;128&gt;*</column>
                    <column name="U">out, ap_uint&lt;128&gt;*</column>
                    <column name="S">out, ap_uint&lt;32&gt;*</column>
                    <column name="ConvArray">out, ap_uint&lt;32&gt;*</column>
                    <column name="ITER">in, int const </column>
                    <column name="sweep_tx0_0">out, stream&lt;hls::axis&lt;ap_uint&lt;128&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="sweep_rx0_0">in, stream&lt;hls::axis&lt;ap_uint&lt;128&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="sweep_tx0_1">out, stream&lt;hls::axis&lt;ap_uint&lt;128&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="sweep_rx0_1">in, stream&lt;hls::axis&lt;ap_uint&lt;128&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="norm_tx0">out, stream&lt;hls::axis&lt;ap_uint&lt;128&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="norm_rx0">in, stream&lt;hls::axis&lt;ap_uint&lt;128&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="dataIn">m_axi_gmem0, interface, , </column>
                    <column name="dataIn">s_axi_control, register, offset, name=dataIn_1 offset=0x10 range=32</column>
                    <column name="dataIn">s_axi_control, register, offset, name=dataIn_2 offset=0x14 range=32</column>
                    <column name="U">m_axi_gmem1, interface, , </column>
                    <column name="U">s_axi_control, register, offset, name=U_1 offset=0x1c range=32</column>
                    <column name="U">s_axi_control, register, offset, name=U_2 offset=0x20 range=32</column>
                    <column name="S">m_axi_gmem2, interface, , </column>
                    <column name="S">s_axi_control, register, offset, name=S_1 offset=0x28 range=32</column>
                    <column name="S">s_axi_control, register, offset, name=S_2 offset=0x2c range=32</column>
                    <column name="ConvArray">m_axi_gmem3, interface, , </column>
                    <column name="ConvArray">s_axi_control, register, offset, name=ConvArray_1 offset=0x34 range=32</column>
                    <column name="ConvArray">s_axi_control, register, offset, name=ConvArray_2 offset=0x38 range=32</column>
                    <column name="ITER">s_axi_control, register, , name=ITER offset=0x40 range=32</column>
                    <column name="sweep_tx0_0">sweep_tx0_0, interface, , </column>
                    <column name="sweep_rx0_0">sweep_rx0_0, interface, , </column>
                    <column name="sweep_tx0_1">sweep_tx0_1, interface, , </column>
                    <column name="sweep_rx0_1">sweep_rx0_1, interface, , </column>
                    <column name="norm_tx0">norm_tx0, interface, , </column>
                    <column name="norm_rx0">norm_rx0, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="4">HW Interface, Direction, Length, Width</keys>
                    <column name="m_axi_gmem0">read, 64, 512</column>
                    <column name="m_axi_gmem1">write, 1024, 512</column>
                    <column name="m_axi_gmem2">write, 8, 512</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">dataIn, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144:21, read, Widened, 64, VITIS_LOOP_142_2, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142:25, , </column>
                    <column name="m_axi_gmem0">dataIn, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144:21, read, Fail, , VITIS_LOOP_140_1, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:140:21, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem0">dataIn, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144:21, read, Inferred, 256, VITIS_LOOP_142_2, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142:25, , </column>
                    <column name="m_axi_gmem0">dataIn, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:152:21, read, Widened, 64, VITIS_LOOP_150_3, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150:25, , </column>
                    <column name="m_axi_gmem0">dataIn, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:152:21, read, Fail, , VITIS_LOOP_140_1, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:140:21, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_gmem0">dataIn, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:152:21, read, Inferred, 256, VITIS_LOOP_150_3, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150:25, , </column>
                    <column name="m_axi_gmem1">U, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200:24, write, Widened, 1024, VITIS_LOOP_198_2, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198:23, , </column>
                    <column name="m_axi_gmem1">U, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200:24, write, Inferred, 4096, VITIS_LOOP_197_1, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21, , </column>
                    <column name="m_axi_gmem2">S, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:203:10, write, Widened, 8, VITIS_LOOP_197_1, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21, , </column>
                    <column name="m_axi_gmem2">S, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:203:10, write, Inferred, 128, VITIS_LOOP_197_1, /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="pl/TopPL.cpp:6" status="valid" parentFunction="generateheader" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="pl/TopPL.cpp:20" status="valid" parentFunction="getpacketid" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="pl/TopPL.cpp:28" status="valid" parentFunction="receive4ddr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="pl/TopPL.cpp:40" status="valid" parentFunction="receive4ddr" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="function_instantiate" location="pl/TopPL.cpp:61" status="valid" parentFunction="receive4aie" variable="fromAIEstrm" isDirective="0" options="variable=fromAIEstrm"/>
        <Pragma type="inline" location="pl/TopPL.cpp:62" status="valid" parentFunction="receive4aie" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="pl/TopPL.cpp:77" status="valid" parentFunction="receive4aie" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="pl/TopPL.cpp:97" status="valid" parentFunction="send2aie" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="pl/TopPL.cpp:113" status="valid" parentFunction="send2aie" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="pl/TopPL.cpp:143" status="valid" parentFunction="ddr2fifo" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="pl/TopPL.cpp:151" status="valid" parentFunction="ddr2fifo" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="bind_storage" location="pl/TopPL.cpp:163" status="valid" parentFunction="send" variable="fifo" isDirective="0" options="variable=fifo type=fifo impl=bram"/>
        <Pragma type="inline" location="pl/TopPL.cpp:165" status="valid" parentFunction="send" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="pl/TopPL.cpp:173" status="valid" parentFunction="send" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="pl/TopPL.cpp:199" status="valid" parentFunction="fifo2ddr" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="bind_storage" location="pl/TopPL.cpp:211" status="valid" parentFunction="receive" variable="fifo" isDirective="0" options="variable=fifo type=fifo impl=uram"/>
        <Pragma type="inline" location="pl/TopPL.cpp:212" status="valid" parentFunction="receive" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="pl/TopPL.cpp:221" status="valid" parentFunction="receive" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="pl/TopPL.cpp:257" status="valid" parentFunction="roundrobin" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="pl/TopPL.cpp:262" status="valid" parentFunction="roundrobin" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="pl/TopPL.cpp:268" status="valid" parentFunction="roundrobin" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="pl/TopPL.cpp:276" status="valid" parentFunction="roundrobin" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="pipeline" location="pl/TopPL.cpp:281" status="valid" parentFunction="roundrobin" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="interface" location="pl/TopPL.cpp:337" status="valid" parentFunction="toppl" variable="" isDirective="0" options="m_axi offset = slave latency = 64 num_write_outstanding = 16 num_read_outstanding = 16 max_write_burst_length = 64 max_read_burst_length = 64 bundle = gmem0 port = dataIn depth = 8192"/>
        <Pragma type="interface" location="pl/TopPL.cpp:339" status="valid" parentFunction="toppl" variable="" isDirective="0" options="m_axi offset = slave latency = 64 num_write_outstanding = 16 num_read_outstanding = 16 max_write_burst_length = 64 max_read_burst_length = 64 bundle = gmem1 port = U depth = 8192"/>
        <Pragma type="interface" location="pl/TopPL.cpp:341" status="valid" parentFunction="toppl" variable="" isDirective="0" options="m_axi offset = slave latency = 64 num_write_outstanding = 16 num_read_outstanding = 16 max_write_burst_length = 64 max_read_burst_length = 64 bundle = gmem2 port = S depth = 8192"/>
        <Pragma type="interface" location="pl/TopPL.cpp:343" status="valid" parentFunction="toppl" variable="" isDirective="0" options="m_axi offset = slave latency = 64 num_write_outstanding = 16 num_read_outstanding = 16 max_write_burst_length = 64 max_read_burst_length = 64 bundle = gmem3 port = ConvArray depth = 8192"/>
        <Pragma type="interface" location="pl/TopPL.cpp:345" status="valid" parentFunction="toppl" variable="" isDirective="0" options="s_axilite port = dataIn bundle = control"/>
        <Pragma type="interface" location="pl/TopPL.cpp:346" status="valid" parentFunction="toppl" variable="" isDirective="0" options="s_axilite port = U bundle = control"/>
        <Pragma type="interface" location="pl/TopPL.cpp:347" status="valid" parentFunction="toppl" variable="" isDirective="0" options="s_axilite port = S bundle = control"/>
        <Pragma type="interface" location="pl/TopPL.cpp:348" status="valid" parentFunction="toppl" variable="" isDirective="0" options="s_axilite port = ITER bundle = control"/>
        <Pragma type="interface" location="pl/TopPL.cpp:349" status="valid" parentFunction="toppl" variable="" isDirective="0" options="s_axilite port = ConvArray bundle = control"/>
        <Pragma type="interface" location="pl/TopPL.cpp:350" status="valid" parentFunction="toppl" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="interface" location="pl/TopPL.cpp:352" status="valid" parentFunction="toppl" variable="" isDirective="0" options="axis port = sweep_tx0_0"/>
        <Pragma type="interface" location="pl/TopPL.cpp:353" status="valid" parentFunction="toppl" variable="" isDirective="0" options="axis port = sweep_tx0_1"/>
        <Pragma type="interface" location="pl/TopPL.cpp:354" status="valid" parentFunction="toppl" variable="" isDirective="0" options="axis port = sweep_rx0_0"/>
        <Pragma type="interface" location="pl/TopPL.cpp:355" status="valid" parentFunction="toppl" variable="" isDirective="0" options="axis port = sweep_rx0_1"/>
        <Pragma type="interface" location="pl/TopPL.cpp:357" status="valid" parentFunction="toppl" variable="" isDirective="0" options="axis port = norm_tx0"/>
        <Pragma type="interface" location="pl/TopPL.cpp:358" status="valid" parentFunction="toppl" variable="" isDirective="0" options="axis port = norm_rx0"/>
        <Pragma type="dataflow" location="pl/TopPL.cpp:360" status="valid" parentFunction="toppl" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="receive4ddr" options="dim=1 type=complete  variable=data_temp" pragmaLocId="pl/TopPL.cpp:31:0" srcPragmaType="pipeline" srcPragmaLoc="pl/TopPL.cpp:40" srcPragmaSource="pragma" srcIsDirective="0" variable="data_temp" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="receive4aie" options="dim=1 type=complete  variable=data_temp" pragmaLocId="pl/TopPL.cpp:65:0" srcPragmaType="pipeline" srcPragmaLoc="pl/TopPL.cpp:77" srcPragmaSource="pragma" srcIsDirective="0" variable="data_temp" varLoc=""/>
    </AutoPragmaReport>
</profile>

