{:input (genetic.crossover/dumb-crossover 773272641 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-constant-value 1012894685 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_13_14 , \\wire1_:missing_13_16 , \\wire2_:missing , wire3_23, wire4_22, \\wire:missing_edge , \\wire32_:missing_45_47 , wire33_35, wire34_53);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_13_14 ;\n  wire \\wire0_:missing_13_14 ;\n  wire wire10_22;\n  wire \\wire11_18_:missing ;\n  wire wire11_30;\n  wire \\wire12_:missing ;\n  wire wire15_17;\n  input \\wire1_:missing_13_16 ;\n  wire \\wire1_:missing_13_16 ;\n  wire wire20;\n  wire wire23_35;\n  wire wire25;\n  wire wire26_35;\n  wire wire28;\n  wire wire29;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire wire30;\n  input \\wire32_:missing_45_47 ;\n  wire \\wire32_:missing_45_47 ;\n  output wire33_35;\n  wire wire33_35;\n  output wire34_53;\n  wire wire34_53;\n  wire \\wire35_:missing_54 ;\n  wire \\wire36_:missing_55_56 ;\n  wire wire37;\n  wire wire38_45;\n  wire wire38_46;\n  wire \\wire39_48_:missing ;\n  wire \\wire39_:missing ;\n  output wire3_23;\n  wire wire3_23;\n  wire wire40_35;\n  wire \\wire40_:missing ;\n  wire wire41_50;\n  wire \\wire41_:missing ;\n  wire wire42_35;\n  wire wire42_53;\n  wire \\wire43_35_:missing ;\n  wire wire48;\n  wire wire48_12;\n  wire wire48_12_14_16;\n  wire wire48_15;\n  wire wire48_18;\n  wire wire48_19;\n  wire wire48_20_24_27;\n  wire wire48_21;\n  wire wire48_51;\n  wire \\wire48_:missing_44_47 ;\n  wire \\wire49_50_:missing_19 ;\n  wire \\wire49_50_:missing_51 ;\n  output wire4_22;\n  wire wire4_22;\n  wire wire54;\n  wire wire55;\n  wire \\wire6_:missing_25_28_29 ;\n  wire wire7_14;\n  wire wire7_15;\n  wire wire8_16;\n  wire wire9_35;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_18_49 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_26 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_52 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire7_15 = 2'h1 >> wire7_14;\n  assign wire8_16 = 4'h8 >> { wire48_12_14_16, \\wire1_:missing_13_16  };\n  assign \\wire:missing_17  = 4'h8 >> { \\wire:missing_edge , wire15_17 };\n  assign \\wire11_18_:missing  = 4'h8 >> { \\wire:missing_18_49 , wire48_18 };\n  assign \\wire:missing_edge  = 2'h1 >> wire8_16;\n  assign wire28 = 2'hx >> \\wire6_:missing_25_28_29 ;\n  assign wire29 = 2'hx >> \\wire6_:missing_25_28_29 ;\n  assign wire38_46 = 2'h1 >> wire38_45;\n  assign \\wire39_:missing  = 2'h1 >> \\wire39_48_:missing ;\n  assign \\wire40_:missing  = 2'h1 >> wire40_35;\n  assign \\wire41_:missing  = 2'h1 >> wire41_50;\n  assign wire42_53 = 2'h1 >> wire42_35;\n  assign \\wire9_:missing  = 2'h1 >> wire9_35;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire43_35_:missing ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire48_:missing_44_47 , \\wire:missing_edge  };\n  assign wire38_45 = 4'h8 >> { \\wire32_:missing_45_47 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire38_46, \\wire:missing_edge  };\n  assign \\wire:missing_47  = 4'h8 >> { \\wire32_:missing_45_47 , \\wire48_:missing_44_47  };\n  assign wire48_12_14_16 = 4'h8 >> { wire48, \\wire:missing_edge  };\n  assign \\wire:missing_18_49  = 4'h6 >> { \\wire49_50_:missing_19 , \\wire49_50_:missing_51  };\n  assign wire41_50 = 4'h8 >> { \\wire49_50_:missing_19 , \\wire49_50_:missing_51  };\n  assign wire10_22 = 2'h1 >> \\wire:missing_edge ;\n  assign wire55 = 2'hx >> \\wire36_:missing_55_56 ;\n  assign wire11_30 = 2'h1 >> \\wire11_18_:missing ;\n  assign \\wire12_:missing  = 4'h6 >> { wire48_12_14_16, wire48_12 };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire1_:missing_13_16 , \\wire0_:missing_13_14  };\n  assign wire7_14 = 4'h8 >> { wire48_12_14_16, \\wire0_:missing_13_14  };\n  assign wire15_17 = 4'h8 >> { wire7_15, wire48_15 };\n  assign \\wire6_:missing_25_28_29  = 1'h1;\n  assign wire9_35 = 1'h0;\n  assign \\wire36_:missing_55_56  = 1'h1;\n  assign wire37 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire36_:missing_55_56 ;\n  assign wire54 = \\wire35_:missing_54 ;\n  assign wire34_53 = wire42_53;\n  assign \\wire:missing_52  = \\wire:missing_edge ;\n  assign \\wire49_50_:missing_51  = wire48_51;\n  assign wire30 = wire11_30;\n  assign \\wire:missing_edge  = wire48_20_24_27;\n  assign \\wire:missing_26  = wire26_35;\n  assign wire25 = \\wire6_:missing_25_28_29 ;\n  assign \\wire:missing_edge  = wire48_20_24_27;\n  assign wire3_23 = wire23_35;\n  assign wire4_22 = wire10_22;\n  assign \\wire:missing_edge  = wire48_21;\n  assign wire20 = wire48_20_24_27;\n  assign \\wire:missing_19  = wire48_19;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:3.1-125.10\" *)\nmodule postsynth(\\wire0_:missing_13_14 , \\wire1_:missing_13_16 , \\wire2_:missing , wire3_23, wire4_22, \\wire:missing_edge , \\wire32_:missing_45_47 , wire33_35, wire34_53);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:5.9-5.30\" *)\n  input \\wire0_:missing_13_14 ;\n  wire \\wire0_:missing_13_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:7.8-7.17\" *)\n  wire wire10_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:12.9-12.30\" *)\n  input \\wire1_:missing_13_16 ;\n  wire \\wire1_:missing_13_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:14.8-14.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:15.8-15.17\" *)\n  wire wire23_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:16.8-16.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:18.8-18.14\" *)\n  wire wire28;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:19.8-19.14\" *)\n  wire wire29;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:20.9-20.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:23.9-23.31\" *)\n  input \\wire32_:missing_45_47 ;\n  wire \\wire32_:missing_45_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:25.10-25.19\" *)\n  output wire33_35;\n  wire wire33_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:27.10-27.19\" *)\n  output wire34_53;\n  wire wire34_53;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:30.8-30.30\" *)\n  wire \\wire36_:missing_55_56 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:31.8-31.14\" *)\n  wire wire37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:36.10-36.18\" *)\n  output wire3_23;\n  wire wire3_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:42.8-42.17\" *)\n  wire wire42_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:43.8-43.17\" *)\n  wire wire42_53;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:51.8-51.23\" *)\n  wire wire48_20_24_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:52.8-52.17\" *)\n  wire wire48_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:57.10-57.18\" *)\n  output wire4_22;\n  wire wire4_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:60.8-60.14\" *)\n  wire wire55;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:61.8-61.32\" *)\n  wire \\wire6_:missing_25_28_29 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:65.8-65.16\" *)\n  wire wire9_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:66.8-66.23\" *)\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:73.8-73.24\" *)\n  wire \\wire:missing_52 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C35923C0.v:74.9-74.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_22 = 1'h0;\n  assign wire20 = 1'h1;\n  assign wire23_35 = 1'hx;\n  assign wire25 = 1'h1;\n  assign wire28 = 1'hx;\n  assign wire29 = 1'hx;\n  assign wire33_35 = 1'hx;\n  assign wire34_53 = 1'hx;\n  assign \\wire36_:missing_55_56  = 1'h1;\n  assign wire37 = 1'h1;\n  assign wire3_23 = 1'hx;\n  assign wire42_35 = 1'hx;\n  assign wire42_53 = 1'hx;\n  assign wire48_20_24_27 = 1'h1;\n  assign wire48_21 = 1'h1;\n  assign wire4_22 = 1'h0;\n  assign wire55 = 1'hx;\n  assign \\wire6_:missing_25_28_29  = 1'h1;\n  assign wire9_35 = 1'h0;\n  assign \\wire9_:missing  = 1'h1;\n  assign \\wire:missing_52  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:05:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o/src/top.v'.\nSBY  2:05:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] Copy '/tmp/fuzzmount2DDF5D8C/C35923C0.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o/src/C35923C0.v'.\nSBY  2:05:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] Copy '/tmp/fuzzmount2DDF5D8C/C35923C0.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o/src/C35923C0.post.v'.\nSBY  2:05:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] engine_0: abc pdr\nSBY  2:05:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:05:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/C35923C0.v:92$53_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/C35923C0.v:92$53.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:05:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/C35923C0.v:90$51_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/C35923C0.v:90$51.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:05:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/C35923C0.v:89$50_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/C35923C0.v:89$50.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:05:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/C35923C0.v:80$41_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/C35923C0.v:80$41.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:05:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] base: Warning: Wire presynth.\\wire3_23 is used but has no driver.\nSBY  2:05:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] base: Warning: Wire presynth.\\wire33_35 is used but has no driver.\nSBY  2:05:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] base: Warning: Wire presynth.\\wire42_35 is used but has no driver.\nSBY  2:05:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] base: finished (returncode=0)\nSBY  2:05:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] aig: Warning: Wire presynth.\\wire3_23 is used but has no driver.\nSBY  2:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] aig: Warning: Wire presynth.\\wire33_35 is used but has no driver.\nSBY  2:05:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] aig: Warning: Wire presynth.\\wire42_35 is used but has no driver.\nSBY  2:05:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] aig: finished (returncode=0)\nSBY  2:05:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:05:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:05:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] engine_0: Warning: The network has no constraints.\nSBY  2:05:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:05:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] engine_0: finished (returncode=0)\nSBY  2:05:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] engine_0: Status returned by engine: FAIL\nSBY  2:05:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:07 (7)\nSBY  2:05:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  2:05:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:05:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o'.\nSBY  2:05:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzhoque8o] DONE (FAIL, rc=2)\n", :err ""}}}