<stg><name>dut</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="2" to="4">
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="3">
<condition id="36">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="2">
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="3">
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="4" to="5">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="5" to="6">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="6" to="7">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="7" to="8">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="8" to="9">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="9" to="10">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="10" to="11">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="11" to="12">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="12" to="13">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="13" to="14">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="14" to="15">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="15" to="16">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="16" to="17">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="17" to="18">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="18" to="19">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="19" to="20">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="20" to="21">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="21" to="22">
<condition id="60">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="22" to="21">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:1  %empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="64">
<![CDATA[
:2  %mem_conv1_0 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="64">
<![CDATA[
:3  %mem_conv1_1 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="64">
<![CDATA[
:4  %mem_conv1_2 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="64">
<![CDATA[
:5  %mem_conv1_3 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="64">
<![CDATA[
:6  %mem_conv1_4 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="64">
<![CDATA[
:7  %mem_conv1_5 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="64">
<![CDATA[
:8  %mem_conv1_6 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_6"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="64">
<![CDATA[
:9  %mem_conv1_7 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_7"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="64">
<![CDATA[
:10  %mem_conv2_0 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="64">
<![CDATA[
:11  %mem_conv2_1 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="64">
<![CDATA[
:12  %mem_conv2_2 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="64">
<![CDATA[
:13  %mem_conv2_3 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="64">
<![CDATA[
:14  %mem_conv2_4 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_4"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="64">
<![CDATA[
:15  %mem_conv2_5 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_5"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="64">
<![CDATA[
:16  %mem_conv2_6 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_6"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="64">
<![CDATA[
:17  %mem_conv2_7 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_7"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="64">
<![CDATA[
:21  %input_0 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="64">
<![CDATA[
:22  %input_1 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="64">
<![CDATA[
:23  %input_2 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="64">
<![CDATA[
:24  %input_3 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="64">
<![CDATA[
:25  %input_4 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="64">
<![CDATA[
:26  %input_5 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="64">
<![CDATA[
:27  %input_6 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="64">
<![CDATA[
:28  %input_7 = alloca [648 x i1], align 1

]]></node>
<StgValue><ssdm name="input_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0">
<![CDATA[
:29  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_2, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i4 %i, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %i_2 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %3, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="3" op_0_bw="4">
<![CDATA[
:1  %tmp = trunc i4 %i to i3

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:2  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp, i5 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:0  call fastcc void @dut_pad([648 x i1]* %input_0, [648 x i1]* %input_1, [648 x i1]* %input_2, [648 x i1]* %input_3, [648 x i1]* %input_4, [648 x i1]* %input_5, [648 x i1]* %input_6, [648 x i1]* %input_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, i7 1, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %Hi_assign = phi i6 [ 0, %1 ], [ %j, %branch0 ]

]]></node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="6">
<![CDATA[
:1  %Hi_assign_cast4 = zext i6 %Hi_assign to i8

]]></node>
<StgValue><ssdm name="Hi_assign_cast4"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="6">
<![CDATA[
:2  %Hi_assign_cast3 = zext i6 %Hi_assign to i32

]]></node>
<StgValue><ssdm name="Hi_assign_cast3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %exitcond = icmp eq i6 %Hi_assign, -32

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %j = add i6 %Hi_assign, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %.loopexit, label %branch0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:0  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 %Hi_assign_cast3)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch0:1  %tmp_7 = add i8 %tmp_s, %Hi_assign_cast4

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="8">
<![CDATA[
branch0:2  %newIndex1 = zext i8 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:3  %input_0_addr = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
branch0:4  store i1 %tmp_20, i1* %input_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch0:5  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:0  call fastcc void @dut_pad([648 x i1]* %input_0, [648 x i1]* %input_1, [648 x i1]* %input_2, [648 x i1]* %input_3, [648 x i1]* %input_4, [648 x i1]* %input_5, [648 x i1]* %input_6, [648 x i1]* %input_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, i7 1, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="7" op_26_bw="7" op_27_bw="6" op_28_bw="1">
<![CDATA[
:1  call fastcc void @dut_conv([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i8]* @threshold1_V_0, [648 x i8]* @threshold1_V_1, [648 x i8]* @threshold1_V_2, [648 x i8]* @threshold1_V_3, [648 x i8]* @threshold1_V_4, [648 x i8]* @threshold1_V_5, [648 x i8]* @threshold1_V_6, [648 x i8]* @threshold1_V_7, i7 1, i7 16, i6 18, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="78" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="7" op_26_bw="7" op_27_bw="6" op_28_bw="1">
<![CDATA[
:1  call fastcc void @dut_conv([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i8]* @threshold1_V_0, [648 x i8]* @threshold1_V_1, [648 x i8]* @threshold1_V_2, [648 x i8]* @threshold1_V_3, [648 x i8]* @threshold1_V_4, [648 x i8]* @threshold1_V_5, [648 x i8]* @threshold1_V_6, [648 x i8]* @threshold1_V_7, i7 1, i7 16, i6 18, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:2  call fastcc void @dut_max_pool([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, i7 16, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:2  call fastcc void @dut_max_pool([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, i7 16, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:3  call fastcc void @dut_pad([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, i7 16, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:3  call fastcc void @dut_pad([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, i7 16, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="7" op_26_bw="7" op_27_bw="6" op_28_bw="1">
<![CDATA[
:4  call fastcc void @dut_conv([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i8]* @threshold2_V_0, [648 x i8]* @threshold2_V_1, [648 x i8]* @threshold2_V_2, [648 x i8]* @threshold2_V_3, [648 x i8]* @threshold2_V_4, [648 x i8]* @threshold2_V_5, [648 x i8]* @threshold2_V_6, [648 x i8]* @threshold2_V_7, i7 16, i7 32, i6 10, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="7" op_26_bw="7" op_27_bw="6" op_28_bw="1">
<![CDATA[
:4  call fastcc void @dut_conv([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i8]* @threshold2_V_0, [648 x i8]* @threshold2_V_1, [648 x i8]* @threshold2_V_2, [648 x i8]* @threshold2_V_3, [648 x i8]* @threshold2_V_4, [648 x i8]* @threshold2_V_5, [648 x i8]* @threshold2_V_6, [648 x i8]* @threshold2_V_7, i7 16, i7 32, i6 10, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:5  call fastcc void @dut_max_pool([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, i7 32, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="7" op_18_bw="6">
<![CDATA[
:5  call fastcc void @dut_max_pool([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, i7 32, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="87" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  call fastcc void @dut_reshape([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="88" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  call fastcc void @dut_reshape([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="89" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  call fastcc void @dut_dense.1([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv2_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="90" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:7  call fastcc void @dut_dense.1([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv2_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="91" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  call fastcc void @dut_dense([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="92" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  call fastcc void @dut_dense([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="94" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %output_V = phi i32 [ 0, %3 ], [ %phitmp_i, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>

<operation id="95" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %max_id_V = phi i4 [ 1, %3 ], [ %i_3, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="max_id_V"/></StgValue>
</operation>

<operation id="96" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="4">
<![CDATA[
:2  %max_id_V_cast2 = zext i4 %max_id_V to i32

]]></node>
<StgValue><ssdm name="max_id_V_cast2"/></StgValue>
</operation>

<operation id="97" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond_i = icmp eq i4 %max_id_V, -6

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="98" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="99" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i, label %bnn_xcel.exit, label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge.i:0  %newIndex32_i = zext i4 %max_id_V to i64

]]></node>
<StgValue><ssdm name="newIndex32_i"/></StgValue>
</operation>

<operation id="101" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:1  %mem_conv1_0_addr = getelementptr [648 x i1]* %mem_conv1_0, i64 0, i64 %newIndex32_i

]]></node>
<StgValue><ssdm name="mem_conv1_0_addr"/></StgValue>
</operation>

<operation id="102" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="10">
<![CDATA[
._crit_edge.i:2  %mem_conv1_0_load = load i1* %mem_conv1_0_addr, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_0_load"/></StgValue>
</operation>

<operation id="103" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i:4  %i_3 = add i4 %max_id_V, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="104" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bnn_xcel.exit:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0">
<![CDATA[
bnn_xcel.exit:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="106" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="10">
<![CDATA[
._crit_edge.i:2  %mem_conv1_0_load = load i1* %mem_conv1_0_addr, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_0_load"/></StgValue>
</operation>

<operation id="107" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:3  %phitmp_i = select i1 %mem_conv1_0_load, i32 %max_id_V_cast2, i32 %output_V

]]></node>
<StgValue><ssdm name="phitmp_i"/></StgValue>
</operation>

<operation id="108" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:5  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="135" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="136" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
<port id="137" name="w_conv1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="w_conv2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="threshold1_V_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold1_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="threshold1_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold1_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="threshold1_V_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold1_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="threshold1_V_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold1_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="threshold1_V_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold1_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="threshold1_V_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold1_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="threshold1_V_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold1_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="threshold1_V_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold1_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="threshold2_V_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold2_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="threshold2_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold2_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="threshold2_V_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold2_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="threshold2_V_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold2_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="threshold2_V_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold2_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="threshold2_V_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold2_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="threshold2_V_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold2_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="threshold2_V_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold2_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="w_fc1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="b_fc1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="157" name="w_fc2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="158" name="b_fc2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="160" from="_ssdm_op_SpecInterface" to="empty" fromId="159" toId="23">
</dataflow>
<dataflow id="161" from="strm_out_V_V" to="empty" fromId="136" toId="23">
</dataflow>
<dataflow id="163" from="ap_fifo_str" to="empty" fromId="162" toId="23">
</dataflow>
<dataflow id="165" from="stg_164" to="empty" fromId="164" toId="23">
</dataflow>
<dataflow id="166" from="stg_164" to="empty" fromId="164" toId="23">
</dataflow>
<dataflow id="167" from="stg_164" to="empty" fromId="164" toId="23">
</dataflow>
<dataflow id="168" from="stg_164" to="empty" fromId="164" toId="23">
</dataflow>
<dataflow id="170" from="p_str" to="empty" fromId="169" toId="23">
</dataflow>
<dataflow id="171" from="p_str" to="empty" fromId="169" toId="23">
</dataflow>
<dataflow id="172" from="p_str" to="empty" fromId="169" toId="23">
</dataflow>
<dataflow id="174" from="stg_173" to="empty" fromId="173" toId="23">
</dataflow>
<dataflow id="175" from="stg_173" to="empty" fromId="173" toId="23">
</dataflow>
<dataflow id="177" from="stg_176" to="empty" fromId="176" toId="23">
</dataflow>
<dataflow id="178" from="stg_176" to="empty" fromId="176" toId="23">
</dataflow>
<dataflow id="179" from="p_str" to="empty" fromId="169" toId="23">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecInterface" to="empty_25" fromId="159" toId="24">
</dataflow>
<dataflow id="181" from="strm_in_V_V" to="empty_25" fromId="135" toId="24">
</dataflow>
<dataflow id="182" from="ap_fifo_str" to="empty_25" fromId="162" toId="24">
</dataflow>
<dataflow id="183" from="stg_164" to="empty_25" fromId="164" toId="24">
</dataflow>
<dataflow id="184" from="stg_164" to="empty_25" fromId="164" toId="24">
</dataflow>
<dataflow id="185" from="stg_164" to="empty_25" fromId="164" toId="24">
</dataflow>
<dataflow id="186" from="stg_164" to="empty_25" fromId="164" toId="24">
</dataflow>
<dataflow id="187" from="p_str" to="empty_25" fromId="169" toId="24">
</dataflow>
<dataflow id="188" from="p_str" to="empty_25" fromId="169" toId="24">
</dataflow>
<dataflow id="189" from="p_str" to="empty_25" fromId="169" toId="24">
</dataflow>
<dataflow id="190" from="stg_173" to="empty_25" fromId="173" toId="24">
</dataflow>
<dataflow id="191" from="stg_173" to="empty_25" fromId="173" toId="24">
</dataflow>
<dataflow id="192" from="stg_176" to="empty_25" fromId="176" toId="24">
</dataflow>
<dataflow id="193" from="stg_176" to="empty_25" fromId="176" toId="24">
</dataflow>
<dataflow id="194" from="p_str" to="empty_25" fromId="169" toId="24">
</dataflow>
<dataflow id="196" from="stg_195" to="mem_conv1_0" fromId="195" toId="25">
</dataflow>
<dataflow id="197" from="stg_195" to="mem_conv1_1" fromId="195" toId="26">
</dataflow>
<dataflow id="198" from="stg_195" to="mem_conv1_2" fromId="195" toId="27">
</dataflow>
<dataflow id="199" from="stg_195" to="mem_conv1_3" fromId="195" toId="28">
</dataflow>
<dataflow id="200" from="stg_195" to="mem_conv1_4" fromId="195" toId="29">
</dataflow>
<dataflow id="201" from="stg_195" to="mem_conv1_5" fromId="195" toId="30">
</dataflow>
<dataflow id="202" from="stg_195" to="mem_conv1_6" fromId="195" toId="31">
</dataflow>
<dataflow id="203" from="stg_195" to="mem_conv1_7" fromId="195" toId="32">
</dataflow>
<dataflow id="204" from="stg_195" to="mem_conv2_0" fromId="195" toId="33">
</dataflow>
<dataflow id="205" from="stg_195" to="mem_conv2_1" fromId="195" toId="34">
</dataflow>
<dataflow id="206" from="stg_195" to="mem_conv2_2" fromId="195" toId="35">
</dataflow>
<dataflow id="207" from="stg_195" to="mem_conv2_3" fromId="195" toId="36">
</dataflow>
<dataflow id="208" from="stg_195" to="mem_conv2_4" fromId="195" toId="37">
</dataflow>
<dataflow id="209" from="stg_195" to="mem_conv2_5" fromId="195" toId="38">
</dataflow>
<dataflow id="210" from="stg_195" to="mem_conv2_6" fromId="195" toId="39">
</dataflow>
<dataflow id="211" from="stg_195" to="mem_conv2_7" fromId="195" toId="40">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecBitsMap" to="stg_41" fromId="212" toId="41">
</dataflow>
<dataflow id="214" from="strm_in_V_V" to="stg_41" fromId="135" toId="41">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecBitsMap" to="stg_42" fromId="212" toId="42">
</dataflow>
<dataflow id="216" from="strm_out_V_V" to="stg_42" fromId="136" toId="42">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecTopModule" to="stg_43" fromId="217" toId="43">
</dataflow>
<dataflow id="220" from="dut_str" to="stg_43" fromId="219" toId="43">
</dataflow>
<dataflow id="221" from="stg_195" to="input_0" fromId="195" toId="44">
</dataflow>
<dataflow id="222" from="stg_195" to="input_1" fromId="195" toId="45">
</dataflow>
<dataflow id="223" from="stg_195" to="input_2" fromId="195" toId="46">
</dataflow>
<dataflow id="224" from="stg_195" to="input_3" fromId="195" toId="47">
</dataflow>
<dataflow id="225" from="stg_195" to="input_4" fromId="195" toId="48">
</dataflow>
<dataflow id="226" from="stg_195" to="input_5" fromId="195" toId="49">
</dataflow>
<dataflow id="227" from="stg_195" to="input_6" fromId="195" toId="50">
</dataflow>
<dataflow id="228" from="stg_195" to="input_7" fromId="195" toId="51">
</dataflow>
<dataflow id="230" from="stg_229" to="i" fromId="229" toId="53">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="231" from="stg_52" to="i" fromId="52" toId="53">
</dataflow>
<dataflow id="232" from="i_2" to="i" fromId="56" toId="53">
<BackEdge/>
<condition id="95">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="233" from="stg_69" to="i" fromId="69" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="234" from="i" to="exitcond1" fromId="53" toId="54">
</dataflow>
<dataflow id="236" from="stg_235" to="exitcond1" fromId="235" toId="54">
</dataflow>
<dataflow id="238" from="_ssdm_op_SpecLoopTripCount" to="empty_26" fromId="237" toId="55">
</dataflow>
<dataflow id="240" from="stg_239" to="empty_26" fromId="239" toId="55">
</dataflow>
<dataflow id="241" from="stg_239" to="empty_26" fromId="239" toId="55">
</dataflow>
<dataflow id="242" from="stg_239" to="empty_26" fromId="239" toId="55">
</dataflow>
<dataflow id="243" from="i" to="i_2" fromId="53" toId="56">
</dataflow>
<dataflow id="245" from="stg_244" to="i_2" fromId="244" toId="56">
</dataflow>
<dataflow id="246" from="exitcond1" to="stg_57" fromId="54" toId="57">
</dataflow>
<dataflow id="248" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_1" fromId="247" toId="58">
</dataflow>
<dataflow id="249" from="strm_in_V_V" to="tmp_V_1" fromId="135" toId="58">
</dataflow>
<dataflow id="250" from="i" to="tmp" fromId="53" toId="59">
</dataflow>
<dataflow id="252" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="tmp_s" fromId="251" toId="60">
</dataflow>
<dataflow id="253" from="tmp" to="tmp_s" fromId="59" toId="60">
</dataflow>
<dataflow id="255" from="stg_254" to="tmp_s" fromId="254" toId="60">
</dataflow>
<dataflow id="257" from="dut_pad" to="stg_62" fromId="256" toId="62">
</dataflow>
<dataflow id="258" from="input_0" to="stg_62" fromId="44" toId="62">
</dataflow>
<dataflow id="259" from="input_1" to="stg_62" fromId="45" toId="62">
</dataflow>
<dataflow id="260" from="input_2" to="stg_62" fromId="46" toId="62">
</dataflow>
<dataflow id="261" from="input_3" to="stg_62" fromId="47" toId="62">
</dataflow>
<dataflow id="262" from="input_4" to="stg_62" fromId="48" toId="62">
</dataflow>
<dataflow id="263" from="input_5" to="stg_62" fromId="49" toId="62">
</dataflow>
<dataflow id="264" from="input_6" to="stg_62" fromId="50" toId="62">
</dataflow>
<dataflow id="265" from="input_7" to="stg_62" fromId="51" toId="62">
</dataflow>
<dataflow id="266" from="mem_conv1_0" to="stg_62" fromId="25" toId="62">
</dataflow>
<dataflow id="267" from="mem_conv1_1" to="stg_62" fromId="26" toId="62">
</dataflow>
<dataflow id="268" from="mem_conv1_2" to="stg_62" fromId="27" toId="62">
</dataflow>
<dataflow id="269" from="mem_conv1_3" to="stg_62" fromId="28" toId="62">
</dataflow>
<dataflow id="270" from="mem_conv1_4" to="stg_62" fromId="29" toId="62">
</dataflow>
<dataflow id="271" from="mem_conv1_5" to="stg_62" fromId="30" toId="62">
</dataflow>
<dataflow id="272" from="mem_conv1_6" to="stg_62" fromId="31" toId="62">
</dataflow>
<dataflow id="273" from="mem_conv1_7" to="stg_62" fromId="32" toId="62">
</dataflow>
<dataflow id="275" from="stg_274" to="stg_62" fromId="274" toId="62">
</dataflow>
<dataflow id="277" from="stg_276" to="stg_62" fromId="276" toId="62">
</dataflow>
<dataflow id="279" from="stg_278" to="Hi_assign" fromId="278" toId="63">
<condition id="96">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="280" from="stg_61" to="Hi_assign" fromId="61" toId="63">
</dataflow>
<dataflow id="281" from="j" to="Hi_assign" fromId="68" toId="63">
<BackEdge/>
<condition id="97">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="282" from="stg_75" to="Hi_assign" fromId="75" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="283" from="Hi_assign" to="Hi_assign_cast4" fromId="63" toId="64">
</dataflow>
<dataflow id="284" from="Hi_assign" to="Hi_assign_cast3" fromId="63" toId="65">
</dataflow>
<dataflow id="285" from="Hi_assign" to="exitcond" fromId="63" toId="66">
</dataflow>
<dataflow id="287" from="stg_286" to="exitcond" fromId="286" toId="66">
</dataflow>
<dataflow id="288" from="_ssdm_op_SpecLoopTripCount" to="empty_27" fromId="237" toId="67">
</dataflow>
<dataflow id="290" from="stg_289" to="empty_27" fromId="289" toId="67">
</dataflow>
<dataflow id="291" from="stg_289" to="empty_27" fromId="289" toId="67">
</dataflow>
<dataflow id="292" from="stg_289" to="empty_27" fromId="289" toId="67">
</dataflow>
<dataflow id="293" from="Hi_assign" to="j" fromId="63" toId="68">
</dataflow>
<dataflow id="295" from="stg_294" to="j" fromId="294" toId="68">
</dataflow>
<dataflow id="296" from="exitcond" to="stg_69" fromId="66" toId="69">
</dataflow>
<dataflow id="298" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_20" fromId="297" toId="70">
</dataflow>
<dataflow id="299" from="tmp_V_1" to="tmp_20" fromId="58" toId="70">
</dataflow>
<dataflow id="300" from="Hi_assign_cast3" to="tmp_20" fromId="65" toId="70">
</dataflow>
<dataflow id="301" from="tmp_s" to="tmp_7" fromId="60" toId="71">
</dataflow>
<dataflow id="302" from="Hi_assign_cast4" to="tmp_7" fromId="64" toId="71">
</dataflow>
<dataflow id="303" from="tmp_7" to="newIndex1" fromId="71" toId="72">
</dataflow>
<dataflow id="304" from="input_0" to="input_0_addr" fromId="44" toId="73">
</dataflow>
<dataflow id="306" from="stg_305" to="input_0_addr" fromId="305" toId="73">
</dataflow>
<dataflow id="307" from="newIndex1" to="input_0_addr" fromId="72" toId="73">
</dataflow>
<dataflow id="308" from="tmp_20" to="stg_74" fromId="70" toId="74">
</dataflow>
<dataflow id="309" from="input_0_addr" to="stg_74" fromId="73" toId="74">
</dataflow>
<dataflow id="310" from="dut_pad" to="stg_76" fromId="256" toId="76">
</dataflow>
<dataflow id="311" from="input_0" to="stg_76" fromId="44" toId="76">
</dataflow>
<dataflow id="312" from="input_1" to="stg_76" fromId="45" toId="76">
</dataflow>
<dataflow id="313" from="input_2" to="stg_76" fromId="46" toId="76">
</dataflow>
<dataflow id="314" from="input_3" to="stg_76" fromId="47" toId="76">
</dataflow>
<dataflow id="315" from="input_4" to="stg_76" fromId="48" toId="76">
</dataflow>
<dataflow id="316" from="input_5" to="stg_76" fromId="49" toId="76">
</dataflow>
<dataflow id="317" from="input_6" to="stg_76" fromId="50" toId="76">
</dataflow>
<dataflow id="318" from="input_7" to="stg_76" fromId="51" toId="76">
</dataflow>
<dataflow id="319" from="mem_conv1_0" to="stg_76" fromId="25" toId="76">
</dataflow>
<dataflow id="320" from="mem_conv1_1" to="stg_76" fromId="26" toId="76">
</dataflow>
<dataflow id="321" from="mem_conv1_2" to="stg_76" fromId="27" toId="76">
</dataflow>
<dataflow id="322" from="mem_conv1_3" to="stg_76" fromId="28" toId="76">
</dataflow>
<dataflow id="323" from="mem_conv1_4" to="stg_76" fromId="29" toId="76">
</dataflow>
<dataflow id="324" from="mem_conv1_5" to="stg_76" fromId="30" toId="76">
</dataflow>
<dataflow id="325" from="mem_conv1_6" to="stg_76" fromId="31" toId="76">
</dataflow>
<dataflow id="326" from="mem_conv1_7" to="stg_76" fromId="32" toId="76">
</dataflow>
<dataflow id="327" from="stg_274" to="stg_76" fromId="274" toId="76">
</dataflow>
<dataflow id="328" from="stg_276" to="stg_76" fromId="276" toId="76">
</dataflow>
<dataflow id="330" from="dut_conv" to="stg_77" fromId="329" toId="77">
</dataflow>
<dataflow id="331" from="mem_conv1_0" to="stg_77" fromId="25" toId="77">
</dataflow>
<dataflow id="332" from="mem_conv1_1" to="stg_77" fromId="26" toId="77">
</dataflow>
<dataflow id="333" from="mem_conv1_2" to="stg_77" fromId="27" toId="77">
</dataflow>
<dataflow id="334" from="mem_conv1_3" to="stg_77" fromId="28" toId="77">
</dataflow>
<dataflow id="335" from="mem_conv1_4" to="stg_77" fromId="29" toId="77">
</dataflow>
<dataflow id="336" from="mem_conv1_5" to="stg_77" fromId="30" toId="77">
</dataflow>
<dataflow id="337" from="mem_conv1_6" to="stg_77" fromId="31" toId="77">
</dataflow>
<dataflow id="338" from="mem_conv1_7" to="stg_77" fromId="32" toId="77">
</dataflow>
<dataflow id="339" from="mem_conv2_0" to="stg_77" fromId="33" toId="77">
</dataflow>
<dataflow id="340" from="mem_conv2_1" to="stg_77" fromId="34" toId="77">
</dataflow>
<dataflow id="341" from="mem_conv2_2" to="stg_77" fromId="35" toId="77">
</dataflow>
<dataflow id="342" from="mem_conv2_3" to="stg_77" fromId="36" toId="77">
</dataflow>
<dataflow id="343" from="mem_conv2_4" to="stg_77" fromId="37" toId="77">
</dataflow>
<dataflow id="344" from="mem_conv2_5" to="stg_77" fromId="38" toId="77">
</dataflow>
<dataflow id="345" from="mem_conv2_6" to="stg_77" fromId="39" toId="77">
</dataflow>
<dataflow id="346" from="mem_conv2_7" to="stg_77" fromId="40" toId="77">
</dataflow>
<dataflow id="347" from="threshold1_V_0" to="stg_77" fromId="139" toId="77">
</dataflow>
<dataflow id="348" from="threshold1_V_1" to="stg_77" fromId="140" toId="77">
</dataflow>
<dataflow id="349" from="threshold1_V_2" to="stg_77" fromId="141" toId="77">
</dataflow>
<dataflow id="350" from="threshold1_V_3" to="stg_77" fromId="142" toId="77">
</dataflow>
<dataflow id="351" from="threshold1_V_4" to="stg_77" fromId="143" toId="77">
</dataflow>
<dataflow id="352" from="threshold1_V_5" to="stg_77" fromId="144" toId="77">
</dataflow>
<dataflow id="353" from="threshold1_V_6" to="stg_77" fromId="145" toId="77">
</dataflow>
<dataflow id="354" from="threshold1_V_7" to="stg_77" fromId="146" toId="77">
</dataflow>
<dataflow id="355" from="stg_274" to="stg_77" fromId="274" toId="77">
</dataflow>
<dataflow id="357" from="stg_356" to="stg_77" fromId="356" toId="77">
</dataflow>
<dataflow id="359" from="stg_358" to="stg_77" fromId="358" toId="77">
</dataflow>
<dataflow id="361" from="stg_360" to="stg_77" fromId="360" toId="77">
</dataflow>
<dataflow id="362" from="w_conv1" to="stg_77" fromId="137" toId="77">
</dataflow>
<dataflow id="363" from="w_conv2" to="stg_77" fromId="138" toId="77">
</dataflow>
<dataflow id="364" from="dut_conv" to="stg_78" fromId="329" toId="78">
</dataflow>
<dataflow id="365" from="mem_conv1_0" to="stg_78" fromId="25" toId="78">
</dataflow>
<dataflow id="366" from="mem_conv1_1" to="stg_78" fromId="26" toId="78">
</dataflow>
<dataflow id="367" from="mem_conv1_2" to="stg_78" fromId="27" toId="78">
</dataflow>
<dataflow id="368" from="mem_conv1_3" to="stg_78" fromId="28" toId="78">
</dataflow>
<dataflow id="369" from="mem_conv1_4" to="stg_78" fromId="29" toId="78">
</dataflow>
<dataflow id="370" from="mem_conv1_5" to="stg_78" fromId="30" toId="78">
</dataflow>
<dataflow id="371" from="mem_conv1_6" to="stg_78" fromId="31" toId="78">
</dataflow>
<dataflow id="372" from="mem_conv1_7" to="stg_78" fromId="32" toId="78">
</dataflow>
<dataflow id="373" from="mem_conv2_0" to="stg_78" fromId="33" toId="78">
</dataflow>
<dataflow id="374" from="mem_conv2_1" to="stg_78" fromId="34" toId="78">
</dataflow>
<dataflow id="375" from="mem_conv2_2" to="stg_78" fromId="35" toId="78">
</dataflow>
<dataflow id="376" from="mem_conv2_3" to="stg_78" fromId="36" toId="78">
</dataflow>
<dataflow id="377" from="mem_conv2_4" to="stg_78" fromId="37" toId="78">
</dataflow>
<dataflow id="378" from="mem_conv2_5" to="stg_78" fromId="38" toId="78">
</dataflow>
<dataflow id="379" from="mem_conv2_6" to="stg_78" fromId="39" toId="78">
</dataflow>
<dataflow id="380" from="mem_conv2_7" to="stg_78" fromId="40" toId="78">
</dataflow>
<dataflow id="381" from="threshold1_V_0" to="stg_78" fromId="139" toId="78">
</dataflow>
<dataflow id="382" from="threshold1_V_1" to="stg_78" fromId="140" toId="78">
</dataflow>
<dataflow id="383" from="threshold1_V_2" to="stg_78" fromId="141" toId="78">
</dataflow>
<dataflow id="384" from="threshold1_V_3" to="stg_78" fromId="142" toId="78">
</dataflow>
<dataflow id="385" from="threshold1_V_4" to="stg_78" fromId="143" toId="78">
</dataflow>
<dataflow id="386" from="threshold1_V_5" to="stg_78" fromId="144" toId="78">
</dataflow>
<dataflow id="387" from="threshold1_V_6" to="stg_78" fromId="145" toId="78">
</dataflow>
<dataflow id="388" from="threshold1_V_7" to="stg_78" fromId="146" toId="78">
</dataflow>
<dataflow id="389" from="stg_274" to="stg_78" fromId="274" toId="78">
</dataflow>
<dataflow id="390" from="stg_356" to="stg_78" fromId="356" toId="78">
</dataflow>
<dataflow id="391" from="stg_358" to="stg_78" fromId="358" toId="78">
</dataflow>
<dataflow id="392" from="stg_360" to="stg_78" fromId="360" toId="78">
</dataflow>
<dataflow id="393" from="w_conv1" to="stg_78" fromId="137" toId="78">
</dataflow>
<dataflow id="394" from="w_conv2" to="stg_78" fromId="138" toId="78">
</dataflow>
<dataflow id="396" from="dut_max_pool" to="stg_79" fromId="395" toId="79">
</dataflow>
<dataflow id="397" from="mem_conv2_0" to="stg_79" fromId="33" toId="79">
</dataflow>
<dataflow id="398" from="mem_conv2_1" to="stg_79" fromId="34" toId="79">
</dataflow>
<dataflow id="399" from="mem_conv2_2" to="stg_79" fromId="35" toId="79">
</dataflow>
<dataflow id="400" from="mem_conv2_3" to="stg_79" fromId="36" toId="79">
</dataflow>
<dataflow id="401" from="mem_conv2_4" to="stg_79" fromId="37" toId="79">
</dataflow>
<dataflow id="402" from="mem_conv2_5" to="stg_79" fromId="38" toId="79">
</dataflow>
<dataflow id="403" from="mem_conv2_6" to="stg_79" fromId="39" toId="79">
</dataflow>
<dataflow id="404" from="mem_conv2_7" to="stg_79" fromId="40" toId="79">
</dataflow>
<dataflow id="405" from="mem_conv1_0" to="stg_79" fromId="25" toId="79">
</dataflow>
<dataflow id="406" from="mem_conv1_1" to="stg_79" fromId="26" toId="79">
</dataflow>
<dataflow id="407" from="mem_conv1_2" to="stg_79" fromId="27" toId="79">
</dataflow>
<dataflow id="408" from="mem_conv1_3" to="stg_79" fromId="28" toId="79">
</dataflow>
<dataflow id="409" from="mem_conv1_4" to="stg_79" fromId="29" toId="79">
</dataflow>
<dataflow id="410" from="mem_conv1_5" to="stg_79" fromId="30" toId="79">
</dataflow>
<dataflow id="411" from="mem_conv1_6" to="stg_79" fromId="31" toId="79">
</dataflow>
<dataflow id="412" from="mem_conv1_7" to="stg_79" fromId="32" toId="79">
</dataflow>
<dataflow id="413" from="stg_356" to="stg_79" fromId="356" toId="79">
</dataflow>
<dataflow id="414" from="stg_276" to="stg_79" fromId="276" toId="79">
</dataflow>
<dataflow id="415" from="dut_max_pool" to="stg_80" fromId="395" toId="80">
</dataflow>
<dataflow id="416" from="mem_conv2_0" to="stg_80" fromId="33" toId="80">
</dataflow>
<dataflow id="417" from="mem_conv2_1" to="stg_80" fromId="34" toId="80">
</dataflow>
<dataflow id="418" from="mem_conv2_2" to="stg_80" fromId="35" toId="80">
</dataflow>
<dataflow id="419" from="mem_conv2_3" to="stg_80" fromId="36" toId="80">
</dataflow>
<dataflow id="420" from="mem_conv2_4" to="stg_80" fromId="37" toId="80">
</dataflow>
<dataflow id="421" from="mem_conv2_5" to="stg_80" fromId="38" toId="80">
</dataflow>
<dataflow id="422" from="mem_conv2_6" to="stg_80" fromId="39" toId="80">
</dataflow>
<dataflow id="423" from="mem_conv2_7" to="stg_80" fromId="40" toId="80">
</dataflow>
<dataflow id="424" from="mem_conv1_0" to="stg_80" fromId="25" toId="80">
</dataflow>
<dataflow id="425" from="mem_conv1_1" to="stg_80" fromId="26" toId="80">
</dataflow>
<dataflow id="426" from="mem_conv1_2" to="stg_80" fromId="27" toId="80">
</dataflow>
<dataflow id="427" from="mem_conv1_3" to="stg_80" fromId="28" toId="80">
</dataflow>
<dataflow id="428" from="mem_conv1_4" to="stg_80" fromId="29" toId="80">
</dataflow>
<dataflow id="429" from="mem_conv1_5" to="stg_80" fromId="30" toId="80">
</dataflow>
<dataflow id="430" from="mem_conv1_6" to="stg_80" fromId="31" toId="80">
</dataflow>
<dataflow id="431" from="mem_conv1_7" to="stg_80" fromId="32" toId="80">
</dataflow>
<dataflow id="432" from="stg_356" to="stg_80" fromId="356" toId="80">
</dataflow>
<dataflow id="433" from="stg_276" to="stg_80" fromId="276" toId="80">
</dataflow>
<dataflow id="434" from="dut_pad" to="stg_81" fromId="256" toId="81">
</dataflow>
<dataflow id="435" from="mem_conv1_0" to="stg_81" fromId="25" toId="81">
</dataflow>
<dataflow id="436" from="mem_conv1_1" to="stg_81" fromId="26" toId="81">
</dataflow>
<dataflow id="437" from="mem_conv1_2" to="stg_81" fromId="27" toId="81">
</dataflow>
<dataflow id="438" from="mem_conv1_3" to="stg_81" fromId="28" toId="81">
</dataflow>
<dataflow id="439" from="mem_conv1_4" to="stg_81" fromId="29" toId="81">
</dataflow>
<dataflow id="440" from="mem_conv1_5" to="stg_81" fromId="30" toId="81">
</dataflow>
<dataflow id="441" from="mem_conv1_6" to="stg_81" fromId="31" toId="81">
</dataflow>
<dataflow id="442" from="mem_conv1_7" to="stg_81" fromId="32" toId="81">
</dataflow>
<dataflow id="443" from="mem_conv2_0" to="stg_81" fromId="33" toId="81">
</dataflow>
<dataflow id="444" from="mem_conv2_1" to="stg_81" fromId="34" toId="81">
</dataflow>
<dataflow id="445" from="mem_conv2_2" to="stg_81" fromId="35" toId="81">
</dataflow>
<dataflow id="446" from="mem_conv2_3" to="stg_81" fromId="36" toId="81">
</dataflow>
<dataflow id="447" from="mem_conv2_4" to="stg_81" fromId="37" toId="81">
</dataflow>
<dataflow id="448" from="mem_conv2_5" to="stg_81" fromId="38" toId="81">
</dataflow>
<dataflow id="449" from="mem_conv2_6" to="stg_81" fromId="39" toId="81">
</dataflow>
<dataflow id="450" from="mem_conv2_7" to="stg_81" fromId="40" toId="81">
</dataflow>
<dataflow id="451" from="stg_356" to="stg_81" fromId="356" toId="81">
</dataflow>
<dataflow id="453" from="stg_452" to="stg_81" fromId="452" toId="81">
</dataflow>
<dataflow id="454" from="dut_pad" to="stg_82" fromId="256" toId="82">
</dataflow>
<dataflow id="455" from="mem_conv1_0" to="stg_82" fromId="25" toId="82">
</dataflow>
<dataflow id="456" from="mem_conv1_1" to="stg_82" fromId="26" toId="82">
</dataflow>
<dataflow id="457" from="mem_conv1_2" to="stg_82" fromId="27" toId="82">
</dataflow>
<dataflow id="458" from="mem_conv1_3" to="stg_82" fromId="28" toId="82">
</dataflow>
<dataflow id="459" from="mem_conv1_4" to="stg_82" fromId="29" toId="82">
</dataflow>
<dataflow id="460" from="mem_conv1_5" to="stg_82" fromId="30" toId="82">
</dataflow>
<dataflow id="461" from="mem_conv1_6" to="stg_82" fromId="31" toId="82">
</dataflow>
<dataflow id="462" from="mem_conv1_7" to="stg_82" fromId="32" toId="82">
</dataflow>
<dataflow id="463" from="mem_conv2_0" to="stg_82" fromId="33" toId="82">
</dataflow>
<dataflow id="464" from="mem_conv2_1" to="stg_82" fromId="34" toId="82">
</dataflow>
<dataflow id="465" from="mem_conv2_2" to="stg_82" fromId="35" toId="82">
</dataflow>
<dataflow id="466" from="mem_conv2_3" to="stg_82" fromId="36" toId="82">
</dataflow>
<dataflow id="467" from="mem_conv2_4" to="stg_82" fromId="37" toId="82">
</dataflow>
<dataflow id="468" from="mem_conv2_5" to="stg_82" fromId="38" toId="82">
</dataflow>
<dataflow id="469" from="mem_conv2_6" to="stg_82" fromId="39" toId="82">
</dataflow>
<dataflow id="470" from="mem_conv2_7" to="stg_82" fromId="40" toId="82">
</dataflow>
<dataflow id="471" from="stg_356" to="stg_82" fromId="356" toId="82">
</dataflow>
<dataflow id="472" from="stg_452" to="stg_82" fromId="452" toId="82">
</dataflow>
<dataflow id="473" from="dut_conv" to="stg_83" fromId="329" toId="83">
</dataflow>
<dataflow id="474" from="mem_conv2_0" to="stg_83" fromId="33" toId="83">
</dataflow>
<dataflow id="475" from="mem_conv2_1" to="stg_83" fromId="34" toId="83">
</dataflow>
<dataflow id="476" from="mem_conv2_2" to="stg_83" fromId="35" toId="83">
</dataflow>
<dataflow id="477" from="mem_conv2_3" to="stg_83" fromId="36" toId="83">
</dataflow>
<dataflow id="478" from="mem_conv2_4" to="stg_83" fromId="37" toId="83">
</dataflow>
<dataflow id="479" from="mem_conv2_5" to="stg_83" fromId="38" toId="83">
</dataflow>
<dataflow id="480" from="mem_conv2_6" to="stg_83" fromId="39" toId="83">
</dataflow>
<dataflow id="481" from="mem_conv2_7" to="stg_83" fromId="40" toId="83">
</dataflow>
<dataflow id="482" from="mem_conv1_0" to="stg_83" fromId="25" toId="83">
</dataflow>
<dataflow id="483" from="mem_conv1_1" to="stg_83" fromId="26" toId="83">
</dataflow>
<dataflow id="484" from="mem_conv1_2" to="stg_83" fromId="27" toId="83">
</dataflow>
<dataflow id="485" from="mem_conv1_3" to="stg_83" fromId="28" toId="83">
</dataflow>
<dataflow id="486" from="mem_conv1_4" to="stg_83" fromId="29" toId="83">
</dataflow>
<dataflow id="487" from="mem_conv1_5" to="stg_83" fromId="30" toId="83">
</dataflow>
<dataflow id="488" from="mem_conv1_6" to="stg_83" fromId="31" toId="83">
</dataflow>
<dataflow id="489" from="mem_conv1_7" to="stg_83" fromId="32" toId="83">
</dataflow>
<dataflow id="490" from="threshold2_V_0" to="stg_83" fromId="147" toId="83">
</dataflow>
<dataflow id="491" from="threshold2_V_1" to="stg_83" fromId="148" toId="83">
</dataflow>
<dataflow id="492" from="threshold2_V_2" to="stg_83" fromId="149" toId="83">
</dataflow>
<dataflow id="493" from="threshold2_V_3" to="stg_83" fromId="150" toId="83">
</dataflow>
<dataflow id="494" from="threshold2_V_4" to="stg_83" fromId="151" toId="83">
</dataflow>
<dataflow id="495" from="threshold2_V_5" to="stg_83" fromId="152" toId="83">
</dataflow>
<dataflow id="496" from="threshold2_V_6" to="stg_83" fromId="153" toId="83">
</dataflow>
<dataflow id="497" from="threshold2_V_7" to="stg_83" fromId="154" toId="83">
</dataflow>
<dataflow id="498" from="stg_356" to="stg_83" fromId="356" toId="83">
</dataflow>
<dataflow id="500" from="stg_499" to="stg_83" fromId="499" toId="83">
</dataflow>
<dataflow id="502" from="stg_501" to="stg_83" fromId="501" toId="83">
</dataflow>
<dataflow id="504" from="stg_503" to="stg_83" fromId="503" toId="83">
</dataflow>
<dataflow id="505" from="w_conv1" to="stg_83" fromId="137" toId="83">
</dataflow>
<dataflow id="506" from="w_conv2" to="stg_83" fromId="138" toId="83">
</dataflow>
<dataflow id="507" from="dut_conv" to="stg_84" fromId="329" toId="84">
</dataflow>
<dataflow id="508" from="mem_conv2_0" to="stg_84" fromId="33" toId="84">
</dataflow>
<dataflow id="509" from="mem_conv2_1" to="stg_84" fromId="34" toId="84">
</dataflow>
<dataflow id="510" from="mem_conv2_2" to="stg_84" fromId="35" toId="84">
</dataflow>
<dataflow id="511" from="mem_conv2_3" to="stg_84" fromId="36" toId="84">
</dataflow>
<dataflow id="512" from="mem_conv2_4" to="stg_84" fromId="37" toId="84">
</dataflow>
<dataflow id="513" from="mem_conv2_5" to="stg_84" fromId="38" toId="84">
</dataflow>
<dataflow id="514" from="mem_conv2_6" to="stg_84" fromId="39" toId="84">
</dataflow>
<dataflow id="515" from="mem_conv2_7" to="stg_84" fromId="40" toId="84">
</dataflow>
<dataflow id="516" from="mem_conv1_0" to="stg_84" fromId="25" toId="84">
</dataflow>
<dataflow id="517" from="mem_conv1_1" to="stg_84" fromId="26" toId="84">
</dataflow>
<dataflow id="518" from="mem_conv1_2" to="stg_84" fromId="27" toId="84">
</dataflow>
<dataflow id="519" from="mem_conv1_3" to="stg_84" fromId="28" toId="84">
</dataflow>
<dataflow id="520" from="mem_conv1_4" to="stg_84" fromId="29" toId="84">
</dataflow>
<dataflow id="521" from="mem_conv1_5" to="stg_84" fromId="30" toId="84">
</dataflow>
<dataflow id="522" from="mem_conv1_6" to="stg_84" fromId="31" toId="84">
</dataflow>
<dataflow id="523" from="mem_conv1_7" to="stg_84" fromId="32" toId="84">
</dataflow>
<dataflow id="524" from="threshold2_V_0" to="stg_84" fromId="147" toId="84">
</dataflow>
<dataflow id="525" from="threshold2_V_1" to="stg_84" fromId="148" toId="84">
</dataflow>
<dataflow id="526" from="threshold2_V_2" to="stg_84" fromId="149" toId="84">
</dataflow>
<dataflow id="527" from="threshold2_V_3" to="stg_84" fromId="150" toId="84">
</dataflow>
<dataflow id="528" from="threshold2_V_4" to="stg_84" fromId="151" toId="84">
</dataflow>
<dataflow id="529" from="threshold2_V_5" to="stg_84" fromId="152" toId="84">
</dataflow>
<dataflow id="530" from="threshold2_V_6" to="stg_84" fromId="153" toId="84">
</dataflow>
<dataflow id="531" from="threshold2_V_7" to="stg_84" fromId="154" toId="84">
</dataflow>
<dataflow id="532" from="stg_356" to="stg_84" fromId="356" toId="84">
</dataflow>
<dataflow id="533" from="stg_499" to="stg_84" fromId="499" toId="84">
</dataflow>
<dataflow id="534" from="stg_501" to="stg_84" fromId="501" toId="84">
</dataflow>
<dataflow id="535" from="stg_503" to="stg_84" fromId="503" toId="84">
</dataflow>
<dataflow id="536" from="w_conv1" to="stg_84" fromId="137" toId="84">
</dataflow>
<dataflow id="537" from="w_conv2" to="stg_84" fromId="138" toId="84">
</dataflow>
<dataflow id="538" from="dut_max_pool" to="stg_85" fromId="395" toId="85">
</dataflow>
<dataflow id="539" from="mem_conv1_0" to="stg_85" fromId="25" toId="85">
</dataflow>
<dataflow id="540" from="mem_conv1_1" to="stg_85" fromId="26" toId="85">
</dataflow>
<dataflow id="541" from="mem_conv1_2" to="stg_85" fromId="27" toId="85">
</dataflow>
<dataflow id="542" from="mem_conv1_3" to="stg_85" fromId="28" toId="85">
</dataflow>
<dataflow id="543" from="mem_conv1_4" to="stg_85" fromId="29" toId="85">
</dataflow>
<dataflow id="544" from="mem_conv1_5" to="stg_85" fromId="30" toId="85">
</dataflow>
<dataflow id="545" from="mem_conv1_6" to="stg_85" fromId="31" toId="85">
</dataflow>
<dataflow id="546" from="mem_conv1_7" to="stg_85" fromId="32" toId="85">
</dataflow>
<dataflow id="547" from="mem_conv2_0" to="stg_85" fromId="33" toId="85">
</dataflow>
<dataflow id="548" from="mem_conv2_1" to="stg_85" fromId="34" toId="85">
</dataflow>
<dataflow id="549" from="mem_conv2_2" to="stg_85" fromId="35" toId="85">
</dataflow>
<dataflow id="550" from="mem_conv2_3" to="stg_85" fromId="36" toId="85">
</dataflow>
<dataflow id="551" from="mem_conv2_4" to="stg_85" fromId="37" toId="85">
</dataflow>
<dataflow id="552" from="mem_conv2_5" to="stg_85" fromId="38" toId="85">
</dataflow>
<dataflow id="553" from="mem_conv2_6" to="stg_85" fromId="39" toId="85">
</dataflow>
<dataflow id="554" from="mem_conv2_7" to="stg_85" fromId="40" toId="85">
</dataflow>
<dataflow id="555" from="stg_499" to="stg_85" fromId="499" toId="85">
</dataflow>
<dataflow id="556" from="stg_452" to="stg_85" fromId="452" toId="85">
</dataflow>
<dataflow id="557" from="dut_max_pool" to="stg_86" fromId="395" toId="86">
</dataflow>
<dataflow id="558" from="mem_conv1_0" to="stg_86" fromId="25" toId="86">
</dataflow>
<dataflow id="559" from="mem_conv1_1" to="stg_86" fromId="26" toId="86">
</dataflow>
<dataflow id="560" from="mem_conv1_2" to="stg_86" fromId="27" toId="86">
</dataflow>
<dataflow id="561" from="mem_conv1_3" to="stg_86" fromId="28" toId="86">
</dataflow>
<dataflow id="562" from="mem_conv1_4" to="stg_86" fromId="29" toId="86">
</dataflow>
<dataflow id="563" from="mem_conv1_5" to="stg_86" fromId="30" toId="86">
</dataflow>
<dataflow id="564" from="mem_conv1_6" to="stg_86" fromId="31" toId="86">
</dataflow>
<dataflow id="565" from="mem_conv1_7" to="stg_86" fromId="32" toId="86">
</dataflow>
<dataflow id="566" from="mem_conv2_0" to="stg_86" fromId="33" toId="86">
</dataflow>
<dataflow id="567" from="mem_conv2_1" to="stg_86" fromId="34" toId="86">
</dataflow>
<dataflow id="568" from="mem_conv2_2" to="stg_86" fromId="35" toId="86">
</dataflow>
<dataflow id="569" from="mem_conv2_3" to="stg_86" fromId="36" toId="86">
</dataflow>
<dataflow id="570" from="mem_conv2_4" to="stg_86" fromId="37" toId="86">
</dataflow>
<dataflow id="571" from="mem_conv2_5" to="stg_86" fromId="38" toId="86">
</dataflow>
<dataflow id="572" from="mem_conv2_6" to="stg_86" fromId="39" toId="86">
</dataflow>
<dataflow id="573" from="mem_conv2_7" to="stg_86" fromId="40" toId="86">
</dataflow>
<dataflow id="574" from="stg_499" to="stg_86" fromId="499" toId="86">
</dataflow>
<dataflow id="575" from="stg_452" to="stg_86" fromId="452" toId="86">
</dataflow>
<dataflow id="577" from="dut_reshape" to="stg_87" fromId="576" toId="87">
</dataflow>
<dataflow id="578" from="mem_conv2_0" to="stg_87" fromId="33" toId="87">
</dataflow>
<dataflow id="579" from="mem_conv1_0" to="stg_87" fromId="25" toId="87">
</dataflow>
<dataflow id="580" from="dut_reshape" to="stg_88" fromId="576" toId="88">
</dataflow>
<dataflow id="581" from="mem_conv2_0" to="stg_88" fromId="33" toId="88">
</dataflow>
<dataflow id="582" from="mem_conv1_0" to="stg_88" fromId="25" toId="88">
</dataflow>
<dataflow id="584" from="dut_dense.1" to="stg_89" fromId="583" toId="89">
</dataflow>
<dataflow id="585" from="mem_conv1_0" to="stg_89" fromId="25" toId="89">
</dataflow>
<dataflow id="586" from="mem_conv2_0" to="stg_89" fromId="33" toId="89">
</dataflow>
<dataflow id="587" from="w_fc1" to="stg_89" fromId="155" toId="89">
</dataflow>
<dataflow id="588" from="b_fc1" to="stg_89" fromId="156" toId="89">
</dataflow>
<dataflow id="589" from="dut_dense.1" to="stg_90" fromId="583" toId="90">
</dataflow>
<dataflow id="590" from="mem_conv1_0" to="stg_90" fromId="25" toId="90">
</dataflow>
<dataflow id="591" from="mem_conv2_0" to="stg_90" fromId="33" toId="90">
</dataflow>
<dataflow id="592" from="w_fc1" to="stg_90" fromId="155" toId="90">
</dataflow>
<dataflow id="593" from="b_fc1" to="stg_90" fromId="156" toId="90">
</dataflow>
<dataflow id="595" from="dut_dense" to="stg_91" fromId="594" toId="91">
</dataflow>
<dataflow id="596" from="mem_conv2_0" to="stg_91" fromId="33" toId="91">
</dataflow>
<dataflow id="597" from="mem_conv1_0" to="stg_91" fromId="25" toId="91">
</dataflow>
<dataflow id="598" from="w_fc2" to="stg_91" fromId="157" toId="91">
</dataflow>
<dataflow id="599" from="b_fc2" to="stg_91" fromId="158" toId="91">
</dataflow>
<dataflow id="600" from="dut_dense" to="stg_92" fromId="594" toId="92">
</dataflow>
<dataflow id="601" from="mem_conv2_0" to="stg_92" fromId="33" toId="92">
</dataflow>
<dataflow id="602" from="mem_conv1_0" to="stg_92" fromId="25" toId="92">
</dataflow>
<dataflow id="603" from="w_fc2" to="stg_92" fromId="157" toId="92">
</dataflow>
<dataflow id="604" from="b_fc2" to="stg_92" fromId="158" toId="92">
</dataflow>
<dataflow id="605" from="stg_164" to="output_V" fromId="164" toId="94">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="606" from="stg_93" to="output_V" fromId="93" toId="94">
</dataflow>
<dataflow id="607" from="phitmp_i" to="output_V" fromId="107" toId="94">
<BackEdge/>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="608" from="stg_108" to="output_V" fromId="108" toId="94">
<BackEdge/>
</dataflow>
<dataflow id="609" from="stg_244" to="max_id_V" fromId="244" toId="95">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="610" from="stg_93" to="max_id_V" fromId="93" toId="95">
</dataflow>
<dataflow id="611" from="i_3" to="max_id_V" fromId="103" toId="95">
<BackEdge/>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="612" from="stg_108" to="max_id_V" fromId="108" toId="95">
<BackEdge/>
</dataflow>
<dataflow id="613" from="max_id_V" to="max_id_V_cast2" fromId="95" toId="96">
</dataflow>
<dataflow id="614" from="max_id_V" to="exitcond_i" fromId="95" toId="97">
</dataflow>
<dataflow id="616" from="stg_615" to="exitcond_i" fromId="615" toId="97">
</dataflow>
<dataflow id="617" from="_ssdm_op_SpecLoopTripCount" to="empty_28" fromId="237" toId="98">
</dataflow>
<dataflow id="619" from="stg_618" to="empty_28" fromId="618" toId="98">
</dataflow>
<dataflow id="620" from="stg_618" to="empty_28" fromId="618" toId="98">
</dataflow>
<dataflow id="621" from="stg_618" to="empty_28" fromId="618" toId="98">
</dataflow>
<dataflow id="622" from="exitcond_i" to="stg_99" fromId="97" toId="99">
</dataflow>
<dataflow id="623" from="max_id_V" to="newIndex32_i" fromId="95" toId="100">
</dataflow>
<dataflow id="624" from="mem_conv1_0" to="mem_conv1_0_addr" fromId="25" toId="101">
</dataflow>
<dataflow id="625" from="stg_305" to="mem_conv1_0_addr" fromId="305" toId="101">
</dataflow>
<dataflow id="626" from="newIndex32_i" to="mem_conv1_0_addr" fromId="100" toId="101">
</dataflow>
<dataflow id="627" from="mem_conv1_0_addr" to="mem_conv1_0_load" fromId="101" toId="102">
</dataflow>
<dataflow id="628" from="max_id_V" to="i_3" fromId="95" toId="103">
</dataflow>
<dataflow id="629" from="stg_244" to="i_3" fromId="244" toId="103">
</dataflow>
<dataflow id="631" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="stg_104" fromId="630" toId="104">
</dataflow>
<dataflow id="632" from="strm_out_V_V" to="stg_104" fromId="136" toId="104">
</dataflow>
<dataflow id="633" from="output_V" to="stg_104" fromId="94" toId="104">
</dataflow>
<dataflow id="634" from="mem_conv1_0_addr" to="mem_conv1_0_load" fromId="101" toId="106">
</dataflow>
<dataflow id="635" from="mem_conv1_0_load" to="phitmp_i" fromId="106" toId="107">
</dataflow>
<dataflow id="636" from="max_id_V_cast2" to="phitmp_i" fromId="96" toId="107">
</dataflow>
<dataflow id="637" from="output_V" to="phitmp_i" fromId="94" toId="107">
</dataflow>
<dataflow id="638" from="exitcond1" to="stg_2" fromId="54" toId="2">
</dataflow>
<dataflow id="639" from="exitcond" to="stg_3" fromId="66" toId="3">
</dataflow>
<dataflow id="640" from="exitcond_i" to="stg_21" fromId="97" toId="21">
</dataflow>
</dataflows>


</stg>
