14:58:58 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
14:59:00 INFO  : Processing command line option -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf.
14:59:02 INFO  : XSDB server has started successfully.
15:01:11 INFO  : Saving repository preferences.
15:01:11 INFO  : Reading in cores from local repositories: 
		 C:\Users\mr_co_000\Documents\GitHub\ECE495\FinalProject\Filter\ip_repo\myGrayscale_1.0
15:01:11 INFO  : Cleaning BSP projects in the workspace.
15:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652080A" && level==0} -index 1' command is executed.
15:20:12 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652080A" && level==0} -index 1' command is executed.
15:20:45 INFO  : 'fpga -state' command is executed.
15:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0' command is executed.
15:20:52 INFO  : Mermory regions for PS have been updated.
15:20:52 INFO  : Sourcing of 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0' command is executed.
15:20:58 INFO  : 'ps7_init' command is executed.
15:20:59 INFO  : 'ps7_post_config' command is executed.
15:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:01 INFO  : The application 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/photoFilter/Debug/photoFilter.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0
memmap -addr 1136656384 -size 65536 -flags 3
memmap -addr 4160782336 -size 4096 -flags 3
memmap -addr 4160786432 -size 4096 -flags 3
memmap -addr 4160790528 -size 4096 -flags 3
memmap -addr 4160794624 -size 4096 -flags 3
memmap -addr 4169138176 -size 1048576 -flags 3
memmap -addr 1048576 -size 535822336 -flags 3
memmap -addr 4160774144 -size 4096 -flags 3
memmap -addr 4160778240 -size 256 -flags 3
memmap -addr 4160765952 -size 4096 -flags 3
memmap -addr 4160761856 -size 4096 -flags 3
memmap -addr 3758141440 -size 4096 -flags 3
memmap -addr 4176478720 -size 256 -flags 3
memmap -addr 4170186752 -size 1048576 -flags 3
memmap -addr 3758112768 -size 4096 -flags 3
memmap -addr 4176482304 -size 4096 -flags 3
memmap -addr 3760193536 -size 4096 -flags 3
memmap -addr 4176486400 -size 4096 -flags 3
memmap -addr 4160798720 -size 4096 -flags 3
memmap -addr 4176486400 -size 4096 -flags 3
memmap -addr 4169732096 -size 4096 -flags 3
memmap -addr 3758149632 -size 4096 -flags 3
memmap -addr 4227858432 -size 16777216 -flags 3
memmap -addr 0 -size 196608 -flags 3
memmap -addr 4294901760 -size 65024 -flags 3
memmap -addr 4176478208 -size 253 -flags 3
memmap -addr 4176482304 -size 4096 -flags 3
memmap -addr 4176479744 -size 32 -flags 3
memmap -addr 4176479776 -size 224 -flags 3
memmap -addr 3759144960 -size 4096 -flags 3
memmap -addr 4160749568 -size 4096 -flags 3
memmap -addr 3758100480 -size 4096 -flags 3
memmap -addr 3758104576 -size 4096 -flags 3
memmap -addr 4160778496 -size 33 -flags 3
source C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0
dow C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/photoFilter/Debug/photoFilter.elf
----------------End of Script----------------

15:21:02 INFO  : Memory regions updated for context APU
15:21:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:02 INFO  : 'con' command is executed.
15:21:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0
con
----------------End of Script----------------

15:22:44 INFO  : Disconnected from the channel tcfchan#1.
15:22:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652080A" && level==0} -index 1' command is executed.
15:22:45 INFO  : 'fpga -state' command is executed.
15:22:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0' command is executed.
15:22:51 INFO  : Mermory regions for PS have been updated.
15:22:51 INFO  : Sourcing of 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0' command is executed.
15:23:04 INFO  : 'ps7_init' command is executed.
15:23:04 INFO  : 'ps7_post_config' command is executed.
15:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:06 INFO  : The application 'C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/photoFilter/Debug/photoFilter.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0
memmap -addr 1136656384 -size 65536 -flags 3
memmap -addr 4160782336 -size 4096 -flags 3
memmap -addr 4160786432 -size 4096 -flags 3
memmap -addr 4160790528 -size 4096 -flags 3
memmap -addr 4160794624 -size 4096 -flags 3
memmap -addr 4169138176 -size 1048576 -flags 3
memmap -addr 1048576 -size 535822336 -flags 3
memmap -addr 4160774144 -size 4096 -flags 3
memmap -addr 4160778240 -size 256 -flags 3
memmap -addr 4160765952 -size 4096 -flags 3
memmap -addr 4160761856 -size 4096 -flags 3
memmap -addr 3758141440 -size 4096 -flags 3
memmap -addr 4176478720 -size 256 -flags 3
memmap -addr 4170186752 -size 1048576 -flags 3
memmap -addr 3758112768 -size 4096 -flags 3
memmap -addr 4176482304 -size 4096 -flags 3
memmap -addr 3760193536 -size 4096 -flags 3
memmap -addr 4176486400 -size 4096 -flags 3
memmap -addr 4160798720 -size 4096 -flags 3
memmap -addr 4176486400 -size 4096 -flags 3
memmap -addr 4169732096 -size 4096 -flags 3
memmap -addr 3758149632 -size 4096 -flags 3
memmap -addr 4227858432 -size 16777216 -flags 3
memmap -addr 0 -size 196608 -flags 3
memmap -addr 4294901760 -size 65024 -flags 3
memmap -addr 4176478208 -size 253 -flags 3
memmap -addr 4176482304 -size 4096 -flags 3
memmap -addr 4176479744 -size 32 -flags 3
memmap -addr 4176479776 -size 224 -flags 3
memmap -addr 3759144960 -size 4096 -flags 3
memmap -addr 4160749568 -size 4096 -flags 3
memmap -addr 3758100480 -size 4096 -flags 3
memmap -addr 3758104576 -size 4096 -flags 3
memmap -addr 4160778496 -size 33 -flags 3
source C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0
dow C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/photoFilter/Debug/photoFilter.elf
----------------End of Script----------------

15:23:07 INFO  : Memory regions updated for context APU
15:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:07 INFO  : 'con' command is executed.
15:23:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652080A"} -index 0
con
----------------End of Script----------------

15:25:45 INFO  : Disconnected from the channel tcfchan#2.
15:25:49 INFO  : ps7_init is completed.
15:25:49 INFO  : ps7_post_config is completed.
15:25:50 INFO  : Processor reset is completed for ps7_cortexa9_0
15:26:33 INFO  : Processor reset is completed for ps7_cortexa9_0
15:30:12 INFO  : Processor reset is completed for ps7_cortexa9_0
15:31:23 INFO  : Processor reset is completed for ps7_cortexa9_0
15:32:14 INFO  : Processor reset is completed for ps7_cortexa9_0
15:37:44 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:23:48 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:23:51 INFO  : XSDB server has started successfully.
15:23:52 INFO  : Processing command line option -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf.
15:23:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:23:57 INFO  : Restoring local repository preferences: 
		 C:\Users\mr_co_000\Documents\GitHub\ECE495\FinalProject\Filter\ip_repo\myGrayscale_1.0
15:23:57 ERROR :  License Feature SDK is not available.
15:28:33 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:28:36 INFO  : XSDB server has started successfully.
15:28:37 INFO  : Processing command line option -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf.
15:28:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:28:41 INFO  : Restoring local repository preferences: 
		 C:\Users\mr_co_000\Documents\GitHub\ECE495\FinalProject\Filter\ip_repo\myGrayscale_1.0
15:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652080A" && level==0} -index 1' command is executed.
15:46:09 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:46:32 INFO  : ps7_init is completed.
15:46:32 INFO  : ps7_post_config is completed.
15:46:33 INFO  : Processor reset is completed for ps7_cortexa9_0
16:02:49 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:11:44 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652080A" && level==0} -index 1' command is executed.
16:12:27 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:12:35 INFO  : ps7_init is completed.
16:12:35 INFO  : ps7_post_config is completed.
16:12:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:12:55 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:13:57 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:14:10 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:14:29 INFO  : Processor reset is completed for ps7_cortexa9_0
16:15:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:15:34 INFO  : Processor reset is completed for ps7_cortexa9_0
16:18:54 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:22:31 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:22:33 INFO  : XSDB server has started successfully.
17:22:35 INFO  : Processing command line option -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf.
17:22:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:22:41 INFO  : Restoring local repository preferences: 
		 C:\Users\mr_co_000\Documents\GitHub\ECE495\FinalProject\Filter\ip_repo\myGrayscale_1.0
17:28:25 INFO  : Processor reset is completed for ps7_cortexa9_0
17:29:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:29:39 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
17:29:45 ERROR : Unexpected error while launching program.
java.lang.IllegalStateException: Cannot connect to processor before Hardware Platform has been specified
	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:430)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:475)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:29:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652080A" && level==0} -index 1' command is executed.
17:29:58 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:30:13 INFO  : ps7_init is completed.
17:30:13 INFO  : ps7_post_config is completed.
17:30:13 INFO  : Processor reset is completed for ps7_cortexa9_0
17:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652080A" && level==0} -index 1' command is executed.
17:30:59 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:31:09 INFO  : Processor reset is completed for ps7_cortexa9_0
17:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652080A" && level==0} -index 1' command is executed.
17:31:34 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:31:43 INFO  : ps7_init is completed.
17:31:43 INFO  : ps7_post_config is completed.
17:31:43 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449442521278,  Project:1449259042571
18:05:54 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:06:00 INFO  : Copied contents of C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:06:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:06:11 INFO  : 
18:06:12 INFO  : Updating hardware inferred compiler options for photoFilter.
18:06:12 INFO  : Clearing existing target manager status.
18:06:12 INFO  : Closing and re-opening the MSS file of ther project photoFilter_bsp
18:06:16 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:06:46 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:06:49 INFO  : XSDB server has started successfully.
18:06:49 INFO  : Processing command line option -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf.
18:06:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:06:55 INFO  : Restoring local repository preferences: 
		 C:\Users\mr_co_000\Documents\GitHub\ECE495\FinalProject\Filter\ip_repo\myGrayscale_1.0
18:21:05 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:21:08 INFO  : XSDB server has started successfully.
18:21:08 INFO  : Processing command line option -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf.
18:21:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:21:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449444028770,  Project:1449442521278
18:21:14 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf.
18:21:14 INFO  : Copied contents of C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:21:14 INFO  : Restoring local repository preferences: 
		 C:\Users\mr_co_000\Documents\GitHub\ECE495\FinalProject\Filter\ip_repo\myGrayscale_1.0
18:21:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:21:26 INFO  : 
18:21:28 INFO  : Updating hardware inferred compiler options for photoFilter.
18:21:28 INFO  : Clearing existing target manager status.
18:21:29 INFO  : Closing and re-opening the MSS file of ther project photoFilter_bsp
18:21:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:21:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:37:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652080A" && level==0} -index 1' command is executed.
18:37:20 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:59:26 INFO  : ps7_init is completed.
18:59:26 INFO  : ps7_post_config is completed.
18:59:26 INFO  : Processor reset is completed for ps7_cortexa9_0
19:00:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:00:28 INFO  : Processor reset is completed for ps7_cortexa9_0
19:01:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:01:50 INFO  : Processor reset is completed for ps7_cortexa9_0
19:04:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:04:08 INFO  : Processor reset is completed for ps7_cortexa9_0
19:06:02 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
19:06:02 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
19:06:19 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:05:16 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
12:05:18 INFO  : XSDB server has started successfully.
12:05:19 INFO  : Processing command line option -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf.
12:05:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:05:25 INFO  : Restoring local repository preferences: 
		 C:\Users\mr_co_000\Documents\GitHub\ECE495\FinalProject\Filter\ip_repo\myGrayscale_1.0
14:31:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652080A" && level==0} -index 1' command is executed.
14:31:54 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:32:06 INFO  : ps7_init is completed.
14:32:06 INFO  : ps7_post_config is completed.
14:32:06 INFO  : Processor reset is completed for ps7_cortexa9_0
14:33:28 INFO  : Processor reset is completed for ps7_cortexa9_0
14:34:28 INFO  : Processor reset is completed for ps7_cortexa9_0
14:35:54 INFO  : Processor reset is completed for ps7_cortexa9_0
14:37:03 INFO  : Processor reset is completed for ps7_cortexa9_0
14:39:18 INFO  : Processor reset is completed for ps7_cortexa9_0
14:43:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:43:31 INFO  : Processor reset is completed for ps7_cortexa9_0
15:07:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:07:39 INFO  : Processor reset is completed for ps7_cortexa9_0
15:17:13 INFO  : Processor reset is completed for ps7_cortexa9_0
15:18:07 INFO  : Processor reset is completed for ps7_cortexa9_0
15:18:53 INFO  : Processor reset is completed for ps7_cortexa9_0
15:19:02 INFO  : Processor reset is completed for ps7_cortexa9_0
15:19:28 INFO  : Processor reset is completed for ps7_cortexa9_0
15:19:36 INFO  : Processor reset is completed for ps7_cortexa9_0
15:20:03 INFO  : Processor reset is completed for ps7_cortexa9_0
15:20:19 INFO  : Processor reset is completed for ps7_cortexa9_0
15:20:26 INFO  : Processor reset is completed for ps7_cortexa9_0
15:20:44 INFO  : Processor reset is completed for ps7_cortexa9_0
15:21:22 INFO  : Processor reset is completed for ps7_cortexa9_0
15:23:17 INFO  : Processor reset is completed for ps7_cortexa9_0
15:24:23 INFO  : Processor reset is completed for ps7_cortexa9_0
15:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652080A" && level==0} -index 1' command is executed.
15:24:52 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:58 INFO  : ps7_init is completed.
15:24:58 INFO  : ps7_post_config is completed.
15:24:58 INFO  : Processor reset is completed for ps7_cortexa9_0
15:25:23 INFO  : Processor reset is completed for ps7_cortexa9_0
15:26:11 INFO  : Processor reset is completed for ps7_cortexa9_0
15:26:37 INFO  : System reset is completed.
15:26:39 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:26:40 INFO  : ps7_init is completed.
15:26:40 INFO  : ps7_post_config is completed.
15:27:34 INFO  : System reset is completed.
15:27:36 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:27:38 INFO  : ps7_init is completed.
15:27:38 INFO  : ps7_post_config is completed.
15:28:15 INFO  : System reset is completed.
15:28:17 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:28:19 INFO  : ps7_init is completed.
15:28:19 INFO  : ps7_post_config is completed.
15:28:32 INFO  : System reset is completed.
15:28:35 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:28:36 INFO  : ps7_init is completed.
15:28:36 INFO  : ps7_post_config is completed.
15:28:51 INFO  : System reset is completed.
15:28:54 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:28:55 INFO  : ps7_init is completed.
15:28:56 INFO  : ps7_post_config is completed.
15:29:50 INFO  : System reset is completed.
15:29:53 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:29:54 INFO  : ps7_init is completed.
15:29:54 INFO  : ps7_post_config is completed.
15:30:49 INFO  : System reset is completed.
15:30:52 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:30:54 INFO  : ps7_init is completed.
15:30:55 INFO  : ps7_post_config is completed.
15:32:08 INFO  : System reset is completed.
15:32:10 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:32:11 INFO  : ps7_init is completed.
15:32:11 INFO  : ps7_post_config is completed.
15:36:33 INFO  : System reset is completed.
15:36:36 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:36:37 INFO  : ps7_init is completed.
15:36:37 INFO  : ps7_post_config is completed.
15:36:53 INFO  : System reset is completed.
15:36:56 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:36:58 INFO  : ps7_init is completed.
15:36:58 INFO  : ps7_post_config is completed.
15:37:26 INFO  : System reset is completed.
15:37:28 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:37:30 INFO  : ps7_init is completed.
15:37:30 INFO  : ps7_post_config is completed.
15:38:08 INFO  : System reset is completed.
15:38:10 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:38:12 INFO  : ps7_init is completed.
15:38:13 INFO  : ps7_post_config is completed.
15:38:30 INFO  : System reset is completed.
15:38:31 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:38:33 INFO  : ps7_init is completed.
15:38:33 INFO  : ps7_post_config is completed.
15:39:09 INFO  : System reset is completed.
15:39:13 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:39:15 INFO  : ps7_init is completed.
15:39:15 INFO  : ps7_post_config is completed.
15:44:50 INFO  : System reset is completed.
15:44:52 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:44:54 INFO  : ps7_init is completed.
15:44:54 INFO  : ps7_post_config is completed.
15:45:22 INFO  : System reset is completed.
15:45:24 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:45:26 INFO  : ps7_init is completed.
15:45:26 INFO  : ps7_post_config is completed.
15:46:01 INFO  : System reset is completed.
15:46:03 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:46:06 INFO  : ps7_init is completed.
15:46:06 INFO  : ps7_post_config is completed.
15:46:28 INFO  : System reset is completed.
15:46:29 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:46:31 INFO  : ps7_init is completed.
15:46:31 INFO  : ps7_post_config is completed.
15:46:49 INFO  : System reset is completed.
15:46:51 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:46:53 INFO  : ps7_init is completed.
15:46:53 INFO  : ps7_post_config is completed.
15:47:13 INFO  : System reset is completed.
15:47:15 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:47:16 INFO  : ps7_init is completed.
15:47:16 INFO  : ps7_post_config is completed.
15:47:36 INFO  : System reset is completed.
15:47:38 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:47:40 INFO  : ps7_init is completed.
15:47:40 INFO  : ps7_post_config is completed.
15:50:16 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:57:13 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
16:57:16 INFO  : XSDB server has started successfully.
16:57:17 INFO  : Processing command line option -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf.
16:57:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:57:23 INFO  : Restoring local repository preferences: 
		 C:\Users\mr_co_000\Documents\GitHub\ECE495\FinalProject\Filter\ip_repo\myGrayscale_1.0
16:57:50 INFO  : System reset is completed.
16:57:53 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:57:55 INFO  : ps7_init is completed.
16:57:55 INFO  : ps7_post_config is completed.
16:58:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652080A" && level==0} -index 1' command is executed.
16:58:14 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:19 INFO  : System reset is completed.
16:58:21 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:22 INFO  : ps7_init is completed.
16:58:22 INFO  : ps7_post_config is completed.
16:58:51 INFO  : System reset is completed.
16:58:53 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:58:56 INFO  : ps7_init is completed.
16:58:56 INFO  : ps7_post_config is completed.
17:01:07 INFO  : System reset is completed.
17:01:09 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:01:10 INFO  : ps7_init is completed.
17:01:10 INFO  : ps7_post_config is completed.
17:01:36 INFO  : System reset is completed.
17:01:38 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:01:39 INFO  : ps7_init is completed.
17:01:39 INFO  : ps7_post_config is completed.
17:02:09 INFO  : System reset is completed.
17:02:12 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:13 INFO  : ps7_init is completed.
17:02:13 INFO  : ps7_post_config is completed.
17:02:34 INFO  : System reset is completed.
17:02:36 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:39 INFO  : ps7_init is completed.
17:02:39 INFO  : ps7_post_config is completed.
17:03:05 INFO  : System reset is completed.
17:03:07 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:03:08 INFO  : ps7_init is completed.
17:03:08 INFO  : ps7_post_config is completed.
17:03:28 INFO  : System reset is completed.
17:03:30 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:03:31 INFO  : ps7_init is completed.
17:03:32 INFO  : ps7_post_config is completed.
17:05:02 INFO  : System reset is completed.
17:05:04 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:05:06 INFO  : ps7_init is completed.
17:05:06 INFO  : ps7_post_config is completed.
17:05:28 INFO  : System reset is completed.
17:05:30 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:05:31 INFO  : ps7_init is completed.
17:05:32 INFO  : ps7_post_config is completed.
17:06:03 INFO  : System reset is completed.
17:06:05 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:06:06 INFO  : ps7_init is completed.
17:06:06 INFO  : ps7_post_config is completed.
17:06:25 INFO  : System reset is completed.
17:06:28 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:06:29 INFO  : ps7_init is completed.
17:06:29 INFO  : ps7_post_config is completed.
17:06:53 INFO  : System reset is completed.
17:06:55 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:06:58 INFO  : ps7_init is completed.
17:06:58 INFO  : ps7_post_config is completed.
17:07:28 INFO  : System reset is completed.
17:07:30 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:07:31 INFO  : ps7_init is completed.
17:07:31 INFO  : ps7_post_config is completed.
17:07:56 INFO  : System reset is completed.
17:07:58 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:08:00 INFO  : ps7_init is completed.
17:08:00 INFO  : ps7_post_config is completed.
17:09:20 INFO  : System reset is completed.
17:09:23 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:25 INFO  : ps7_init is completed.
17:09:25 INFO  : ps7_post_config is completed.
17:09:47 INFO  : System reset is completed.
17:09:49 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:09:49 INFO  : ps7_init is completed.
17:09:50 INFO  : ps7_post_config is completed.
17:10:22 INFO  : System reset is completed.
17:10:26 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:10:26 INFO  : ps7_init is completed.
17:10:27 INFO  : ps7_post_config is completed.
17:10:49 INFO  : System reset is completed.
17:10:51 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:10:52 INFO  : ps7_init is completed.
17:10:53 INFO  : ps7_post_config is completed.
17:11:14 INFO  : System reset is completed.
17:11:16 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:11:18 INFO  : ps7_init is completed.
17:11:18 INFO  : ps7_post_config is completed.
17:11:58 INFO  : System reset is completed.
17:12:00 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:12:02 INFO  : ps7_init is completed.
17:12:02 INFO  : ps7_post_config is completed.
17:13:45 INFO  : System reset is completed.
17:13:47 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:13:49 INFO  : ps7_init is completed.
17:13:49 INFO  : ps7_post_config is completed.
17:14:32 INFO  : System reset is completed.
17:14:34 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:14:34 INFO  : ps7_init is completed.
17:14:35 INFO  : ps7_post_config is completed.
17:15:29 INFO  : System reset is completed.
17:15:32 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:15:33 INFO  : ps7_init is completed.
17:15:33 INFO  : ps7_post_config is completed.
17:18:50 INFO  : System reset is completed.
17:18:52 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:18:53 INFO  : ps7_init is completed.
17:18:53 INFO  : ps7_post_config is completed.
17:19:29 INFO  : System reset is completed.
17:19:31 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:19:33 INFO  : ps7_init is completed.
17:19:34 INFO  : ps7_post_config is completed.
17:19:56 INFO  : System reset is completed.
17:19:58 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:19:59 INFO  : ps7_init is completed.
17:19:59 INFO  : ps7_post_config is completed.
17:20:14 INFO  : System reset is completed.
17:20:16 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:20:18 INFO  : ps7_init is completed.
17:20:18 INFO  : ps7_post_config is completed.
17:21:07 INFO  : System reset is completed.
17:21:09 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:21:11 INFO  : ps7_init is completed.
17:21:11 INFO  : ps7_post_config is completed.
17:21:27 INFO  : System reset is completed.
17:21:28 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:21:30 INFO  : ps7_init is completed.
17:21:30 INFO  : ps7_post_config is completed.
17:22:19 INFO  : System reset is completed.
17:22:21 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:22:23 INFO  : ps7_init is completed.
17:22:23 INFO  : ps7_post_config is completed.
17:29:55 INFO  : System reset is completed.
17:29:57 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:30:00 INFO  : ps7_init is completed.
17:30:00 INFO  : ps7_post_config is completed.
17:35:33 INFO  : System reset is completed.
17:35:35 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:35:37 INFO  : ps7_init is completed.
17:35:37 INFO  : ps7_post_config is completed.
17:37:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:37:05 INFO  : System reset is completed.
17:37:08 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:37:09 INFO  : ps7_init is completed.
17:37:09 INFO  : ps7_post_config is completed.
17:37:31 INFO  : System reset is completed.
17:37:33 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:37:35 INFO  : ps7_init is completed.
17:37:35 INFO  : ps7_post_config is completed.
17:37:56 INFO  : System reset is completed.
17:37:58 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:38:00 INFO  : ps7_init is completed.
17:38:00 INFO  : ps7_post_config is completed.
17:38:44 INFO  : System reset is completed.
17:38:46 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:38:48 INFO  : ps7_init is completed.
17:38:48 INFO  : ps7_post_config is completed.
17:45:44 INFO  : System reset is completed.
17:45:46 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:45:49 INFO  : ps7_init is completed.
17:45:49 INFO  : ps7_post_config is completed.
17:48:17 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:48:18 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:48:19 INFO  : XSDB server has started successfully.
18:08:27 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:08:30 INFO  : XSDB server has started successfully.
18:08:31 INFO  : Processing command line option -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf.
18:08:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:08:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449529671778,  Project:1449444028770
18:08:35 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf.
18:08:35 INFO  : Copied contents of C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:08:36 INFO  : Restoring local repository preferences: 
		 C:\Users\mr_co_000\Documents\GitHub\ECE495\FinalProject\Filter\ip_repo\myGrayscale_1.0
18:08:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:08:46 INFO  : 
18:08:47 INFO  : Updating hardware inferred compiler options for filter2.
18:08:47 INFO  : Clearing existing target manager status.
18:13:13 INFO  : System reset is completed.
18:13:16 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:13:17 INFO  : ps7_init is completed.
18:13:18 INFO  : ps7_post_config is completed.
18:13:41 INFO  : System reset is completed.
18:13:43 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:13:45 INFO  : ps7_init is completed.
18:13:45 INFO  : ps7_post_config is completed.
18:13:59 INFO  : System reset is completed.
18:14:02 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:14:03 INFO  : ps7_init is completed.
18:14:03 INFO  : ps7_post_config is completed.
18:14:54 INFO  : System reset is completed.
18:14:57 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:14:59 INFO  : ps7_init is completed.
18:14:59 INFO  : ps7_post_config is completed.
18:15:20 INFO  : System reset is completed.
18:15:23 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:15:24 INFO  : ps7_init is completed.
18:15:24 INFO  : ps7_post_config is completed.
18:16:00 INFO  : System reset is completed.
18:16:03 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:16:04 INFO  : ps7_init is completed.
18:16:04 INFO  : ps7_post_config is completed.
18:17:51 INFO  : System reset is completed.
18:17:53 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:17:55 INFO  : ps7_init is completed.
18:17:55 INFO  : ps7_post_config is completed.
18:18:36 INFO  : System reset is completed.
18:18:37 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:18:40 INFO  : ps7_init is completed.
18:18:40 INFO  : ps7_post_config is completed.
18:19:18 INFO  : System reset is completed.
18:19:20 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:19:20 INFO  : ps7_init is completed.
18:19:20 INFO  : ps7_post_config is completed.
18:21:32 INFO  : System reset is completed.
18:21:34 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:21:37 INFO  : ps7_init is completed.
18:21:37 INFO  : ps7_post_config is completed.
18:23:03 INFO  : System reset is completed.
18:23:05 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:23:07 INFO  : ps7_init is completed.
18:23:07 INFO  : ps7_post_config is completed.
18:27:26 INFO  : System reset is completed.
18:27:27 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:27:28 INFO  : ps7_init is completed.
18:27:28 INFO  : ps7_post_config is completed.
18:27:49 INFO  : System reset is completed.
18:27:53 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:27:55 INFO  : ps7_init is completed.
18:27:55 INFO  : ps7_post_config is completed.
18:28:14 INFO  : System reset is completed.
18:28:16 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:17 INFO  : ps7_init is completed.
18:28:17 INFO  : ps7_post_config is completed.
18:28:44 INFO  : System reset is completed.
18:28:46 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:47 INFO  : ps7_init is completed.
18:28:47 INFO  : ps7_post_config is completed.
18:29:07 INFO  : System reset is completed.
18:29:11 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:29:14 INFO  : ps7_init is completed.
18:29:14 INFO  : ps7_post_config is completed.
18:29:51 INFO  : System reset is completed.
18:29:53 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:29:54 INFO  : ps7_init is completed.
18:29:54 INFO  : ps7_post_config is completed.
18:30:43 INFO  : System reset is completed.
18:30:45 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:30:48 INFO  : ps7_init is completed.
18:30:48 INFO  : ps7_post_config is completed.
18:31:00 INFO  : System reset is completed.
18:31:01 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:31:03 INFO  : ps7_init is completed.
18:31:04 INFO  : ps7_post_config is completed.
18:31:31 INFO  : System reset is completed.
18:31:32 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:31:33 INFO  : ps7_init is completed.
18:31:33 INFO  : ps7_post_config is completed.
18:31:58 INFO  : System reset is completed.
18:32:00 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:32:00 INFO  : ps7_init is completed.
18:32:00 INFO  : ps7_post_config is completed.
18:32:47 INFO  : System reset is completed.
18:32:49 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:32:51 INFO  : ps7_init is completed.
18:32:51 INFO  : ps7_post_config is completed.
18:33:05 INFO  : System reset is completed.
18:33:07 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:33:07 INFO  : ps7_init is completed.
18:33:07 INFO  : ps7_post_config is completed.
18:33:51 INFO  : System reset is completed.
18:33:53 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:33:55 INFO  : ps7_init is completed.
18:33:55 INFO  : ps7_post_config is completed.
18:34:14 INFO  : System reset is completed.
18:34:16 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:34:18 INFO  : ps7_init is completed.
18:34:18 INFO  : ps7_post_config is completed.
18:34:35 INFO  : System reset is completed.
18:34:38 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:34:39 INFO  : ps7_init is completed.
18:34:39 INFO  : ps7_post_config is completed.
18:35:07 INFO  : System reset is completed.
18:35:09 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:35:10 INFO  : ps7_init is completed.
18:35:10 INFO  : ps7_post_config is completed.
18:35:36 INFO  : System reset is completed.
18:35:38 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:35:39 INFO  : ps7_init is completed.
18:35:39 INFO  : ps7_post_config is completed.
18:36:24 INFO  : System reset is completed.
18:36:26 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:36:28 INFO  : ps7_init is completed.
18:36:28 INFO  : ps7_post_config is completed.
18:37:24 INFO  : System reset is completed.
18:37:25 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:37:26 INFO  : ps7_init is completed.
18:37:26 INFO  : ps7_post_config is completed.
18:38:06 INFO  : System reset is completed.
18:38:08 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:38:09 INFO  : ps7_init is completed.
18:38:09 INFO  : ps7_post_config is completed.
18:38:54 INFO  : System reset is completed.
18:38:55 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:38:56 INFO  : ps7_init is completed.
18:38:57 INFO  : ps7_post_config is completed.
18:39:57 INFO  : System reset is completed.
18:39:59 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:40:01 INFO  : ps7_init is completed.
18:40:01 INFO  : ps7_post_config is completed.
18:42:30 INFO  : System reset is completed.
18:42:32 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:42:35 INFO  : ps7_init is completed.
18:42:35 INFO  : ps7_post_config is completed.
18:44:52 INFO  : System reset is completed.
18:44:53 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:44:55 INFO  : ps7_init is completed.
18:44:55 INFO  : ps7_post_config is completed.
18:45:12 INFO  : System reset is completed.
18:45:14 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:45:16 INFO  : ps7_init is completed.
18:45:16 INFO  : ps7_post_config is completed.
18:45:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:45:46 INFO  : System reset is completed.
18:45:48 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:45:49 INFO  : ps7_init is completed.
18:45:49 INFO  : ps7_post_config is completed.
18:48:40 INFO  : System reset is completed.
18:48:42 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:48:43 INFO  : ps7_init is completed.
18:48:43 INFO  : ps7_post_config is completed.
18:48:58 INFO  : System reset is completed.
18:49:00 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:49:01 INFO  : ps7_init is completed.
18:49:01 INFO  : ps7_post_config is completed.
18:49:34 INFO  : System reset is completed.
18:49:36 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:49:37 INFO  : ps7_init is completed.
18:49:38 INFO  : ps7_post_config is completed.
18:50:41 INFO  : System reset is completed.
18:50:42 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:50:43 INFO  : ps7_init is completed.
18:50:44 INFO  : ps7_post_config is completed.
18:51:56 INFO  : System reset is completed.
18:51:59 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:52:01 INFO  : ps7_init is completed.
18:52:01 INFO  : ps7_post_config is completed.
18:52:45 INFO  : System reset is completed.
18:52:47 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:52:49 INFO  : ps7_init is completed.
18:52:49 INFO  : ps7_post_config is completed.
18:54:09 INFO  : System reset is completed.
18:54:11 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:54:13 INFO  : ps7_init is completed.
18:54:13 INFO  : ps7_post_config is completed.
18:55:42 INFO  : System reset is completed.
18:55:44 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:55:46 INFO  : ps7_init is completed.
18:55:46 INFO  : ps7_post_config is completed.
18:57:15 INFO  : System reset is completed.
18:57:17 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:57:19 INFO  : ps7_init is completed.
18:57:19 INFO  : ps7_post_config is completed.
19:02:36 INFO  : System reset is completed.
19:02:38 INFO  : FPGA configured successfully with bitstream "C:/Users/mr_co_000/Documents/GitHub/ECE495/FinalProject/Filter/filter/filter.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:02:39 INFO  : ps7_init is completed.
19:02:40 INFO  : ps7_post_config is completed.
