--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Profassional_tools\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml Test_RigisterFile.twx Test_RigisterFile.ncd
-o Test_RigisterFile.twr Test_RigisterFile.pcf -ucf Test_RigisterFile.ucf

Design file:              Test_RigisterFile.ncd
Physical constraint file: Test_RigisterFile.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Addr<0>     |    7.878(R)|      SLOW  |   -0.572(R)|      SLOW  |Clk_BUFGP         |   0.000|
Addr<1>     |    7.763(R)|      SLOW  |   -0.376(R)|      SLOW  |Clk_BUFGP         |   0.000|
Addr<2>     |    7.575(R)|      SLOW  |   -0.283(R)|      SLOW  |Clk_BUFGP         |   0.000|
Addr<3>     |    7.533(R)|      SLOW  |   -0.243(R)|      SLOW  |Clk_BUFGP         |   0.000|
Addr<4>     |    8.128(R)|      SLOW  |   -0.503(R)|      SLOW  |Clk_BUFGP         |   0.000|
C1<0>       |    7.689(R)|      SLOW  |   -0.324(R)|      SLOW  |Clk_BUFGP         |   0.000|
C1<1>       |    8.491(R)|      SLOW  |   -0.095(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reset       |    7.917(R)|      SLOW  |   -0.335(R)|      SLOW  |Clk_BUFGP         |   0.000|
Write_Reg   |    8.335(R)|      SLOW  |   -0.009(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        14.830(R)|      SLOW  |         5.993(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<1>      |        15.222(R)|      SLOW  |         5.788(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<2>      |        13.972(R)|      SLOW  |         5.830(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<3>      |        13.657(R)|      SLOW  |         5.851(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<4>      |        12.659(R)|      SLOW  |         5.892(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<5>      |        13.428(R)|      SLOW  |         6.031(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<6>      |        14.143(R)|      SLOW  |         6.187(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<7>      |        13.296(R)|      SLOW  |         5.912(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    0.990|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Addr<0>        |LED<0>         |   20.304|
Addr<0>        |LED<1>         |   22.127|
Addr<0>        |LED<2>         |   21.093|
Addr<0>        |LED<3>         |   19.657|
Addr<0>        |LED<4>         |   16.877|
Addr<0>        |LED<5>         |   19.928|
Addr<0>        |LED<6>         |   20.447|
Addr<0>        |LED<7>         |   19.283|
Addr<1>        |LED<0>         |   19.194|
Addr<1>        |LED<1>         |   20.843|
Addr<1>        |LED<2>         |   20.057|
Addr<1>        |LED<3>         |   18.941|
Addr<1>        |LED<4>         |   17.392|
Addr<1>        |LED<5>         |   19.202|
Addr<1>        |LED<6>         |   19.370|
Addr<1>        |LED<7>         |   18.673|
Addr<2>        |LED<0>         |   17.563|
Addr<2>        |LED<1>         |   18.005|
Addr<2>        |LED<2>         |   15.637|
Addr<2>        |LED<3>         |   17.016|
Addr<2>        |LED<4>         |   14.610|
Addr<2>        |LED<5>         |   16.328|
Addr<2>        |LED<6>         |   17.348|
Addr<2>        |LED<7>         |   16.862|
Addr<3>        |LED<0>         |   16.488|
Addr<3>        |LED<1>         |   16.880|
Addr<3>        |LED<2>         |   15.613|
Addr<3>        |LED<3>         |   15.907|
Addr<3>        |LED<4>         |   14.060|
Addr<3>        |LED<5>         |   15.123|
Addr<3>        |LED<6>         |   16.539|
Addr<3>        |LED<7>         |   15.753|
Addr<4>        |LED<0>         |   15.283|
Addr<4>        |LED<1>         |   17.580|
Addr<4>        |LED<2>         |   15.081|
Addr<4>        |LED<3>         |   14.376|
Addr<4>        |LED<4>         |   12.425|
Addr<4>        |LED<5>         |   16.754|
Addr<4>        |LED<6>         |   17.058|
Addr<4>        |LED<7>         |   12.813|
C1<0>          |LED<0>         |   10.199|
C1<0>          |LED<1>         |    9.760|
C1<0>          |LED<2>         |   10.804|
C1<0>          |LED<3>         |   10.212|
C1<0>          |LED<5>         |    9.797|
C1<0>          |LED<6>         |   11.081|
C1<1>          |LED<0>         |   14.342|
C1<1>          |LED<1>         |   12.343|
C1<1>          |LED<2>         |   11.400|
C1<1>          |LED<3>         |   12.405|
C1<1>          |LED<5>         |   12.662|
C1<1>          |LED<6>         |   11.828|
C2             |LED<0>         |   20.333|
C2             |LED<1>         |   22.156|
C2             |LED<2>         |   21.122|
C2             |LED<3>         |   19.686|
C2             |LED<4>         |   17.889|
C2             |LED<5>         |   19.957|
C2             |LED<6>         |   20.476|
C2             |LED<7>         |   19.312|
Write_Reg      |LED<0>         |   22.158|
Write_Reg      |LED<1>         |   23.981|
Write_Reg      |LED<2>         |   22.947|
Write_Reg      |LED<3>         |   21.511|
Write_Reg      |LED<4>         |   18.754|
Write_Reg      |LED<5>         |   21.782|
Write_Reg      |LED<6>         |   22.301|
Write_Reg      |LED<7>         |   21.137|
---------------+---------------+---------+


Analysis completed Sat Apr 16 10:50:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 263 MB



