{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "dc9cb514",
   "metadata": {},
   "source": [
    "### Chapter 4: Control Flow Statements\n",
    "\n",
    "Control flow statements in SystemVerilog allow you to control the execution path of your code based on conditions and loops. This chapter covers all essential control structures used in both synthesizable RTL design and testbench development."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "23c83bdb",
   "metadata": {},
   "source": [
    "#### if-else Statements\n",
    "\n",
    "The `if-else` statement is the most fundamental conditional control structure in SystemVerilog."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "064c1f8c",
   "metadata": {},
   "source": [
    "##### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "if (condition1) begin\n",
    "    // statements\n",
    "end else if (condition2) begin\n",
    "    // statements\n",
    "end else begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f892dd9e",
   "metadata": {},
   "source": [
    "##### Single Statement (without begin-end)\n",
    "\n",
    "```systemverilog\n",
    "if (condition)\n",
    "    statement;\n",
    "else\n",
    "    statement;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "32334e8b",
   "metadata": {},
   "source": [
    "##### Practical Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eb7ccf1f",
   "metadata": {},
   "source": [
    "###### Example 1: Simple Comparator\n",
    "```systemverilog\n",
    "module comparator(\n",
    "    input logic [7:0] a, b,\n",
    "    output logic gt, eq, lt\n",
    ");\n",
    "    always_comb begin\n",
    "        if (a > b) begin\n",
    "            gt = 1'b1;\n",
    "            eq = 1'b0;\n",
    "            lt = 1'b0;\n",
    "        end else if (a == b) begin\n",
    "            gt = 1'b0;\n",
    "            eq = 1'b1;\n",
    "            lt = 1'b0;\n",
    "        end else begin\n",
    "            gt = 1'b0;\n",
    "            eq = 1'b0;\n",
    "            lt = 1'b1;\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8baa4b08",
   "metadata": {},
   "source": [
    "###### Example 2: Priority Encoder\n",
    "```systemverilog\n",
    "module priority_encoder(\n",
    "    input logic [7:0] data_in,\n",
    "    output logic [2:0] encoded_out,\n",
    "    output logic valid\n",
    ");\n",
    "    always_comb begin\n",
    "        if (data_in[7])\n",
    "            encoded_out = 3'd7;\n",
    "        else if (data_in[6])\n",
    "            encoded_out = 3'd6;\n",
    "        else if (data_in[5])\n",
    "            encoded_out = 3'd5;\n",
    "        else if (data_in[4])\n",
    "            encoded_out = 3'd4;\n",
    "        else if (data_in[3])\n",
    "            encoded_out = 3'd3;\n",
    "        else if (data_in[2])\n",
    "            encoded_out = 3'd2;\n",
    "        else if (data_in[1])\n",
    "            encoded_out = 3'd1;\n",
    "        else if (data_in[0])\n",
    "            encoded_out = 3'd0;\n",
    "        else\n",
    "            encoded_out = 3'd0;\n",
    "            \n",
    "        valid = |data_in; // OR reduction\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ea0fcc3c",
   "metadata": {},
   "source": [
    "##### Best Practices for if-else\n",
    "- Always use `begin-end` blocks for multiple statements\n",
    "- Use `always_comb` for combinational logic\n",
    "- Use `always_ff` for sequential logic\n",
    "- Avoid complex nested conditions when possible"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "13e8a874",
   "metadata": {},
   "source": [
    "#### Case Statements\n",
    "\n",
    "Case statements provide a cleaner alternative to multiple if-else statements when comparing a single expression against multiple values."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6ff465d9",
   "metadata": {},
   "source": [
    "##### case Statement1\n",
    "\n",
    "The standard `case` statement performs exact matching including X and Z values.\n",
    "\n",
    "```systemverilog\n",
    "case (expression)\n",
    "    value1: statement1;\n",
    "    value2: statement2;\n",
    "    value3, value4: statement3; // Multiple values\n",
    "    default: default_statement;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cfef86f6",
   "metadata": {},
   "source": [
    "###### Example: ALU Design\n",
    "```systemverilog\n",
    "module alu(\n",
    "    input logic [3:0] opcode,\n",
    "    input logic [7:0] a, b,\n",
    "    output logic [7:0] result,\n",
    "    output logic zero\n",
    ");\n",
    "    always_comb begin\n",
    "        case (opcode)\n",
    "            4'b0000: result = a + b;        // ADD\n",
    "            4'b0001: result = a - b;        // SUB\n",
    "            4'b0010: result = a & b;        // AND\n",
    "            4'b0011: result = a | b;        // OR\n",
    "            4'b0100: result = a ^ b;        // XOR\n",
    "            4'b0101: result = ~a;           // NOT\n",
    "            4'b0110: result = a << 1;       // Shift left\n",
    "            4'b0111: result = a >> 1;       // Shift right\n",
    "            default: result = 8'h00;\n",
    "        endcase\n",
    "        \n",
    "        zero = (result == 8'h00);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4d1471a5",
   "metadata": {},
   "source": [
    "##### casex Statement\n",
    "\n",
    "`casex` treats X and Z as don't-care values in both the case expression and case items.\n",
    "\n",
    "```systemverilog\n",
    "casex (data)\n",
    "    4'b1???: // Matches any 4-bit value starting with 1\n",
    "        result = \"starts_with_1\";\n",
    "    4'b?1??: // Matches any 4-bit value with second bit as 1\n",
    "        result = \"second_bit_1\";\n",
    "    default:\n",
    "        result = \"other\";\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2efc9871",
   "metadata": {},
   "source": [
    "###### Example: Instruction Decoder\n",
    "```systemverilog\n",
    "module instruction_decoder(\n",
    "    input logic [7:0] instruction,\n",
    "    output logic [2:0] op_type\n",
    ");\n",
    "    always_comb begin\n",
    "        casex (instruction)\n",
    "            8'b000?????: op_type = 3'b001;  // Load instructions\n",
    "            8'b001?????: op_type = 3'b010;  // Store instructions\n",
    "            8'b010?????: op_type = 3'b011;  // Arithmetic\n",
    "            8'b011?????: op_type = 3'b100;  // Logic\n",
    "            8'b1???????: op_type = 3'b101;  // Branch\n",
    "            default:     op_type = 3'b000;  // NOP\n",
    "        endcase\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "080342bd",
   "metadata": {},
   "source": [
    "##### casez Statement\n",
    "\n",
    "`casez` treats only Z as don't-care values (more restrictive than casex).\n",
    "\n",
    "```systemverilog\n",
    "casez (selector)\n",
    "    4'b1zzz: output = input1;\n",
    "    4'bz1zz: output = input2;\n",
    "    default: output = default_val;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0409ab98",
   "metadata": {},
   "source": [
    "##### Case Statement Guidelines\n",
    "- Always include a `default` case\n",
    "- Use `casex` for don't-care matching\n",
    "- Use `casez` when only Z should be treated as don't-care\n",
    "- Avoid overlapping case items"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ce991470",
   "metadata": {},
   "source": [
    "#### unique and priority Modifiers\n",
    "\n",
    "SystemVerilog provides `unique` and `priority` modifiers to specify the intent and improve synthesis results."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3f38fdce",
   "metadata": {},
   "source": [
    "##### unique Modifier\n",
    "\n",
    "The `unique` modifier indicates that case items are mutually exclusive and exactly one will match.\n",
    "\n",
    "```systemverilog\n",
    "unique case (state)\n",
    "    IDLE:  next_state = START;\n",
    "    START: next_state = ACTIVE;\n",
    "    ACTIVE: next_state = DONE;\n",
    "    DONE:  next_state = IDLE;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "09a78b11",
   "metadata": {},
   "source": [
    "##### priority Modifier\n",
    "\n",
    "The `priority` modifier indicates that case items should be evaluated in order, and at least one will match.\n",
    "\n",
    "```systemverilog\n",
    "priority case (1'b1)\n",
    "    error_flag:     status = ERROR;\n",
    "    warning_flag:   status = WARNING;\n",
    "    ready_flag:     status = READY;\n",
    "    default:        status = IDLE;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "58a9e090",
   "metadata": {},
   "source": [
    "##### Example: State Machine with unique\n",
    "```systemverilog\n",
    "typedef enum logic [1:0] {\n",
    "    IDLE = 2'b00,\n",
    "    READ = 2'b01,\n",
    "    WRITE = 2'b10,\n",
    "    DONE = 2'b11\n",
    "} state_t;\n",
    "\n",
    "module fsm(\n",
    "    input logic clk, rst_n, start, rw,\n",
    "    output logic busy, done\n",
    ");\n",
    "    state_t current_state, next_state;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n)\n",
    "            current_state <= IDLE;\n",
    "        else\n",
    "            current_state <= next_state;\n",
    "    end\n",
    "    \n",
    "    always_comb begin\n",
    "        unique case (current_state)\n",
    "            IDLE: begin\n",
    "                if (start)\n",
    "                    next_state = rw ? WRITE : READ;\n",
    "                else\n",
    "                    next_state = IDLE;\n",
    "            end\n",
    "            READ: next_state = DONE;\n",
    "            WRITE: next_state = DONE;\n",
    "            DONE: next_state = IDLE;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    assign busy = (current_state != IDLE);\n",
    "    assign done = (current_state == DONE);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "326fcfe4",
   "metadata": {},
   "source": [
    "#### Loop Statements\n",
    "\n",
    "SystemVerilog provides several loop constructs for different use cases."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b172dbe6",
   "metadata": {},
   "source": [
    "##### for Loop\n",
    "\n",
    "The `for` loop is used when the number of iterations is known.\n",
    "\n",
    "```systemverilog\n",
    "for (initialization; condition; increment) begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "90255b21",
   "metadata": {},
   "source": [
    "###### Example: Parallel-to-Serial Converter\n",
    "```systemverilog\n",
    "module parallel_to_serial(\n",
    "    input logic clk, rst_n, load,\n",
    "    input logic [7:0] parallel_in,\n",
    "    output logic serial_out, done\n",
    ");\n",
    "    logic [7:0] shift_reg;\n",
    "    logic [2:0] count;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            shift_reg <= 8'h00;\n",
    "            count <= 3'd0;\n",
    "        end else if (load) begin\n",
    "            shift_reg <= parallel_in;\n",
    "            count <= 3'd0;\n",
    "        end else if (count < 3'd7) begin\n",
    "            shift_reg <= {shift_reg[6:0], 1'b0};\n",
    "            count <= count + 1'b1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign serial_out = shift_reg[7];\n",
    "    assign done = (count == 3'd7);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "470b06ed",
   "metadata": {},
   "source": [
    "###### Example: Generate Loop for Parameterized Design\n",
    "```systemverilog\n",
    "module ripple_carry_adder #(parameter WIDTH = 8)(\n",
    "    input logic [WIDTH-1:0] a, b,\n",
    "    input logic cin,\n",
    "    output logic [WIDTH-1:0] sum,\n",
    "    output logic cout\n",
    ");\n",
    "    logic [WIDTH:0] carry;\n",
    "    \n",
    "    assign carry[0] = cin;\n",
    "    \n",
    "    generate\n",
    "        for (genvar i = 0; i < WIDTH; i++) begin : adder_stage\n",
    "            full_adder fa (\n",
    "                .a(a[i]),\n",
    "                .b(b[i]),\n",
    "                .cin(carry[i]),\n",
    "                .sum(sum[i]),\n",
    "                .cout(carry[i+1])\n",
    "            );\n",
    "        end\n",
    "    endgenerate\n",
    "    \n",
    "    assign cout = carry[WIDTH];\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ebb3da7d",
   "metadata": {},
   "source": [
    "##### while Loop\n",
    "\n",
    "The `while` loop continues as long as the condition is true.\n",
    "\n",
    "```systemverilog\n",
    "while (condition) begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "44589748",
   "metadata": {},
   "source": [
    "###### Example: Testbench with while Loop\n",
    "```systemverilog\n",
    "module tb_counter;\n",
    "    logic clk, rst_n, enable;\n",
    "    logic [3:0] count;\n",
    "    integer test_cycles;\n",
    "    \n",
    "    counter dut (.*);\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        forever #5 clk = ~clk;\n",
    "    end\n",
    "    \n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        enable = 0;\n",
    "        test_cycles = 0;\n",
    "        \n",
    "        #10 rst_n = 1;\n",
    "        #10 enable = 1;\n",
    "        \n",
    "        while (test_cycles < 20) begin\n",
    "            @(posedge clk);\n",
    "            $display(\"Cycle %0d: count = %0d\", test_cycles, count);\n",
    "            test_cycles++;\n",
    "        end\n",
    "        \n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "830e5854",
   "metadata": {},
   "source": [
    "##### do-while Loop\n",
    "\n",
    "The `do-while` loop executes at least once before checking the condition.\n",
    "\n",
    "```systemverilog\n",
    "do begin\n",
    "    // statements\n",
    "end while (condition);\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6ee409d4",
   "metadata": {},
   "source": [
    "###### Example: Random Test Generation\n",
    "```systemverilog\n",
    "class random_test;\n",
    "    rand bit [7:0] data;\n",
    "    \n",
    "    function void generate_unique_values();\n",
    "        bit [7:0] prev_value;\n",
    "        \n",
    "        do begin\n",
    "            randomize();\n",
    "        end while (data == prev_value);\n",
    "        \n",
    "        prev_value = data;\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "164f1278",
   "metadata": {},
   "source": [
    "#### foreach Loops\n",
    "\n",
    "The `foreach` loop iterates over arrays, providing a clean syntax for array operations.\n",
    "\n",
    "```systemverilog\n",
    "foreach (array_name[i]) begin\n",
    "    // statements using array_name[i]\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "02f73453",
   "metadata": {},
   "source": [
    "##### Example: Array Processing\n",
    "```systemverilog\n",
    "module array_processor;\n",
    "    logic [7:0] data_array[16];\n",
    "    logic [7:0] sum;\n",
    "    integer i;\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize array\n",
    "        foreach (data_array[i]) begin\n",
    "            data_array[i] = i * 2;\n",
    "        end\n",
    "        \n",
    "        // Calculate sum\n",
    "        sum = 0;\n",
    "        foreach (data_array[i]) begin\n",
    "            sum += data_array[i];\n",
    "        end\n",
    "        \n",
    "        $display(\"Array sum = %0d\", sum);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f0831c59",
   "metadata": {},
   "source": [
    "##### Example: Multi-dimensional Array\n",
    "```systemverilog\n",
    "module matrix_operations;\n",
    "    logic [7:0] matrix[4][4];\n",
    "    logic [7:0] row_sum[4];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize matrix\n",
    "        foreach (matrix[i]) begin\n",
    "            foreach (matrix[i][j]) begin\n",
    "                matrix[i][j] = i + j;\n",
    "            end\n",
    "        end\n",
    "        \n",
    "        // Calculate row sums\n",
    "        foreach (row_sum[i]) begin\n",
    "            row_sum[i] = 0;\n",
    "            foreach (matrix[i][j]) begin\n",
    "                row_sum[i] += matrix[i][j];\n",
    "            end\n",
    "        end\n",
    "        \n",
    "        // Display results\n",
    "        foreach (row_sum[i]) begin\n",
    "            $display(\"Row %0d sum = %0d\", i, row_sum[i]);\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eb0f58c9",
   "metadata": {},
   "source": [
    "#### repeat Statements\n",
    "\n",
    "The `repeat` statement executes a block a specified number of times.\n",
    "\n",
    "```systemverilog\n",
    "repeat (expression) begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "61e65798",
   "metadata": {},
   "source": [
    "##### Example: Clock Generation\n",
    "```systemverilog\n",
    "module clock_generator;\n",
    "    logic clk;\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        \n",
    "        repeat (100) begin\n",
    "            #5 clk = ~clk;\n",
    "            #5 clk = ~clk;\n",
    "        end\n",
    "        \n",
    "        $display(\"Generated 100 clock cycles\");\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eadd6490",
   "metadata": {},
   "source": [
    "##### Example: Shift Register Test\n",
    "```systemverilog\n",
    "module shift_register_test;\n",
    "    logic clk, rst_n, serial_in;\n",
    "    logic [7:0] parallel_out;\n",
    "    \n",
    "    shift_register dut (.*);\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        forever #5 clk = ~clk;\n",
    "    end\n",
    "    \n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        serial_in = 0;\n",
    "        \n",
    "        #10 rst_n = 1;\n",
    "        \n",
    "        // Shift in pattern 10110011\n",
    "        repeat (8) begin\n",
    "            @(posedge clk);\n",
    "            serial_in = $random;\n",
    "        end\n",
    "        \n",
    "        @(posedge clk);\n",
    "        $display(\"Final parallel output: %b\", parallel_out);\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5fd247e4",
   "metadata": {},
   "source": [
    "#### break and continue Statements\n",
    "\n",
    "SystemVerilog supports `break` and `continue` statements for loop control."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d3f3e363",
   "metadata": {},
   "source": [
    "##### break Statement\n",
    "\n",
    "The `break` statement exits the innermost loop immediately.\n",
    "\n",
    "```systemverilog\n",
    "for (int i = 0; i < 100; i++) begin\n",
    "    if (error_condition)\n",
    "        break;\n",
    "    // normal processing\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a2951499",
   "metadata": {},
   "source": [
    "##### continue Statement\n",
    "\n",
    "The `continue` statement skips the rest of the current iteration and continues with the next iteration.\n",
    "\n",
    "```systemverilog\n",
    "for (int i = 0; i < 100; i++) begin\n",
    "    if (skip_condition)\n",
    "        continue;\n",
    "    // processing for valid iterations\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3cb525c8",
   "metadata": {},
   "source": [
    "###### Example: Data Validation Loop\n",
    "```systemverilog\n",
    "module data_validator;\n",
    "    logic [7:0] data_stream[100];\n",
    "    logic [7:0] valid_data[$];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize test data\n",
    "        foreach (data_stream[i]) begin\n",
    "            data_stream[i] = $random;\n",
    "        end\n",
    "        \n",
    "        // Process data with validation\n",
    "        foreach (data_stream[i]) begin\n",
    "            // Skip invalid data (value 0 or 255)\n",
    "            if (data_stream[i] == 0 || data_stream[i] == 255) begin\n",
    "                $display(\"Skipping invalid data at index %0d: %0d\", \n",
    "                        i, data_stream[i]);\n",
    "                continue;\n",
    "            end\n",
    "            \n",
    "            // Break on error pattern\n",
    "            if (data_stream[i] == 8'hFF) begin\n",
    "                $display(\"Error pattern detected at index %0d\", i);\n",
    "                break;\n",
    "            end\n",
    "            \n",
    "            // Store valid data\n",
    "            valid_data.push_back(data_stream[i]);\n",
    "        end\n",
    "        \n",
    "        $display(\"Processed %0d valid data items\", valid_data.size());\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "de8e322e",
   "metadata": {},
   "source": [
    "###### Example: Search Algorithm\n",
    "```systemverilog\n",
    "function int find_first_match(logic [7:0] array[], logic [7:0] target);\n",
    "    foreach (array[i]) begin\n",
    "        if (array[i] == target) begin\n",
    "            return i;  // Found match, return index\n",
    "        end\n",
    "        \n",
    "        // Skip processing for special values\n",
    "        if (array[i] == 8'hXX) begin\n",
    "            continue;\n",
    "        end\n",
    "        \n",
    "        // Additional processing could go here\n",
    "    end\n",
    "    \n",
    "    return -1; // Not found\n",
    "endfunction\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62f520d2",
   "metadata": {},
   "source": [
    "#### Best Practices and Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "da2993e1",
   "metadata": {},
   "source": [
    "##### Control Flow Best Practices\n",
    "\n",
    "1. **Use appropriate control structures**:\n",
    "   - `if-else` for simple conditions\n",
    "   - `case` for multi-way branching\n",
    "   - `unique case` for mutually exclusive conditions\n",
    "   - `priority case` for prioritized conditions\n",
    "\n",
    "2. **Always include default cases**:\n",
    "   ```systemverilog\n",
    "   case (opcode)\n",
    "       4'b0000: result = a + b;\n",
    "       4'b0001: result = a - b;\n",
    "       default: result = 8'h00;  // Always include\n",
    "   endcase\n",
    "   ```\n",
    "\n",
    "3. **Use proper blocking assignments**:\n",
    "   - Use `=` in `always_comb` blocks\n",
    "   - Use `<=` in `always_ff` blocks\n",
    "\n",
    "4. **Avoid complex nested conditions**:\n",
    "   ```systemverilog\n",
    "   // Instead of deeply nested if-else\n",
    "   if (condition1) begin\n",
    "       if (condition2) begin\n",
    "           if (condition3) begin\n",
    "               // deeply nested\n",
    "           end\n",
    "       end\n",
    "   end\n",
    "   \n",
    "   // Use early returns or case statements\n",
    "   case ({condition1, condition2, condition3})\n",
    "       3'b111: // handle case\n",
    "       3'b110: // handle case\n",
    "       default: // handle default\n",
    "   endcase\n",
    "   ```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e0ce4542",
   "metadata": {},
   "source": [
    "#### Synthesis Considerations\n",
    "\n",
    "1. **Combinational vs Sequential Logic**:\n",
    "   - Use `always_comb` for combinational logic\n",
    "   - Use `always_ff` for sequential logic\n",
    "\n",
    "2. **Avoid latches**:\n",
    "   - Always assign values to all outputs in all branches\n",
    "   - Use default assignments\n",
    "\n",
    "3. **Resource implications**:\n",
    "   - Complex case statements may require large multiplexers\n",
    "   - Consider priority encoders for one-hot cases"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d7343918",
   "metadata": {},
   "source": [
    "#### Testbench Specific Guidelines\n",
    "\n",
    "1. **Use unlimited loops carefully**:\n",
    "   ```systemverilog\n",
    "   // Good: bounded loop\n",
    "   repeat (1000) @(posedge clk);\n",
    "   \n",
    "   // Risky: unlimited loop\n",
    "   while (1) begin\n",
    "       // ensure there's an exit condition\n",
    "   end\n",
    "   ```\n",
    "\n",
    "2. **Use foreach for array iteration**:\n",
    "   ```systemverilog\n",
    "   // Preferred\n",
    "   foreach (array[i]) begin\n",
    "       process(array[i]);\n",
    "   end\n",
    "   \n",
    "   // Less preferred\n",
    "   for (int i = 0; i < array.size(); i++) begin\n",
    "       process(array[i]);\n",
    "   end\n",
    "   ```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ab2d644e",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Control flow statements are fundamental to SystemVerilog design and verification. Key takeaways:\n",
    "\n",
    "- **if-else statements** provide basic conditional execution\n",
    "- **case statements** offer clean multi-way branching with variants (casex, casez)\n",
    "- **unique and priority modifiers** specify design intent and improve synthesis\n",
    "- **Loop statements** (for, while, do-while, foreach, repeat) handle iterative operations\n",
    "- **break and continue** provide fine-grained loop control\n",
    "- Proper use of control flow statements is crucial for both synthesizable RTL and testbench code\n",
    "\n",
    "Understanding these control structures and their appropriate usage will enable you to write efficient, readable, and synthesizable SystemVerilog code."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
