# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# Reading C:/Users/harik/modelsim.tcl
# do BCDTo7Segment_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/harik/Workspace/BCDTo7Segment {C:/Users/harik/Workspace/BCDTo7Segment/BCDTo7Segment.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:01 on Jun 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/harik/Workspace/BCDTo7Segment" C:/Users/harik/Workspace/BCDTo7Segment/BCDTo7Segment.v 
# -- Compiling module BCDTo7Segment
# 
# Top level modules:
# 	BCDTo7Segment
# End time: 11:37:01 on Jun 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/harik/Workspace/BCDTo7Segment {C:/Users/harik/Workspace/BCDTo7Segment/BCDTo7Segment_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:01 on Jun 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/harik/Workspace/BCDTo7Segment" C:/Users/harik/Workspace/BCDTo7Segment/BCDTo7Segment_tb.v 
# -- Compiling module SynchronousTestBench_tb
# ** Error: (vlog-13069) C:/Users/harik/Workspace/BCDTo7Segment/BCDTo7Segment_tb.v(39): near ".": syntax error, unexpected '.'.
# ** Error: C:/Users/harik/Workspace/BCDTo7Segment/BCDTo7Segment_tb.v(53): (vlog-13205) Syntax error found in the scope following 'reset'. Is there a missing '::'?
# End time: 11:37:01 on Jun 21,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./BCDTo7Segment_run_msim_rtl_verilog.do line 10
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/harik/Workspace/BCDTo7Segment {C:/Users/harik/Workspace/BCDTo7Segment/BCDTo7Segment_tb.v}"
# Break key hit
