// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_latency_ap_fixed_ap_fixed_softmax_config5_s_HH_
#define _softmax_latency_ap_fixed_ap_fixed_softmax_config5_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_14s_18s_26_1_1.h"
#include "softmax_latency_ap_fixed_ap_fixed_softmax_config5_s_exp_tbkb.h"
#include "softmax_latency_ap_fixed_ap_fixed_softmax_config5_s_invercud.h"

namespace ap_rtl {

struct softmax_latency_ap_fixed_ap_fixed_softmax_config5_s : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<16> > data_0_V_read;
    sc_in< sc_lv<16> > data_1_V_read;
    sc_in< sc_lv<16> > data_2_V_read;
    sc_in< sc_lv<16> > data_3_V_read;
    sc_in< sc_lv<16> > data_4_V_read;
    sc_in< sc_lv<16> > data_5_V_read;
    sc_in< sc_lv<16> > data_6_V_read;
    sc_in< sc_lv<16> > data_7_V_read;
    sc_in< sc_lv<16> > data_8_V_read;
    sc_in< sc_lv<16> > data_9_V_read;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_lv<16> > ap_return_5;
    sc_out< sc_lv<16> > ap_return_6;
    sc_out< sc_lv<16> > ap_return_7;
    sc_out< sc_lv<16> > ap_return_8;
    sc_out< sc_lv<16> > ap_return_9;


    // Module declarations
    softmax_latency_ap_fixed_ap_fixed_softmax_config5_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_latency_ap_fixed_ap_fixed_softmax_config5_s);

    ~softmax_latency_ap_fixed_ap_fixed_softmax_config5_s();

    sc_trace_file* mVcdFile;

    softmax_latency_ap_fixed_ap_fixed_softmax_config5_s_exp_tbkb* exp_table1_U;
    softmax_latency_ap_fixed_ap_fixed_softmax_config5_s_invercud* invert_table2_U;
    myproject_mul_mul_14s_18s_26_1_1<1,1,14,18,26>* myproject_mul_mul_14s_18s_26_1_1_U1260;
    myproject_mul_mul_14s_18s_26_1_1<1,1,14,18,26>* myproject_mul_mul_14s_18s_26_1_1_U1261;
    myproject_mul_mul_14s_18s_26_1_1<1,1,14,18,26>* myproject_mul_mul_14s_18s_26_1_1_U1262;
    myproject_mul_mul_14s_18s_26_1_1<1,1,14,18,26>* myproject_mul_mul_14s_18s_26_1_1_U1263;
    myproject_mul_mul_14s_18s_26_1_1<1,1,14,18,26>* myproject_mul_mul_14s_18s_26_1_1_U1264;
    myproject_mul_mul_14s_18s_26_1_1<1,1,14,18,26>* myproject_mul_mul_14s_18s_26_1_1_U1265;
    myproject_mul_mul_14s_18s_26_1_1<1,1,14,18,26>* myproject_mul_mul_14s_18s_26_1_1_U1266;
    myproject_mul_mul_14s_18s_26_1_1<1,1,14,18,26>* myproject_mul_mul_14s_18s_26_1_1_U1267;
    myproject_mul_mul_14s_18s_26_1_1<1,1,14,18,26>* myproject_mul_mul_14s_18s_26_1_1_U1268;
    myproject_mul_mul_14s_18s_26_1_1<1,1,14,18,26>* myproject_mul_mul_14s_18s_26_1_1_U1269;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<18> > exp_table1_q0;
    sc_signal< sc_lv<10> > exp_table1_address1;
    sc_signal< sc_logic > exp_table1_ce1;
    sc_signal< sc_lv<18> > exp_table1_q1;
    sc_signal< sc_lv<10> > exp_table1_address2;
    sc_signal< sc_logic > exp_table1_ce2;
    sc_signal< sc_lv<18> > exp_table1_q2;
    sc_signal< sc_lv<10> > exp_table1_address3;
    sc_signal< sc_logic > exp_table1_ce3;
    sc_signal< sc_lv<18> > exp_table1_q3;
    sc_signal< sc_lv<10> > exp_table1_address4;
    sc_signal< sc_logic > exp_table1_ce4;
    sc_signal< sc_lv<18> > exp_table1_q4;
    sc_signal< sc_lv<10> > exp_table1_address5;
    sc_signal< sc_logic > exp_table1_ce5;
    sc_signal< sc_lv<18> > exp_table1_q5;
    sc_signal< sc_lv<10> > exp_table1_address6;
    sc_signal< sc_logic > exp_table1_ce6;
    sc_signal< sc_lv<18> > exp_table1_q6;
    sc_signal< sc_lv<10> > exp_table1_address7;
    sc_signal< sc_logic > exp_table1_ce7;
    sc_signal< sc_lv<18> > exp_table1_q7;
    sc_signal< sc_lv<10> > exp_table1_address8;
    sc_signal< sc_logic > exp_table1_ce8;
    sc_signal< sc_lv<18> > exp_table1_q8;
    sc_signal< sc_lv<10> > exp_table1_address9;
    sc_signal< sc_logic > exp_table1_ce9;
    sc_signal< sc_lv<18> > exp_table1_q9;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<14> > invert_table2_q0;
    sc_signal< sc_lv<18> > exp_res_0_V_reg_775;
    sc_signal< sc_lv<18> > exp_res_1_V_reg_780;
    sc_signal< sc_lv<18> > exp_res_2_V_reg_785;
    sc_signal< sc_lv<18> > exp_res_3_V_reg_790;
    sc_signal< sc_lv<18> > exp_res_4_V_reg_795;
    sc_signal< sc_lv<18> > exp_res_5_V_reg_800;
    sc_signal< sc_lv<18> > exp_res_6_V_reg_805;
    sc_signal< sc_lv<18> > exp_res_7_V_reg_810;
    sc_signal< sc_lv<18> > exp_res_8_V_reg_815;
    sc_signal< sc_lv<18> > exp_res_9_V_reg_820;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln251_fu_262_p1;
    sc_signal< sc_lv<64> > zext_ln251_1_fu_277_p1;
    sc_signal< sc_lv<64> > zext_ln251_2_fu_292_p1;
    sc_signal< sc_lv<64> > zext_ln251_3_fu_307_p1;
    sc_signal< sc_lv<64> > zext_ln251_4_fu_322_p1;
    sc_signal< sc_lv<64> > zext_ln251_5_fu_337_p1;
    sc_signal< sc_lv<64> > zext_ln251_6_fu_352_p1;
    sc_signal< sc_lv<64> > zext_ln251_7_fu_367_p1;
    sc_signal< sc_lv<64> > zext_ln251_8_fu_382_p1;
    sc_signal< sc_lv<64> > zext_ln251_9_fu_397_p1;
    sc_signal< sc_lv<64> > zext_ln259_fu_466_p1;
    sc_signal< sc_lv<10> > y_V_fu_252_p4;
    sc_signal< sc_lv<10> > y_V_1_fu_267_p4;
    sc_signal< sc_lv<10> > y_V_2_fu_282_p4;
    sc_signal< sc_lv<10> > y_V_3_fu_297_p4;
    sc_signal< sc_lv<10> > y_V_4_fu_312_p4;
    sc_signal< sc_lv<10> > y_V_5_fu_327_p4;
    sc_signal< sc_lv<10> > y_V_6_fu_342_p4;
    sc_signal< sc_lv<10> > y_V_7_fu_357_p4;
    sc_signal< sc_lv<10> > y_V_8_fu_372_p4;
    sc_signal< sc_lv<10> > y_V_9_fu_387_p4;
    sc_signal< sc_lv<18> > add_ln703_fu_402_p0;
    sc_signal< sc_lv<18> > add_ln703_fu_402_p1;
    sc_signal< sc_lv<18> > add_ln703_1_fu_408_p0;
    sc_signal< sc_lv<18> > add_ln703_1_fu_408_p1;
    sc_signal< sc_lv<18> > add_ln703_1_fu_408_p2;
    sc_signal< sc_lv<18> > add_ln703_2_fu_414_p1;
    sc_signal< sc_lv<18> > add_ln703_2_fu_414_p2;
    sc_signal< sc_lv<18> > add_ln703_fu_402_p2;
    sc_signal< sc_lv<18> > add_ln703_4_fu_426_p0;
    sc_signal< sc_lv<18> > add_ln703_4_fu_426_p1;
    sc_signal< sc_lv<18> > add_ln703_5_fu_432_p0;
    sc_signal< sc_lv<18> > add_ln703_5_fu_432_p1;
    sc_signal< sc_lv<18> > add_ln703_5_fu_432_p2;
    sc_signal< sc_lv<18> > add_ln703_6_fu_438_p1;
    sc_signal< sc_lv<18> > add_ln703_6_fu_438_p2;
    sc_signal< sc_lv<18> > add_ln703_4_fu_426_p2;
    sc_signal< sc_lv<18> > add_ln703_7_fu_444_p2;
    sc_signal< sc_lv<18> > add_ln703_3_fu_420_p2;
    sc_signal< sc_lv<18> > exp_sum_V_fu_450_p2;
    sc_signal< sc_lv<10> > y_V_10_fu_456_p4;
    sc_signal< sc_lv<26> > mul_ln1118_fu_655_p2;
    sc_signal< sc_lv<26> > mul_ln1118_1_fu_662_p2;
    sc_signal< sc_lv<26> > mul_ln1118_2_fu_669_p2;
    sc_signal< sc_lv<26> > mul_ln1118_3_fu_676_p2;
    sc_signal< sc_lv<26> > mul_ln1118_4_fu_683_p2;
    sc_signal< sc_lv<26> > mul_ln1118_5_fu_690_p2;
    sc_signal< sc_lv<26> > mul_ln1118_6_fu_697_p2;
    sc_signal< sc_lv<26> > mul_ln1118_7_fu_704_p2;
    sc_signal< sc_lv<26> > mul_ln1118_8_fu_711_p2;
    sc_signal< sc_lv<26> > mul_ln1118_9_fu_718_p2;
    sc_signal< sc_lv<14> > mul_ln1118_fu_655_p0;
    sc_signal< sc_lv<26> > sext_ln1116_fu_471_p1;
    sc_signal< sc_lv<14> > mul_ln1118_1_fu_662_p0;
    sc_signal< sc_lv<14> > mul_ln1118_2_fu_669_p0;
    sc_signal< sc_lv<14> > mul_ln1118_3_fu_676_p0;
    sc_signal< sc_lv<14> > mul_ln1118_4_fu_683_p0;
    sc_signal< sc_lv<14> > mul_ln1118_5_fu_690_p0;
    sc_signal< sc_lv<14> > mul_ln1118_6_fu_697_p0;
    sc_signal< sc_lv<14> > mul_ln1118_7_fu_704_p0;
    sc_signal< sc_lv<14> > mul_ln1118_8_fu_711_p0;
    sc_signal< sc_lv<14> > mul_ln1118_9_fu_718_p0;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to1;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln703_1_fu_408_p0();
    void thread_add_ln703_1_fu_408_p1();
    void thread_add_ln703_1_fu_408_p2();
    void thread_add_ln703_2_fu_414_p1();
    void thread_add_ln703_2_fu_414_p2();
    void thread_add_ln703_3_fu_420_p2();
    void thread_add_ln703_4_fu_426_p0();
    void thread_add_ln703_4_fu_426_p1();
    void thread_add_ln703_4_fu_426_p2();
    void thread_add_ln703_5_fu_432_p0();
    void thread_add_ln703_5_fu_432_p1();
    void thread_add_ln703_5_fu_432_p2();
    void thread_add_ln703_6_fu_438_p1();
    void thread_add_ln703_6_fu_438_p2();
    void thread_add_ln703_7_fu_444_p2();
    void thread_add_ln703_fu_402_p0();
    void thread_add_ln703_fu_402_p1();
    void thread_add_ln703_fu_402_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_exp_sum_V_fu_450_p2();
    void thread_exp_table1_address0();
    void thread_exp_table1_address1();
    void thread_exp_table1_address2();
    void thread_exp_table1_address3();
    void thread_exp_table1_address4();
    void thread_exp_table1_address5();
    void thread_exp_table1_address6();
    void thread_exp_table1_address7();
    void thread_exp_table1_address8();
    void thread_exp_table1_address9();
    void thread_exp_table1_ce0();
    void thread_exp_table1_ce1();
    void thread_exp_table1_ce2();
    void thread_exp_table1_ce3();
    void thread_exp_table1_ce4();
    void thread_exp_table1_ce5();
    void thread_exp_table1_ce6();
    void thread_exp_table1_ce7();
    void thread_exp_table1_ce8();
    void thread_exp_table1_ce9();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_mul_ln1118_1_fu_662_p0();
    void thread_mul_ln1118_2_fu_669_p0();
    void thread_mul_ln1118_3_fu_676_p0();
    void thread_mul_ln1118_4_fu_683_p0();
    void thread_mul_ln1118_5_fu_690_p0();
    void thread_mul_ln1118_6_fu_697_p0();
    void thread_mul_ln1118_7_fu_704_p0();
    void thread_mul_ln1118_8_fu_711_p0();
    void thread_mul_ln1118_9_fu_718_p0();
    void thread_mul_ln1118_fu_655_p0();
    void thread_sext_ln1116_fu_471_p1();
    void thread_y_V_10_fu_456_p4();
    void thread_y_V_1_fu_267_p4();
    void thread_y_V_2_fu_282_p4();
    void thread_y_V_3_fu_297_p4();
    void thread_y_V_4_fu_312_p4();
    void thread_y_V_5_fu_327_p4();
    void thread_y_V_6_fu_342_p4();
    void thread_y_V_7_fu_357_p4();
    void thread_y_V_8_fu_372_p4();
    void thread_y_V_9_fu_387_p4();
    void thread_y_V_fu_252_p4();
    void thread_zext_ln251_1_fu_277_p1();
    void thread_zext_ln251_2_fu_292_p1();
    void thread_zext_ln251_3_fu_307_p1();
    void thread_zext_ln251_4_fu_322_p1();
    void thread_zext_ln251_5_fu_337_p1();
    void thread_zext_ln251_6_fu_352_p1();
    void thread_zext_ln251_7_fu_367_p1();
    void thread_zext_ln251_8_fu_382_p1();
    void thread_zext_ln251_9_fu_397_p1();
    void thread_zext_ln251_fu_262_p1();
    void thread_zext_ln259_fu_466_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
