
---------- Begin Simulation Statistics ----------
final_tick                                 1100951200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187059                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402740                       # Number of bytes of host memory used
host_op_rate                                   324784                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.29                       # Real time elapsed on the host
host_tick_rate                               97516787                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2111851                       # Number of instructions simulated
sim_ops                                       3666763                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001101                       # Number of seconds simulated
sim_ticks                                  1100951200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               433355                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23755                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            463463                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             242220                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          433355                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           191135                       # Number of indirect misses.
system.cpu.branchPred.lookups                  491822                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12364                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11737                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2392289                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1988418                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23811                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     350112                       # Number of branches committed
system.cpu.commit.bw_lim_events                609127                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          875384                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2111851                       # Number of instructions committed
system.cpu.commit.committedOps                3666763                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2362916                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.551796                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722694                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1157625     48.99%     48.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       191055      8.09%     57.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       176127      7.45%     64.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       228982      9.69%     74.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       609127     25.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2362916                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10612                       # Number of function calls committed.
system.cpu.commit.int_insts                   3612595                       # Number of committed integer instructions.
system.cpu.commit.loads                        496550                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20167      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2893315     78.91%     79.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3323      0.09%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.03%     80.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.30%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.33%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          477512     13.02%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162605      4.43%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.52%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3666763                       # Class of committed instruction
system.cpu.commit.refs                         671224                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2111851                       # Number of Instructions Simulated
system.cpu.committedOps                       3666763                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.303302                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.303302                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8367                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34941                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49722                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4638                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1034526                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4753650                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   298042                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1154596                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23878                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90824                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      578516                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2051                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      193615                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      491822                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    249329                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2241804                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4581                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2873385                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           397                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   47756                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178690                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             335699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             254584                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043964                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2601866                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.931898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1237599     47.57%     47.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75828      2.91%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61602      2.37%     52.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    79839      3.07%     55.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1146998     44.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2601866                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    117393                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64298                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    221315600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    221315600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    221315200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    221315200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    221315200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    221315200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8996000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8995200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       545600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       545600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       545600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       545200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4327200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4486800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4435200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4281200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78668800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78636000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78648400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78630000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1680178800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          150513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27967                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   379896                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.523313                       # Inst execution rate
system.cpu.iew.exec_refs                       773773                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     193604                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691216                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                610569                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                905                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               568                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               203755                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4542103                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                580169                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33683                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4192735                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3388                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8045                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23878                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14254                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           593                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40502                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114017                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29080                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             80                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19824                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8143                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5900766                       # num instructions consuming a value
system.cpu.iew.wb_count                       4171261                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566021                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3339957                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.515511                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4178168                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6503644                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3611981                       # number of integer regfile writes
system.cpu.ipc                               0.767282                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.767282                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             25971      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3319731     78.55%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3353      0.08%     79.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41625      0.98%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4207      0.10%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1248      0.03%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6755      0.16%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14457      0.34%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13596      0.32%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7006      0.17%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2012      0.05%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               565887     13.39%     94.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              182779      4.32%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24392      0.58%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13402      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4226421                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88055                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              177336                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        84961                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             125838                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4112395                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10896138                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4086300                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5291670                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4541065                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4226421                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1038                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          875329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18769                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            306                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1299181                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2601866                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.624381                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.666095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1168101     44.89%     44.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              182247      7.00%     51.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              307256     11.81%     63.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              347386     13.35%     77.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              596876     22.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2601866                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.535552                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      249401                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           312                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12179                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5768                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               610569                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              203755                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1572007                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2752379                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  840311                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5044144                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               47                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  49778                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   349179                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15884                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4644                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12194789                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4680718                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6421946                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1185634                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  79850                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23878                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                183318                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1377779                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            149446                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7434407                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19546                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                874                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    214864                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            927                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6295936                       # The number of ROB reads
system.cpu.rob.rob_writes                     9324164                       # The number of ROB writes
system.cpu.timesIdled                            1482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          426                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37776                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              426                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          675                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            675                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              101                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22706                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12043                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1314                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7979                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1370                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1370                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12043                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       942528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       942528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  942528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13413                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13413    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13413                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11211459                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29106441                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17419                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4122                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23507                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                947                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2109                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2109                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17419                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7539                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49763                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57302                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1263168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1429376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10330                       # Total snoops (count)
system.l2bus.snoopTraffic                       84224                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29856                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014603                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119961                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29420     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      436      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29856                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20314800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18816080                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3119199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1100951200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       246043                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           246043                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       246043                       # number of overall hits
system.cpu.icache.overall_hits::total          246043                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3285                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3285                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3285                       # number of overall misses
system.cpu.icache.overall_misses::total          3285                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165820400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165820400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165820400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165820400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       249328                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       249328                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       249328                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       249328                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013175                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013175                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013175                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013175                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50478.051750                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50478.051750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50478.051750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50478.051750                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          686                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          686                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2599                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2599                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2599                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2599                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132571600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132571600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132571600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132571600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010424                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010424                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010424                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010424                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51008.695652                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51008.695652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51008.695652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51008.695652                       # average overall mshr miss latency
system.cpu.icache.replacements                   2343                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       246043                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          246043                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3285                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3285                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165820400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165820400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       249328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       249328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50478.051750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50478.051750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132571600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132571600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010424                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010424                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51008.695652                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51008.695652                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.498658                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              208251                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2343                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.882202                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.498658                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            501255                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           501255                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       677078                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           677078                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       677078                       # number of overall hits
system.cpu.dcache.overall_hits::total          677078                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34430                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34430                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34430                       # number of overall misses
system.cpu.dcache.overall_misses::total         34430                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1678780400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1678780400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1678780400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1678780400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       711508                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       711508                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       711508                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       711508                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048390                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048390                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048390                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048390                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48759.233227                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48759.233227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48759.233227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48759.233227                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29343                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               732                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.086066                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1776                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2808                       # number of writebacks
system.cpu.dcache.writebacks::total              2808                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21977                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21977                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21977                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21977                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16929                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575884800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575884800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575884800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251409130                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    827293930                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017502                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017502                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017502                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023793                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46244.663936                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46244.663936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46244.663936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56168.259607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48868.446453                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15905                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       504547                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          504547                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1571364800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1571364800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       536828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       536828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48677.698956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48677.698956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21937                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21937                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472032800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472032800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45633.488012                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45633.488012                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       172531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         172531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    107415600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    107415600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       174680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49983.992555                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49983.992555                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103852000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103852000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49242.294927                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49242.294927                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4476                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4476                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251409130                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251409130                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56168.259607                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56168.259607                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.654682                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              635642                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15905                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.964917                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   740.230724                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   235.423959                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.722882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.229906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952788                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          279                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.272461                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.727539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1439945                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1439945                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             787                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4854                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1000                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6641                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            787                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4854                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1000                       # number of overall hits
system.l2cache.overall_hits::total               6641                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1810                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7599                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3476                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12885                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1810                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7599                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3476                       # number of overall misses
system.l2cache.overall_misses::total            12885                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122818000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519890000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    240475139                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    883183139                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122818000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519890000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    240475139                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    883183139                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2597                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12453                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4476                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19526                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2597                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12453                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4476                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19526                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.696958                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.610214                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.776586                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.659889                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.696958                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.610214                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.776586                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.659889                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67855.248619                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68415.580997                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69181.570483                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68543.510982                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67855.248619                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68415.580997                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69181.570483                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68543.510982                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    7                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1314                       # number of writebacks
system.l2cache.writebacks::total                 1314                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           21                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           21                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1810                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7590                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3455                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12855                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1810                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7590                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3455                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          558                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13413                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108338000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458915600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212032760                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    779286360                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108338000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458915600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212032760                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33466265                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    812752625                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.696958                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.609492                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.771895                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.658353                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.696958                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.609492                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.771895                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.686930                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59855.248619                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60463.188406                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61369.829233                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60621.264877                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59855.248619                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60463.188406                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61369.829233                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59975.385305                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60594.395363                       # average overall mshr miss latency
system.l2cache.replacements                      9381                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2808                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2808                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2808                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2808                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          338                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          338                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          558                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          558                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33466265                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33466265                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59975.385305                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59975.385305                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          736                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              736                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1373                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1373                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     95066000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     95066000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2109                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2109                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.651019                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.651019                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69239.621267                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69239.621267                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1370                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1370                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     84073600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     84073600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.649597                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.649597                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61367.591241                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61367.591241                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          787                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4118                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1000                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5905                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1810                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6226                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3476                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11512                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122818000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424824000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    240475139                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    788117139                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2597                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10344                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4476                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17417                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.696958                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.601895                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.776586                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.660963                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67855.248619                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68233.858015                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69181.570483                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68460.488099                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           27                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1810                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6220                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3455                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11485                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108338000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374842000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212032760                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    695212760                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.696958                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.601315                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.771895                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.659413                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59855.248619                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60263.987138                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61369.829233                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60532.238572                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3705.920476                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25383                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9381                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.705788                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.400276                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   289.489584                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2364.764045                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   907.755954                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   129.510617                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003516                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.070676                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577335                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221620                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031619                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1269                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2827                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          186                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1062                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          755                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1982                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.309814                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.690186                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               315605                       # Number of tag accesses
system.l2cache.tags.data_accesses              315605                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1100951200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       221120                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              858432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84096                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84096                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1810                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7590                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3455                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          558                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13413                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1314                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1314                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          105218106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          441218466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    200844506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32437405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              779718483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     105218106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         105218106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76384857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76384857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76384857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         105218106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         441218466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    200844506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32437405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             856103340                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1144393200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5033523                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403764                       # Number of bytes of host memory used
host_op_rate                                  8714169                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.43                       # Real time elapsed on the host
host_tick_rate                              100066678                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2184854                       # Number of instructions simulated
sim_ops                                       3782966                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000043                       # Number of seconds simulated
sim_ticks                                    43442000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                27031                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4202                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             39830                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11170                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           27031                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            15861                       # Number of indirect misses.
system.cpu.branchPred.lookups                   41138                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     611                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1379                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    127374                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    54447                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4202                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      19550                       # Number of branches committed
system.cpu.commit.bw_lim_events                 18884                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           72122                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                73003                       # Number of instructions committed
system.cpu.commit.committedOps                 116203                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        87326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.330680                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.590402                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        41411     47.42%     47.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        16107     18.44%     65.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8212      9.40%     75.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2712      3.11%     78.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        18884     21.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        87326                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2696                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                    116006                       # Number of committed integer instructions.
system.cpu.commit.loads                         15216                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           58      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            96934     83.42%     83.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     83.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.04%     83.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.02%     83.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.03%     83.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.02%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.03%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.04%     83.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.02%     83.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.02%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           15100     12.99%     96.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1366      1.18%     97.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.10%     97.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2376      2.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            116203                       # Class of committed instruction
system.cpu.commit.refs                          18958                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       73003                       # Number of Instructions Simulated
system.cpu.committedOps                        116203                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.487679                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.487679                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           36                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           36                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 27044                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 229945                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    16449                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     53844                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4204                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  5622                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       16456                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            15                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4307                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       41138                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     16608                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         83897                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   834                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         162455                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    8408                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.378786                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              19062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              11781                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.495834                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             107163                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.406782                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.858785                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    37942     35.41%     35.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      646      0.60%     36.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     6178      5.77%     41.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4672      4.36%     46.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    57725     53.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               107163                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3001                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      422                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9243600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9243600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9244000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9244000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9244000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9243600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        25600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        26000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2243200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2245600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2243200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2244400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       64586800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5516                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    24495                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.442788                       # Inst execution rate
system.cpu.iew.exec_refs                        20758                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4307                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   16224                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 24335                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               258                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6464                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              188325                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 16451                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5896                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                156694                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2582                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4204                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2600                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               66                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         9119                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2723                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3831                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1685                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    187747                       # num instructions consuming a value
system.cpu.iew.wb_count                        156139                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.563487                       # average fanout of values written-back
system.cpu.iew.wb_producers                    105793                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.437678                       # insts written-back per cycle
system.cpu.iew.wb_sent                         156311                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   188827                       # number of integer regfile reads
system.cpu.int_regfile_writes                  126280                       # number of integer regfile writes
system.cpu.ipc                               0.672188                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.672188                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1123      0.69%      0.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                138658     85.28%     85.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     85.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.03%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  30      0.02%     86.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.02%     86.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.02%     86.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   92      0.06%     86.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   71      0.04%     86.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.02%     86.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 24      0.01%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                17207     10.58%     96.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2618      1.61%     98.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             217      0.13%     98.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2398      1.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 162590                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2928                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                5862                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2866                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               3570                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 158539                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             429352                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       153273                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            256879                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     188304                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    162590                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           72122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2871                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        96666                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        107163                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.517221                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.640632                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               49322     46.03%     46.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               11967     11.17%     57.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                9645      9.00%     66.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               13583     12.68%     78.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               22646     21.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          107163                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.497077                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       16608                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                33                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                5                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                24335                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6464                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   73377                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           108605                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   18999                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                136368                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     46                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    20443                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   137                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                560727                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 215522                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              251783                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     54257                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7360                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4204                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  8914                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   115414                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              3538                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           277278                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      7605                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       256767                       # The number of ROB reads
system.cpu.rob.rob_writes                      396617                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            268                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                7                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           36                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             36                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           217                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 69                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict              100                       # Transaction distribution
system.membus.trans_dist::ReadExReq                39                       # Transaction distribution
system.membus.trans_dist::ReadExResp               39                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            69                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         7488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         7488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    7488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               108                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     108    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 108                       # Request fanout histogram
system.membus.reqLayer2.occupancy              102796                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             235104                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  94                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            30                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               213                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 56                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 40                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                40                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             94                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          318                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     402                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         8128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     9920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               165                       # Total snoops (count)
system.l2bus.snoopTraffic                         576                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                299                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.023411                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.151460                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      292     97.66%     97.66% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      2.34%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  299                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              127200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               136768                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        43442000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        16566                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16566                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16566                       # number of overall hits
system.cpu.icache.overall_hits::total           16566                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           42                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             42                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           42                       # number of overall misses
system.cpu.icache.overall_misses::total            42                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2000800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2000800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2000800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2000800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        16608                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16608                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        16608                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16608                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002529                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002529                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002529                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002529                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47638.095238                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47638.095238                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47638.095238                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47638.095238                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1435600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1435600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1435600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1435600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001686                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001686                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001686                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001686                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51271.428571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51271.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51271.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51271.428571                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        16566                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16566                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           42                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            42                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2000800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2000800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        16608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002529                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002529                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47638.095238                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47638.095238                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1435600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1435600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001686                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001686                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51271.428571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51271.428571                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6075                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            216.964286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             33244                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            33244                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        20016                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            20016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        20016                       # number of overall hits
system.cpu.dcache.overall_hits::total           20016                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          108                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            108                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          108                       # number of overall misses
system.cpu.dcache.overall_misses::total           108                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5607600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5607600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5607600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5607600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        20124                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        20124                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        20124                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        20124                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005367                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005367                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005367                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005367                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51922.222222                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51922.222222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51922.222222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51922.222222                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 7                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           21                       # number of writebacks
system.cpu.dcache.writebacks::total                21                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           38                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           38                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           70                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           70                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           70                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           36                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          106                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3871600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3871600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3871600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       828768                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4700368                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003478                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003478                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003478                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005267                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55308.571429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55308.571429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55308.571429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 23021.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44343.094340                       # average overall mshr miss latency
system.cpu.dcache.replacements                    106                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        16314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2739200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2739200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        16382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        16382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004151                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40282.352941                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40282.352941                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           38                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1035200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1035200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001831                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34506.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34506.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3702                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3702                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           40                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2868400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2868400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3742                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3742                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010689                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010689                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        71710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        71710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           40                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2836400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2836400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        70910                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        70910                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           36                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           36                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       828768                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       828768                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 23021.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 23021.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1931                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               106                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.216981                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   742.756162                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   281.243838                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.725348                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.274652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          282                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.275391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             40354                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            40354                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              18                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           23                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  49                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             18                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           23                       # number of overall hits
system.l2cache.overall_hits::total                 49                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            52                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                85                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           52                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           13                       # number of overall misses
system.l2cache.overall_misses::total               85                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1334800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      3632800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       602791                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      5570391                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1334800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      3632800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       602791                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      5570391                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           70                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             134                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           70                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           36                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            134                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.714286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.742857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.361111                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.634328                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.714286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.742857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.361111                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.634328                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        66740                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69861.538462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 46368.538462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65534.011765                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        66740                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69861.538462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 46368.538462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65534.011765                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              9                       # number of writebacks
system.l2cache.writebacks::total                    9                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              9                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             9                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           52                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           52                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           32                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          108                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1174800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      3216800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       221200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      4612800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1174800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      3216800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       221200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      1883969                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      6496769                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.742857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.111111                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.567164                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.742857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.111111                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.805970                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        58740                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61861.538462                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55300                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60694.736842                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        58740                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61861.538462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55300                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58874.031250                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60155.268519                       # average overall mshr miss latency
system.l2cache.replacements                       109                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           21                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           21                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           21                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           21                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           32                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           32                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      1883969                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      1883969                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58874.031250                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58874.031250                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           39                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             39                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2776400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2776400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           40                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.975000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.975000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 71189.743590                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71189.743590                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           39                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           39                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2464400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2464400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.975000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.975000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63189.743590                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63189.743590                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           48                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           46                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1334800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       856400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       602791                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2793991                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           94                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.714286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.433333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.361111                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.489362                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        66740                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65876.923077                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 46368.538462                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 60738.934783                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           37                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1174800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       752400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       221200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2148400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.433333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.111111                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.393617                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        58740                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57876.923077                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55300                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58064.864865                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    348                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  109                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.192661                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.924727                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   909.691193                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1881.780314                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1059.559735                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   208.044031                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009015                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.222093                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.459419                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.258682                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.050792                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1270                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2826                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          476                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2300                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.310059                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.689941                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2253                       # Number of tag accesses
system.l2cache.tags.data_accesses                2253                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     43442000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            3328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                6912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          576                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              576                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               52                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  108                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   9                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           29464573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           76607891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      5892915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     47143318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              159108697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      29464573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          29464573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        13259058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              13259058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        13259058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          29464573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          76607891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      5892915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     47143318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             172367755                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1517993200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 629339                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  1140560                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.09                       # Real time elapsed on the host
host_tick_rate                               73375541                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3204305                       # Number of instructions simulated
sim_ops                                       5807277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000374                       # Number of seconds simulated
sim_ticks                                   373600000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               209090                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7801                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            208255                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              98127                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          209090                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           110963                       # Number of indirect misses.
system.cpu.branchPred.lookups                  241705                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16690                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5571                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1168890                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   631230                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7866                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     210003                       # Number of branches committed
system.cpu.commit.bw_lim_events                326189                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          148620                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1019451                       # Number of instructions committed
system.cpu.commit.committedOps                2024311                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       853688                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.371254                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.554254                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       151119     17.70%     17.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       151946     17.80%     35.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       105693     12.38%     47.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       118741     13.91%     61.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       326189     38.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       853688                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      80628                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                15707                       # Number of function calls committed.
system.cpu.commit.int_insts                   1959799                       # Number of committed integer instructions.
system.cpu.commit.loads                        263503                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8104      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1513834     74.78%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7575      0.37%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.02%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3279      0.16%     75.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.02%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.01%     75.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12553      0.62%     76.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12672      0.63%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27925      1.38%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.01%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          253089     12.50%     90.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         170005      8.40%     99.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        10414      0.51%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3894      0.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2024311                       # Class of committed instruction
system.cpu.commit.refs                         437402                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1019451                       # Number of Instructions Simulated
system.cpu.committedOps                       2024311                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.916179                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.916179                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           71                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          153                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          285                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            31                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 57733                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2234523                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   205499                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    615483                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7898                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  8888                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      277633                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           133                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      178262                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                      241705                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    180471                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        686784                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1338                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1142487                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           407                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   15796                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.258785                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             200318                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             114817                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.223219                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             895501                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.528253                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.799321                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   257578     28.76%     28.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    61341      6.85%     35.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30994      3.46%     39.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    41628      4.65%     43.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   503960     56.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               895501                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    134233                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70725                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    105734000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    105734000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    105733600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    105733600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    105733600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    105734000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1596000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1596400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       374400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       374800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       374400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       374000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5353600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5491600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5219600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5490800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     46120800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     46056800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     46124400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     46094800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      845045200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           38499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                10014                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   217230                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.258794                       # Inst execution rate
system.cpu.iew.exec_refs                       455666                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     178048                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   40212                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                286795                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                294                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                56                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               184363                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2172917                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                277618                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             13628                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2109714                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     56                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   310                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7898                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   407                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            21709                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           87                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        23294                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        10464                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             36                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         8788                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1226                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2366202                       # num instructions consuming a value
system.cpu.iew.wb_count                       2104071                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622873                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1473844                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.252753                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2106621                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3142330                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1640829                       # number of integer regfile writes
system.cpu.ipc                               1.091489                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.091489                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             10729      0.51%      0.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1586005     74.69%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7577      0.36%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   404      0.02%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3382      0.16%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 362      0.02%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  188      0.01%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                12808      0.60%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12747      0.60%     76.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               27945      1.32%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                201      0.01%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               270867     12.76%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              175078      8.25%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10871      0.51%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4175      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2123339                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   81952                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              163967                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        81551                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              84692                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2030658                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4982061                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2022520                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2236876                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2172487                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2123339                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 430                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          148616                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3846                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            236                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       203897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        895501                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.371119                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.452975                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              153130     17.10%     17.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              107185     11.97%     29.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              163590     18.27%     47.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              197410     22.04%     69.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              274186     30.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          895501                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.273382                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      180540                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           118                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9560                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5450                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               286795                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              184363                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  906493                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           934000                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   43872                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2261845                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2795                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   211751                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    670                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    90                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5657301                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2216389                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2464922                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    617618                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5287                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7898                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 10291                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   203101                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            136526                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          3315848                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4071                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                227                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     10388                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            251                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      2700430                       # The number of ROB reads
system.cpu.rob.rob_writes                     4388179                       # The number of ROB writes
system.cpu.timesIdled                             486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           60                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2692                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               60                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           25                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             25                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                7                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1344                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                610                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           51                       # Transaction distribution
system.membus.trans_dist::CleanEvict              605                       # Transaction distribution
system.membus.trans_dist::ReadExReq                78                       # Transaction distribution
system.membus.trans_dist::ReadExResp               78                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           610                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        47296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        47296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   47296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               688                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     688    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 688                       # Request fanout histogram
system.membus.reqLayer2.occupancy              620427                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1480873                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1247                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           238                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1809                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 32                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 98                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                98                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1248                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2538                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1499                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4037                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        54080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        43904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    97984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               735                       # Total snoops (count)
system.l2bus.snoopTraffic                        3328                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2081                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.033157                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.179090                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2012     96.68%     96.68% # Request fanout histogram
system.l2bus.snoop_fanout::1                       69      3.32%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2081                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              599599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1242751                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1015200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       373600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       179478                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           179478                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       179478                       # number of overall hits
system.cpu.icache.overall_hits::total          179478                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          993                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            993                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          993                       # number of overall misses
system.cpu.icache.overall_misses::total           993                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39581599                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39581599                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39581599                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39581599                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       180471                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       180471                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       180471                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       180471                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005502                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005502                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005502                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005502                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39860.623364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39860.623364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39860.623364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39860.623364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           81                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          146                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          847                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          847                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          847                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          847                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32244799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32244799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32244799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32244799                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004693                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004693                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004693                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004693                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38069.420307                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38069.420307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38069.420307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38069.420307                       # average overall mshr miss latency
system.cpu.icache.replacements                    846                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       179478                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          179478                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          993                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           993                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39581599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39581599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       180471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       180471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39860.623364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39860.623364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          146                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          847                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          847                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32244799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32244799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004693                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004693                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38069.420307                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38069.420307                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              231234                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1102                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            209.831216                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            361788                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           361788                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       429123                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           429123                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       429123                       # number of overall hits
system.cpu.dcache.overall_hits::total          429123                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          771                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            771                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          771                       # number of overall misses
system.cpu.dcache.overall_misses::total           771                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     30808800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30808800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     30808800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30808800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       429894                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       429894                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       429894                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       429894                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001793                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001793                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39959.533074                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39959.533074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39959.533074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39959.533074                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          216                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           27                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                58                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          187                       # number of writebacks
system.cpu.dcache.writebacks::total               187                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          325                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          325                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          325                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           54                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          500                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     18014800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18014800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     18014800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2565151                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20579951                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001037                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001037                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001037                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001163                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40391.928251                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40391.928251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40391.928251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 47502.796296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41159.902000                       # average overall mshr miss latency
system.cpu.dcache.replacements                    499                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       255109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          255109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25209600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25209600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       255781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       255781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37514.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37514.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          325                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          325                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          347                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12494800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12494800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001357                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001357                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36008.069164                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36008.069164                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       174014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         174014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           99                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           99                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5599200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5599200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       174113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56557.575758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56557.575758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           99                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5520000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5520000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000569                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55757.575758                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55757.575758                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           54                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           54                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2565151                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2565151                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 47502.796296                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 47502.796296                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              506179                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1523                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            332.356533                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   784.137007                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   239.862993                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.765759                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.234241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          649                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            860287                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           860287                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             446                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             209                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 674                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            446                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            209                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           19                       # number of overall hits
system.l2cache.overall_hits::total                674                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           400                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           236                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           35                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               671                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          400                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          236                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           35                       # number of overall misses
system.l2cache.overall_misses::total              671                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27471200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     15699600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2369570                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     45540370                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27471200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     15699600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2369570                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     45540370                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          846                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          445                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           54                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1345                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          846                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          445                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           54                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1345                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.472813                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.530337                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.648148                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.498885                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.472813                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.530337                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.648148                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.498885                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        68678                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66523.728814                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        67702                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67869.403875                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        68678                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66523.728814                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        67702                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67869.403875                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             51                       # number of writebacks
system.l2cache.writebacks::total                   51                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          400                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          235                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           35                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          670                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          400                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          235                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           35                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          689                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24279200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     13763200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2089570                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     40131970                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24279200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     13763200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2089570                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher      1148780                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     41280750                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.472813                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.528090                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.648148                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.498141                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.472813                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.528090                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.648148                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.512268                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        60698                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58566.808511                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59702                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59898.462687                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        60698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58566.808511                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59702                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60462.105263                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59914.005806                       # average overall mshr miss latency
system.l2cache.replacements                       702                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          187                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          187                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          187                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          187                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           19                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           19                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher      1148780                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total      1148780                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60462.105263                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60462.105263                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           20                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               20                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           78                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             78                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      5221200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      5221200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           98                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.795918                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.795918                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66938.461538                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66938.461538                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           78                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           78                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      4597200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      4597200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.795918                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.795918                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58938.461538                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58938.461538                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          446                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          189                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          654                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          400                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          158                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          593                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27471200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10478400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2369570                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     40319170                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          846                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          347                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1247                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.472813                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.455331                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.648148                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.475541                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        68678                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66318.987342                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        67702                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67991.854975                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          400                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          157                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          592                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24279200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9166000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2089570                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     35534770                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.472813                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.452450                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.648148                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.474739                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        60698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58382.165605                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59702                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60024.949324                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15194                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4798                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.166736                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.947973                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1095.592126                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1811.078482                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   943.306381                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   204.075039                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010241                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.267479                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.442158                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230299                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.049823                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1065                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3031                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1017                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2569                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.260010                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.739990                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                22158                       # Number of tag accesses
system.l2cache.tags.data_accesses               22158                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    373600000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           15040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher         1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               44032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3264                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3264                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              399                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              235                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           35                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  688                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            51                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  51                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           68351178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           40256959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      5995717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      3254818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              117858672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      68351178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          68351178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         8736617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               8736617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         8736617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          68351178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          40256959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      5995717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      3254818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             126595289                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
