{"vcs1":{"timestamp_begin":1748099394.538538579, "rt":5.48, "ut":5.64, "st":0.24}}
{"vcselab":{"timestamp_begin":1748099400.064507900, "rt":0.18, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1748099400.282479853, "rt":0.29, "ut":0.21, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748099394.183939152}
{"VCS_COMP_START_TIME": 1748099394.183939152}
{"VCS_COMP_END_TIME": 1748099400.655919602}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 451636}}
{"vcselab": {"peak_mem": 161900}}
