#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Aug 26 19:16:24 2022
# Process ID: 21248
# Current directory: C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24068 C:\Users\86186\Desktop\pipeline-CPU\pipeline-CPU\pipeline_CPU\pipeline_CPU.xpr
# Log file: C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/vivado.log
# Journal file: C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.xpr
INFO: [Project 1-313] Project file moved from 'D:/git-project/pipeline_CPU/pipeline_CPU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado20/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 775.340 ; gain = 152.113
generate_target Simulation [get_files C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.ip_user_files -ipstatic_source_dir C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.cache/compile_simlib/questa} {riviera=C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado20/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/fibonacci_1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'ex_wreg_i' is already declared [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:67]
WARNING: [VRFC 10-3703] second declaration of 'ex_wreg_i' ignored [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:67]
WARNING: [VRFC 10-3248] data object 'ex_wd_i' is already declared [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:68]
WARNING: [VRFC 10-3703] second declaration of 'ex_wd_i' ignored [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:68]
INFO: [VRFC 10-2458] undeclared symbol wb_wd_i, assumed default net type wire [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:281]
INFO: [VRFC 10-2458] undeclared symbol wb_wreg_i, assumed default net type wire [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:282]
INFO: [VRFC 10-2458] undeclared symbol wb_wdata_i, assumed default net type wire [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:283]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 843.285 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado20/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wb_wd' [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:281]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_wdata' [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:283]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 843.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/rstn was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/clk was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id0/op was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id0/op3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id0/op2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[0] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[1] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[2] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[3] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[4] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[5] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[6] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[7] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[8] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[9] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[10] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[11] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[12] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[13] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[14] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[15] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[16] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[17] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[18] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[19] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[20] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[21] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[22] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[23] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[24] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[25] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[26] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[27] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[28] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[29] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[30] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[31] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[0] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[1] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[2] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[3] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[4] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[5] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[6] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[7] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[8] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[9] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[10] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[11] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[12] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[13] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[14] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[15] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[16] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[17] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[18] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[19] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[20] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[21] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[22] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[23] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[24] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[25] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[26] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[27] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[28] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[29] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[30] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[31] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex0/reg1_i was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex0/reg2_i was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/inst_rom_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/inst_rom_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wen was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/clk was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/rstn was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/inst_rom_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/inst_rom_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wen was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg1_read was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg2_read was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg1_data was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg2_data was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg1_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg2_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex_aluop_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex_reg2_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/mem_wreg_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/mem_wd_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/mem_wdata_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/wb_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/wb_wreg was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/wb_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_branch_flag_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/mem0/mem_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/mem0/mem_we_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/mem0/aluop_i was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 860.742 ; gain = 15.707
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 860.742 ; gain = 17.457
set_property -dict [list CONFIG.coefficient_file {C:/Users/86186/Desktop/Finaltest123.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/86186/Desktop/Finaltest123.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../Finaltest123.coe'
generate_target all [get_files  C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
launch_runs -jobs 4 inst_rom_synth_1
[Fri Aug 26 19:41:22 2022] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.ip_user_files -ipstatic_source_dir C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.cache/compile_simlib/modelsim} {questa=C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.cache/compile_simlib/questa} {riviera=C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado20/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/Finaltest123.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/adder8bit.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/test_addi.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim/fibonacci_1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
WARNING: [VRFC 10-3248] data object 'ex_wreg_i' is already declared [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:67]
WARNING: [VRFC 10-3703] second declaration of 'ex_wreg_i' ignored [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:67]
WARNING: [VRFC 10-3248] data object 'ex_wd_i' is already declared [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:68]
WARNING: [VRFC 10-3703] second declaration of 'ex_wd_i' ignored [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:68]
INFO: [VRFC 10-2458] undeclared symbol wb_wd_i, assumed default net type wire [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:281]
INFO: [VRFC 10-2458] undeclared symbol wb_wreg_i, assumed default net type wire [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:282]
INFO: [VRFC 10-2458] undeclared symbol wb_wdata_i, assumed default net type wire [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:283]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 918.891 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado20/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wb_wd' [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:281]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_wdata' [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sources_1/new/myCPU/cpu.v:283]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 918.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/pipeline_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/86186/Desktop/pipeline-CPU/pipeline-CPU/pipeline_CPU/testbench_behav.wcfg
WARNING: Simulation object /testbench/single_cycle0/mycpu0/rstn was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/clk was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id0/op was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id0/op3 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id0/op2 was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[0] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[1] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[2] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[3] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[4] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[5] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[6] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[7] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[8] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[9] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[10] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[11] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[12] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[13] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[14] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[15] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[16] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[17] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[18] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[19] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[20] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[21] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[22] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[23] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[24] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[25] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[26] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[27] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[28] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[29] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[30] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[31] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[0] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[1] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[2] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[3] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[4] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[5] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[6] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[7] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[8] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[9] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[10] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[11] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[12] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[13] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[14] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[15] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[16] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[17] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[18] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[19] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[20] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[21] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[22] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[23] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[24] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[25] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[26] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[27] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[28] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[29] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[30] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/regfile1/regs[31] was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex0/reg1_i was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex0/reg2_i was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/inst_rom_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/inst_rom_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wen was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/clk was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/rstn was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/inst_rom_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/inst_rom_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_rdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/data_ram_wen was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg1_read was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg2_read was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg1_data was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg2_data was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg1_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/reg2_addr was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex_aluop_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/ex_reg2_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/mem_wreg_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/mem_wd_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/mem_wdata_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/wb_wd was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/wb_wreg was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/wb_wdata was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/id_branch_flag_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/mem0/mem_we was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/mem0/mem_we_o was not found in the design.
WARNING: Simulation object /testbench/single_cycle0/mycpu0/mem0/aluop_i was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 918.891 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 918.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:01:20 . Memory (MB): peak = 1088.070 ; gain = 169.180
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 26 21:17:33 2022...
