<html><body><samp><pre>
<!@TC:1459551077>
#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

<a name=compilerReport1>Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1459551078> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1459551078> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\test_constants_spi.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\transceiver_integration\transceiver_integration.v"
Verilog syntax check successful!
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\transceiver_integration\transceiver_integration.v changed - recompiling
Selecting top level module transceiver_integration
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2810:7:2810:10:@N:CG364:@XP_MSG">proasic3l.v(2810)</a><!@TM:1459551078> | Synthesizing module PLL

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:260:7:260:13:@N:CG364:@XP_MSG">proasic3l.v(260)</a><!@TM:1459551078> | Synthesizing module PLLINT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:1229:7:1229:10:@N:CG364:@XP_MSG">proasic3l.v(1229)</a><!@TM:1459551078> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2051:7:2051:10:@N:CG364:@XP_MSG">proasic3l.v(2051)</a><!@TM:1459551078> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v:5:7:5:16:@N:CG364:@XP_MSG">CLK_26MHZ.v(5)</a><!@TM:1459551078> | Synthesizing module CLK_26MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v:13:7:13:26:@N:CG364:@XP_MSG">clock_div_1MHZ_10HZ.v(13)</a><!@TM:1459551078> | Synthesizing module clock_div_1MHZ_10HZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v:13:7:13:27:@N:CG364:@XP_MSG">clock_div_26MHZ_1MHZ.v(13)</a><!@TM:1459551078> | Synthesizing module clock_div_26MHZ_1MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:21:7:21:20:@N:CG364:@XP_MSG">orbit_control.v(21)</a><!@TM:1459551078> | Synthesizing module orbit_control

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:49:0:49:6:@W:CL265:@XP_MSG">orbit_control.v(49)</a><!@TM:1459551078> | Pruning bit 1 of enable_buffer[1:0] -- not in use ...</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v:21:7:21:18:@N:CG364:@XP_MSG">read_buffer.v(21)</a><!@TM:1459551078> | Synthesizing module read_buffer

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v:21:7:21:18:@N:CG364:@XP_MSG">reset_pulse.v(21)</a><!@TM:1459551078> | Synthesizing module reset_pulse

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v:21:7:21:19:@N:CG364:@XP_MSG">spi_data_out.v(21)</a><!@TM:1459551078> | Synthesizing module spi_data_out

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:1:7:1:17:@N:CG364:@XP_MSG">SPI_Master.v(1)</a><!@TM:1459551078> | Synthesizing module spi_master

@A:<a href="@A:CL110:@XP_HELP">CL110</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:98:4:98:6:@A:CL110:@XP_MSG">SPI_Master.v(98)</a><!@TM:1459551078> | Too many clocks (> 8) for set/reset analysis of busy_enable, try moving enabling expressions outside always block
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:98:4:98:6:@W:CL118:@XP_MSG">SPI_Master.v(98)</a><!@TM:1459551078> | Latch generated from always block for signal busy_enable; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:98:4:98:6:@W:CL118:@XP_MSG">SPI_Master.v(98)</a><!@TM:1459551078> | Latch generated from always block for signal chip_rdy_a; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:22:7:22:23:@N:CG364:@XP_MSG">spi_mode_config2.v(22)</a><!@TM:1459551078> | Synthesizing module spi_mode_config2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\test_constants_spi.v:21:7:21:25:@N:CG364:@XP_MSG">test_constants_spi.v(21)</a><!@TM:1459551078> | Synthesizing module test_constants_spi

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\transceiver_integration\transceiver_integration.v:9:7:9:30:@N:CG364:@XP_MSG">transceiver_integration.v(9)</a><!@TM:1459551078> | Synthesizing module transceiver_integration

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:CL201:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551078> | Trying to extract state machine for register tx_state
Extracted state machine for register tx_state
State machine has 5 reachable states with original encodings of:
   000
   001
   011
   100
   111
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:CL201:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551078> | Trying to extract state machine for register chip_state
Extracted state machine for register chip_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:207:4:207:10:@N:CL201:@XP_MSG">SPI_Master.v(207)</a><!@TM:1459551078> | Trying to extract state machine for register state_q
Extracted state machine for register state_q
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v:66:0:66:6:@N:CL201:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551078> | Trying to extract state machine for register init_stage
Extracted state machine for register init_stage
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:33:0:33:6:@W:CL190:@XP_MSG">orbit_control.v(33)</a><!@TM:1459551078> | Optimizing register bit cntr[13] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:33:0:33:6:@W:CL260:@XP_MSG">orbit_control.v(33)</a><!@TM:1459551078> | Pruning register bit 13 of cntr[13:0] </font>


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 92MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 01 16:51:18 2016

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1459551078> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 01 16:51:18 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 01 16:51:18 2016

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1459551080> | Running in 64-bit mode 
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\transceiver_integration_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 01 16:51:20 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Linked File: <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration_scck.rpt:@XP_FILE">transceiver_integration_scck.rpt</a>
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1459551080> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1459551080> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@N:BN362:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551080> | Removing sequential instance read_cmd of view:PrimLib.dffre(prim) in hierarchy view:work.read_buffer(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:207:4:207:10:@N:BN362:@XP_MSG">spi_master.v(207)</a><!@TM:1459551080> | Removing sequential instance new_data_q of view:PrimLib.dffr(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)



<a name=mapperReport6>@S |Clock Summary</a>
*****************

Start                                                    Requested     Requested     Clock        Clock              
Clock                                                    Frequency     Period        Type         Group              
---------------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_4
clock_div_1MHZ_10HZ|clk_out_inferred_clock               100.0 MHz     10.000        inferred     Inferred_clkgroup_1
clock_div_26MHZ_1MHZ|clk_out_inferred_clock              100.0 MHz     10.000        inferred     Inferred_clkgroup_2
reset_pulse|CLK_OUT_48MHZ_inferred_clock                 100.0 MHz     10.000        inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                           100.0 MHz     10.000        inferred     Inferred_clkgroup_3
spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_6
spi_master|un1_rst_1_inferred_clock                      100.0 MHz     10.000        inferred     Inferred_clkgroup_5
spi_mode_config2|next_b_inferred_clock                   100.0 MHz     10.000        inferred     Inferred_clkgroup_0
=====================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:43:0:43:6:@W:MT530:@XP_MSG">read_buffer.v(43)</a><!@TM:1459551080> | Found inferred clock spi_mode_config2|next_b_inferred_clock which controls 11 sequential elements including read_buffer_0.byte_out[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v:33:0:33:6:@W:MT530:@XP_MSG">orbit_control.v(33)</a><!@TM:1459551080> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 13 sequential elements including orbit_control_0.cntr[12:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v:22:0:22:6:@W:MT530:@XP_MSG">clock_div_1mhz_10hz.v(22)</a><!@TM:1459551080> | Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock which controls 18 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@W:MT530:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551080> | Found inferred clock spi_master|busy_inferred_clock which controls 66 sequential elements including spi_mode_config_0.byte_out_a[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v:23:0:23:6:@W:MT530:@XP_MSG">clock_div_26mhz_1mhz.v(23)</a><!@TM:1459551080> | Found inferred clock CLK_26MHZ|GLA_inferred_clock which controls 87 sequential elements including clock_div_26MHZ_1MHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:98:4:98:6:@W:MT530:@XP_MSG">spi_master.v(98)</a><!@TM:1459551080> | Found inferred clock spi_master|un1_rst_1_inferred_clock which controls 1 sequential elements including spi_master_0.chip_rdy. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:98:4:98:6:@W:MT530:@XP_MSG">spi_master.v(98)</a><!@TM:1459551080> | Found inferred clock spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock which controls 1 sequential elements including spi_master_0.busy_enable. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v:49:0:49:6:@W:MT530:@XP_MSG">orbit_control.v(49)</a><!@TM:1459551080> | Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 46 sequential elements including orbit_control_0.tx_enable_reg. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1459551080> | Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 111MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 01 16:51:20 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1459551085> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1459551085> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:904:4:904:10:@N:BN362:@XP_MSG">spi_mode_config2.v(904)</a><!@TM:1459551085> | Removing sequential instance mem_enable_b of view:PrimLib.dffre(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:904:4:904:10:@A:BN291:@XP_MSG">spi_mode_config2.v(904)</a><!@TM:1459551085> | Boundary register mem_enable_b packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance mem_enable_a of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@A:BN291:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Boundary register mem_enable_a packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)

@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v:31:19:31:29:@N:MF238:@XP_MSG">clock_div_1mhz_10hz.v(31)</a><!@TM:1459551085> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v:32:19:32:29:@N:MF238:@XP_MSG">clock_div_26mhz_1mhz.v(32)</a><!@TM:1459551085> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v:33:0:33:6:@N::@XP_MSG">orbit_control.v(33)</a><!@TM:1459551085> | Found counter in view:work.orbit_control(verilog) inst cntr[12:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@N::@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_b[15] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_b[13] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_b[12] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_b[9] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_b[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_b[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_b[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_b[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_a[15] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_a[13] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_a[12] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_a[9] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_a[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_a[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_a[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@W:MO160:@XP_MSG">read_buffer.v(66)</a><!@TM:1459551085> | Register bit buffer_a[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:43:0:43:6:@W:MO160:@XP_MSG">read_buffer.v(43)</a><!@TM:1459551085> | Register bit byte_out[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:43:0:43:6:@W:MO160:@XP_MSG">read_buffer.v(43)</a><!@TM:1459551085> | Register bit byte_out[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:43:0:43:6:@W:MO160:@XP_MSG">read_buffer.v(43)</a><!@TM:1459551085> | Register bit byte_out[4] is always 0, optimizing ...</font>
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:207:4:207:10:@N::@XP_MSG">spi_master.v(207)</a><!@TM:1459551085> | Found counter in view:work.spi_master(verilog) inst ctr_q[2:0]
Encoding state machine state_q[2:0] (view:work.spi_master(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:904:4:904:10:@N::@XP_MSG">spi_mode_config2.v(904)</a><!@TM:1459551085> | Found counter in view:work.spi_mode_config2(verilog) inst rst_cntr[10:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N::@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Found counter in view:work.spi_mode_config2(verilog) inst tx_exit_counter[2:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:904:4:904:10:@N::@XP_MSG">spi_mode_config2.v(904)</a><!@TM:1459551085> | Found counter in view:work.spi_mode_config2(verilog) inst tx_ss_counter[2:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:904:4:904:10:@N::@XP_MSG">spi_mode_config2.v(904)</a><!@TM:1459551085> | Found counter in view:work.spi_mode_config2(verilog) inst rx_ss_counter[2:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:904:4:904:10:@N::@XP_MSG">spi_mode_config2.v(904)</a><!@TM:1459551085> | Found counter in view:work.spi_mode_config2(verilog) inst idle_ss_counter[2:0]
Encoding state machine tx_state[4:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   011 -> 00100
   100 -> 01000
   111 -> 10000
Encoding state machine chip_state[7:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance tx_free_bytes[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@A:BN291:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Boundary register tx_free_bytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance chip_state[7] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance chip_state[6] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance chip_state[5] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance chip_state[4] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance chip_state[3] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance chip_state[2] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance chip_state[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 125MB peak: 126MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 126MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[6] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@A:BN291:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Boundary register spi_mode_config_0.rxbytes_numbytes[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[5] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@A:BN291:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Boundary register spi_mode_config_0.rxbytes_numbytes[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[4] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@A:BN291:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Boundary register spi_mode_config_0.rxbytes_numbytes[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[3] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@A:BN291:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Boundary register spi_mode_config_0.rxbytes_numbytes[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[2] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@A:BN291:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Boundary register spi_mode_config_0.rxbytes_numbytes[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[1] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@A:BN291:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Boundary register spi_mode_config_0.rxbytes_numbytes[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@N:BN362:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Removing sequential instance spi_mode_config_0.rxbytes_numbytes[0] of view:PrimLib.dffr(prim) in hierarchy view:work.transceiver_integration(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:107:4:107:10:@A:BN291:@XP_MSG">spi_mode_config2.v(107)</a><!@TM:1459551085> | Boundary register spi_mode_config_0.rxbytes_numbytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 139MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 139MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 139MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 139MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 120MB peak: 139MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 139MB peak: 141MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                 Fanout, notes                   
---------------------------------------------------------------------------
reset_pulse_0.RESET / Y                    208 : 203 asynchronous set/reset
spi_mode_config_0.config_cntr_b[1] / Q     27                              
spi_mode_config_0.config_cntr_b[3] / Q     27                              
spi_mode_config_0.byte_tracker_b / Q       25                              
===========================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1459551085> | Promoting Net spi_master_0_busy on CLKINT  spi_master_0.busy_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1459551085> | Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1459551085> | Promoting Net clock_div_26MHZ_1MHZ_0_CLK_1MHZ_OUT on CLKINT  clock_div_26MHZ_1MHZ_0.clk_out_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1459551085> | Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1459551085> | Promoting Net spi_mode_config_0_next_cmd on CLKINT  spi_mode_config_0.next_b_inferred_clock  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 139MB peak: 141MB)

Replicating Sequential Instance spi_mode_config_0.byte_tracker_b, fanout 25 segments 2
Replicating Sequential Instance spi_mode_config_0.config_cntr_b[3], fanout 27 segments 2
Replicating Sequential Instance spi_mode_config_0.config_cntr_b[1], fanout 27 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 211 segments 9
Replicating Combinational Instance spi_mode_config_0.chip_state_ns_0_a2_13[0], fanout 26 segments 2

Added 0 Buffers
Added 12 Cells via replication
	Added 3 Sequential Cells via replication
	Added 9 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 139MB peak: 141MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 gated/generated clock tree(s) driving 207 clock pin(s) of sequential element(s)
0 instances converted, 207 sequential instances remain driven by gated/generated clocks

================================================================================================================================== Gated/Generated Clocks ==================================================================================================================================
Clock Tree ID     Driving Element                                                Drive Element Type     Fanout     Sample Instance                            Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:CLK_26MHZ_0.Core@|E:spi_mode_config_0.state_b[2]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLK_26MHZ_0.Core                                               PLL                    88         spi_mode_config_0.state_b[2]               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:clock_div_26MHZ_1MHZ_0.clk_out@|E:clock_div_1MHZ_10HZ_0.counter[16]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       clock_div_26MHZ_1MHZ_0.clk_out                                 DFN1P0                 18         clock_div_1MHZ_10HZ_0.counter[16]          No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:clock_div_1MHZ_10HZ_0.clk_out@|E:orbit_control_0.cntr[12]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       clock_div_1MHZ_10HZ_0.clk_out                                  DFN1P0                 13         orbit_control_0.cntr[12]                   No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:spi_mode_config_0.next_b@|E:read_buffer_0.position[1]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       spi_mode_config_0.next_b                                       DFN1E0C0               7          read_buffer_0.position[1]                  No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:spi_master_0.busy_enable_RNIKMP21@|E:spi_mode_config_0.tx_packet_counter[5]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       spi_master_0.busy_enable_RNIKMP21                              NOR3B                  50         spi_mode_config_0.tx_packet_counter[5]     No clocks found on inputs                                                                                                     
<a href="@|S:reset_pulse_0.CLK_OUT_48MHZ@|E:read_buffer_0.buffer_b[14]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       reset_pulse_0.CLK_OUT_48MHZ                                    NOR2B                  29         read_buffer_0.buffer_b[14]                 No clocks found on inputs                                                                                                     
<a href="@|S:spi_master_0.un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO@|E:spi_master_0.busy_enable@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       spi_master_0.un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO     MX2                    1          spi_master_0.busy_enable                   No clocks found on inputs                                                                                                     
<a href="@|S:spi_master_0.un1_rst_1_inferred_clock_RNO@|E:spi_master_0.chip_rdy@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       spi_master_0.un1_rst_1_inferred_clock_RNO                      MX2A                   1          spi_master_0.chip_rdy                      No clocks found on inputs                                                                                                     
============================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 137MB peak: 141MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\transceiver_integration_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 137MB peak: 141MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 138MB peak: 141MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 138MB peak: 141MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459551085> | Found inferred clock spi_mode_config2|next_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config_0.next_b"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459551085> | Found inferred clock spi_master|busy_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.busy"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459551085> | Found inferred clock spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.un1_busy_enable_1_sqmuxa_1"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459551085> | Found inferred clock spi_master|un1_rst_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.un1_rst_1"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459551085> | Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459551085> | Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_26MHZ_1MHZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459551085> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1459551085> | Found inferred clock CLK_26MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_26MHZ_0.GLA"</font> 



<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Fri Apr 01 16:51:24 2016
#


Top view:               transceiver_integration
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1459551085> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1459551085> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: -5.277

                                                         Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                           Frequency     Frequency     Period        Period        Slack      Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                             100.0 MHz     94.3 MHz      10.000        10.609        -0.609     inferred     Inferred_clkgroup_4
clock_div_1MHZ_10HZ|clk_out_inferred_clock               100.0 MHz     88.3 MHz      10.000        11.329        -1.329     inferred     Inferred_clkgroup_1
clock_div_26MHZ_1MHZ|clk_out_inferred_clock              100.0 MHz     128.8 MHz     10.000        7.763         2.237      inferred     Inferred_clkgroup_2
reset_pulse|CLK_OUT_48MHZ_inferred_clock                 100.0 MHz     107.1 MHz     10.000        9.341         0.659      inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                           100.0 MHz     65.5 MHz      10.000        15.277        -5.277     inferred     Inferred_clkgroup_3
spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock     100.0 MHz     NA            10.000        NA            NA         inferred     Inferred_clkgroup_6
spi_master|un1_rst_1_inferred_clock                      100.0 MHz     NA            10.000        NA            NA         inferred     Inferred_clkgroup_5
spi_mode_config2|next_b_inferred_clock                   100.0 MHz     216.2 MHz     10.000        4.625         5.375      inferred     Inferred_clkgroup_0
============================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1459551085> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                                                             |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                     Ending                                                |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2|next_b_inferred_clock       spi_mode_config2|next_b_inferred_clock                |  10.000      5.375   |  No paths    -       |  No paths    -      |  No paths    -    
spi_mode_config2|next_b_inferred_clock       spi_master|busy_inferred_clock                        |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
spi_mode_config2|next_b_inferred_clock       reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
clock_div_1MHZ_10HZ|clk_out_inferred_clock   clock_div_1MHZ_10HZ|clk_out_inferred_clock            |  10.000      -1.329  |  No paths    -       |  No paths    -      |  No paths    -    
clock_div_1MHZ_10HZ|clk_out_inferred_clock   reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
clock_div_26MHZ_1MHZ|clk_out_inferred_clock  clock_div_26MHZ_1MHZ|clk_out_inferred_clock           |  10.000      2.237   |  No paths    -       |  No paths    -      |  No paths    -    
spi_master|busy_inferred_clock               spi_master|busy_inferred_clock                        |  No paths    -       |  10.000      -5.277  |  No paths    -      |  No paths    -    
spi_master|busy_inferred_clock               CLK_26MHZ|GLA_inferred_clock                          |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
CLK_26MHZ|GLA_inferred_clock                 spi_master|busy_inferred_clock                        |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
CLK_26MHZ|GLA_inferred_clock                 CLK_26MHZ|GLA_inferred_clock                          |  10.000      -0.609  |  No paths    -       |  No paths    -      |  No paths    -    
CLK_26MHZ|GLA_inferred_clock                 spi_master|un1_busy_enable_1_sqmuxa_1_inferred_clock  |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
CLK_26MHZ|GLA_inferred_clock                 reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
spi_master|un1_rst_1_inferred_clock          spi_master|busy_inferred_clock                        |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
spi_master|un1_rst_1_inferred_clock          CLK_26MHZ|GLA_inferred_clock                          |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
reset_pulse|CLK_OUT_48MHZ_inferred_clock     spi_mode_config2|next_b_inferred_clock                |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
reset_pulse|CLK_OUT_48MHZ_inferred_clock     clock_div_1MHZ_10HZ|clk_out_inferred_clock            |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
reset_pulse|CLK_OUT_48MHZ_inferred_clock     spi_master|busy_inferred_clock                        |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
reset_pulse|CLK_OUT_48MHZ_inferred_clock     reset_pulse|CLK_OUT_48MHZ_inferred_clock              |  10.000      0.660   |  No paths    -       |  No paths    -      |  No paths    -    
===========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: CLK_26MHZ|GLA_inferred_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                                  Starting                                                              Arrival           
Instance                          Reference                        Type         Pin     Net             Time        Slack 
                                  Clock                                                                                   
--------------------------------------------------------------------------------------------------------------------------
spi_mode_config_0.state_b[0]      CLK_26MHZ|GLA_inferred_clock     DFN1P0       Q       state_b[0]      0.797       -0.609
spi_mode_config_0.state_b[1]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       state_b[1]      0.628       -0.178
spi_mode_config_0.state_b[2]      CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       state_b[2]      0.628       0.611 
spi_mode_config_0.rst_cntr[1]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[1]     0.628       1.042 
spi_mode_config_0.rst_cntr[0]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       rst_cntr[0]     0.628       1.061 
spi_mode_config_0.rst_cntr[3]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[3]     0.628       1.456 
spi_mode_config_0.rst_cntr[5]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[5]     0.628       1.501 
spi_mode_config_0.rst_cntr[2]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[2]     0.628       1.660 
spi_mode_config_0.rst_cntr[4]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[4]     0.628       2.079 
spi_master_0.ctr_q[0]             CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       ctr_q[0]        0.797       2.720 
==========================================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                                  Starting                                                                    Required           
Instance                          Reference                        Type         Pin     Net                   Time         Slack 
                                  Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------
spi_mode_config_0.rst_cntr[0]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       rst_cntr_e0           9.417        -0.609
spi_mode_config_0.ss_b            CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     D       N_368                 9.380        0.225 
spi_mode_config_0.rst_cntr[1]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.342        0.562 
spi_mode_config_0.rst_cntr[2]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.342        0.562 
spi_mode_config_0.rst_cntr[3]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.342        0.562 
spi_mode_config_0.rst_cntr[4]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.342        0.562 
spi_mode_config_0.rst_cntr[5]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.342        0.562 
spi_mode_config_0.rst_cntr[6]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.342        0.562 
spi_mode_config_0.rst_cntr[7]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.342        0.562 
spi_mode_config_0.rst_cntr[8]     CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa     9.342        0.562 
=================================================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srs:fp:52699:54289:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.026
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.609

    Number of logic level(s):                4
    Starting point:                          spi_mode_config_0.state_b[0] / Q
    Ending point:                            spi_mode_config_0.rst_cntr[0] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
spi_mode_config_0.state_b[0]                DFN1P0     Q        Out     0.797     0.797       -         
state_b[0]                                  Net        -        -       1.673     -           19        
spi_mode_config_0.state_b_RNIPPJ4[0]        NOR2A      A        In      -         2.470       -         
spi_mode_config_0.state_b_RNIPPJ4[0]        NOR2A      Y        Out     0.679     3.149       -         
N_817                                       Net        -        -       1.510     -           14        
spi_mode_config_0.state_b_RNI7OT6_0[2]      NOR2A      A        In      -         4.658       -         
spi_mode_config_0.state_b_RNI7OT6_0[2]      NOR2A      Y        Out     0.679     5.337       -         
rst_cntr21                                  Net        -        -       1.477     -           13        
spi_mode_config_0.rst_cntr_RNIOFI11[10]     NOR2A      A        In      -         6.814       -         
spi_mode_config_0.rst_cntr_RNIOFI11[10]     NOR2A      Y        Out     0.679     7.492       -         
rst_cntr_0_sqmuxa                           Net        -        -       1.288     -           11        
spi_mode_config_0.rst_cntr_RNO[0]           XOR2       B        In      -         8.780       -         
spi_mode_config_0.rst_cntr_RNO[0]           XOR2       Y        Out     1.013     9.793       -         
rst_cntr_e0                                 Net        -        -       0.233     -           1         
spi_mode_config_0.rst_cntr[0]               DFN1C0     D        In      -         10.026      -         
========================================================================================================
Total path delay (propagation time + setup) of 10.609 is 4.429(41.7%) logic and 6.180(58.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.179

    Number of logic level(s):                4
    Starting point:                          spi_mode_config_0.state_b[1] / Q
    Ending point:                            spi_mode_config_0.rst_cntr[0] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
spi_mode_config_0.state_b[1]                DFN1C0     Q        Out     0.628     0.628       -         
state_b[1]                                  Net        -        -       1.673     -           19        
spi_mode_config_0.state_b_RNIPPJ4[0]        NOR2A      B        In      -         2.301       -         
spi_mode_config_0.state_b_RNIPPJ4[0]        NOR2A      Y        Out     0.417     2.718       -         
N_817                                       Net        -        -       1.510     -           14        
spi_mode_config_0.state_b_RNI7OT6_0[2]      NOR2A      A        In      -         4.228       -         
spi_mode_config_0.state_b_RNI7OT6_0[2]      NOR2A      Y        Out     0.679     4.907       -         
rst_cntr21                                  Net        -        -       1.477     -           13        
spi_mode_config_0.rst_cntr_RNIOFI11[10]     NOR2A      A        In      -         6.383       -         
spi_mode_config_0.rst_cntr_RNIOFI11[10]     NOR2A      Y        Out     0.679     7.062       -         
rst_cntr_0_sqmuxa                           Net        -        -       1.288     -           11        
spi_mode_config_0.rst_cntr_RNO[0]           XOR2       B        In      -         8.350       -         
spi_mode_config_0.rst_cntr_RNO[0]           XOR2       Y        Out     1.013     9.363       -         
rst_cntr_e0                                 Net        -        -       0.233     -           1         
spi_mode_config_0.rst_cntr[0]               DFN1C0     D        In      -         9.596       -         
========================================================================================================
Total path delay (propagation time + setup) of 10.179 is 3.998(39.3%) logic and 6.180(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.562

    Number of logic level(s):                3
    Starting point:                          spi_mode_config_0.state_b[0] / Q
    Ending point:                            spi_mode_config_0.rst_cntr[10] / E
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
spi_mode_config_0.state_b[0]                DFN1P0       Q        Out     0.797     0.797       -         
state_b[0]                                  Net          -        -       1.673     -           19        
spi_mode_config_0.state_b_RNIPPJ4[0]        NOR2A        A        In      -         2.470       -         
spi_mode_config_0.state_b_RNIPPJ4[0]        NOR2A        Y        Out     0.679     3.149       -         
N_817                                       Net          -        -       1.510     -           14        
spi_mode_config_0.state_b_RNI7OT6_0[2]      NOR2A        A        In      -         4.658       -         
spi_mode_config_0.state_b_RNI7OT6_0[2]      NOR2A        Y        Out     0.679     5.337       -         
rst_cntr21                                  Net          -        -       1.477     -           13        
spi_mode_config_0.rst_cntr_RNIOFI11[10]     NOR2A        A        In      -         6.814       -         
spi_mode_config_0.rst_cntr_RNIOFI11[10]     NOR2A        Y        Out     0.679     7.492       -         
rst_cntr_0_sqmuxa                           Net          -        -       1.288     -           11        
spi_mode_config_0.rst_cntr[10]              DFN1E1C0     E        In      -         8.780       -         
==========================================================================================================
Total path delay (propagation time + setup) of 9.438 is 3.491(37.0%) logic and 5.947(63.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.562

    Number of logic level(s):                3
    Starting point:                          spi_mode_config_0.state_b[0] / Q
    Ending point:                            spi_mode_config_0.rst_cntr[9] / E
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
spi_mode_config_0.state_b[0]                DFN1P0       Q        Out     0.797     0.797       -         
state_b[0]                                  Net          -        -       1.673     -           19        
spi_mode_config_0.state_b_RNIPPJ4[0]        NOR2A        A        In      -         2.470       -         
spi_mode_config_0.state_b_RNIPPJ4[0]        NOR2A        Y        Out     0.679     3.149       -         
N_817                                       Net          -        -       1.510     -           14        
spi_mode_config_0.state_b_RNI7OT6_0[2]      NOR2A        A        In      -         4.658       -         
spi_mode_config_0.state_b_RNI7OT6_0[2]      NOR2A        Y        Out     0.679     5.337       -         
rst_cntr21                                  Net          -        -       1.477     -           13        
spi_mode_config_0.rst_cntr_RNIOFI11[10]     NOR2A        A        In      -         6.814       -         
spi_mode_config_0.rst_cntr_RNIOFI11[10]     NOR2A        Y        Out     0.679     7.492       -         
rst_cntr_0_sqmuxa                           Net          -        -       1.288     -           11        
spi_mode_config_0.rst_cntr[9]               DFN1E1C0     E        In      -         8.780       -         
==========================================================================================================
Total path delay (propagation time + setup) of 9.438 is 3.491(37.0%) logic and 5.947(63.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.780
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.562

    Number of logic level(s):                3
    Starting point:                          spi_mode_config_0.state_b[0] / Q
    Ending point:                            spi_mode_config_0.rst_cntr[8] / E
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
spi_mode_config_0.state_b[0]                DFN1P0       Q        Out     0.797     0.797       -         
state_b[0]                                  Net          -        -       1.673     -           19        
spi_mode_config_0.state_b_RNIPPJ4[0]        NOR2A        A        In      -         2.470       -         
spi_mode_config_0.state_b_RNIPPJ4[0]        NOR2A        Y        Out     0.679     3.149       -         
N_817                                       Net          -        -       1.510     -           14        
spi_mode_config_0.state_b_RNI7OT6_0[2]      NOR2A        A        In      -         4.658       -         
spi_mode_config_0.state_b_RNI7OT6_0[2]      NOR2A        Y        Out     0.679     5.337       -         
rst_cntr21                                  Net          -        -       1.477     -           13        
spi_mode_config_0.rst_cntr_RNIOFI11[10]     NOR2A        A        In      -         6.814       -         
spi_mode_config_0.rst_cntr_RNIOFI11[10]     NOR2A        Y        Out     0.679     7.492       -         
rst_cntr_0_sqmuxa                           Net          -        -       1.288     -           11        
spi_mode_config_0.rst_cntr[8]               DFN1E1C0     E        In      -         8.780       -         
==========================================================================================================
Total path delay (propagation time + setup) of 9.438 is 3.491(37.0%) logic and 5.947(63.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17>Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack18>Starting Points with Worst Slack</a>
********************************

                             Starting                                                                       Arrival           
Instance                     Reference                                      Type       Pin     Net          Time        Slack 
                             Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[0]      0.797       -1.329
orbit_control_0.cntr[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[1]      0.797       -1.209
orbit_control_0.cntr[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[2]      0.797       -0.942
orbit_control_0.cntr[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[3]      0.797       0.154 
orbit_control_0.cntr[7]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[7]      0.797       0.981 
orbit_control_0.cntr[6]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[6]      0.797       1.004 
orbit_control_0.cntr[4]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[4]      0.797       1.112 
orbit_control_0.cntr[8]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[8]      0.797       1.421 
orbit_control_0.cntr[10]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[10]     0.797       1.835 
orbit_control_0.cntr[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[11]     0.797       1.985 
==============================================================================================================================


<a name=endingSlack19>Ending Points with Worst Slack</a>
******************************

                             Starting                                                                       Required           
Instance                     Reference                                      Type       Pin     Net          Time         Slack 
                             Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n12     9.417        -1.329
orbit_control_0.cntr[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n11     9.417        -0.829
orbit_control_0.cntr[10]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n10     9.417        0.007 
orbit_control_0.cntr[9]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n9      9.417        0.844 
orbit_control_0.cntr[8]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n8      9.417        1.680 
orbit_control_0.cntr[7]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n7      9.380        1.931 
orbit_control_0.cntr[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n1      9.417        2.124 
orbit_control_0.cntr[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n3      9.417        2.124 
orbit_control_0.cntr[4]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n4      9.417        2.124 
orbit_control_0.cntr[5]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n5      9.417        2.124 
===============================================================================================================================



<a name=worstPaths20>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srs:fp:71374:74674:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.746
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.329

    Number of logic level(s):                10
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                               Net        -        -       0.858     -           4         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      A        In      -         1.655       -         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      Y        Out     0.502     2.157       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.437       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.115       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.395       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.074       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.353       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.032       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.312       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     5.868       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.148       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     6.704       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         6.984       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.540       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         7.820       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.376       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         8.656       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.212       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         9.492       -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     10.513      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         10.746      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.329 is 7.720(68.1%) logic and 3.609(31.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.627
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.209

    Number of logic level(s):                10
    Starting point:                          orbit_control_0.cntr[1] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[1]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[1]                               Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      B        In      -         1.382       -         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      Y        Out     0.656     2.038       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.317       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     2.996       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.276       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     3.954       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.234       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     4.912       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.192       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     5.749       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.028       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     6.585       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         6.864       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.421       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         7.700       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.257       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         8.537       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.093       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         9.373       -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     10.393      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         10.627      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.209 is 7.874(70.2%) logic and 3.335(29.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.359
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.942

    Number of logic level(s):                10
    Starting point:                          orbit_control_0.cntr[2] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[2]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[2]                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      C        In      -         1.077       -         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      Y        Out     0.694     1.770       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.050       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     2.729       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.008       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     3.687       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         3.967       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     4.645       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         4.925       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     5.481       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         5.761       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     6.317       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         6.597       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.154       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         7.433       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     7.990       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         8.269       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     8.826       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         9.105       -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     10.126      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         10.359      -         
==================================================================================================
Total path delay (propagation time + setup) of 10.942 is 7.912(72.3%) logic and 3.030(27.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.829

    Number of logic level(s):                10
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[11] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                               Net        -        -       0.858     -           4         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      A        In      -         1.655       -         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      Y        Out     0.502     2.157       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.437       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.115       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.395       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.074       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.353       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.032       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.312       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     5.868       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.148       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     6.704       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         6.984       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.540       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         7.820       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.376       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         8.656       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.212       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[11]          XA1        A        In      -         9.492       -         
orbit_control_0.cntr_RNO[11]          XA1        Y        Out     0.521     10.013      -         
cntr_n11                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[11]              DFN1C0     D        In      -         10.246      -         
==================================================================================================
Total path delay (propagation time + setup) of 10.829 is 7.220(66.7%) logic and 3.609(33.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.127
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.709

    Number of logic level(s):                10
    Starting point:                          orbit_control_0.cntr[1] / Q
    Ending point:                            orbit_control_0.cntr[11] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[1]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[1]                               Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      B        In      -         1.382       -         
orbit_control_0.cntr_RNIN21G[2]       NOR3C      Y        Out     0.656     2.038       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.317       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     2.996       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.276       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     3.954       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.234       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     4.912       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.192       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     5.749       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.028       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     6.585       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         6.864       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.421       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         7.700       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.257       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         8.537       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.093       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[11]          XA1        A        In      -         9.373       -         
orbit_control_0.cntr_RNO[11]          XA1        Y        Out     0.521     9.893       -         
cntr_n11                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[11]              DFN1C0     D        In      -         10.127      -         
==================================================================================================
Total path delay (propagation time + setup) of 10.709 is 7.374(68.9%) logic and 3.335(31.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21>Detailed Report for Clock: clock_div_26MHZ_1MHZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack22>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                                           Arrival          
Instance                              Reference                                       Type       Pin     Net             Time        Slack
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]      0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]      0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[4]      0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[5]      0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]      0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]      0.797       2.381
clock_div_1MHZ_10HZ_0.counter[7]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[7]      0.797       2.799
clock_div_1MHZ_10HZ_0.counter[8]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[8]      0.797       2.881
clock_div_1MHZ_10HZ_0.counter[12]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[12]     0.797       2.895
clock_div_1MHZ_10HZ_0.counter[6]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[6]      0.797       3.072
==========================================================================================================================================


<a name=endingSlack23>Ending Points with Worst Slack</a>
******************************

                                      Starting                                                                             Required          
Instance                              Reference                                       Type       Pin     Net               Time         Slack
                                      Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out         clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_10HZ_0.counter[9]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_10HZ_0.counter[11]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_37              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[16]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_46              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[4]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[4]      9.380        2.963
clock_div_1MHZ_10HZ_0.counter[6]      clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[6]      9.380        2.963
=============================================================================================================================================



<a name=worstPaths24>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srs:fp:99863:101753:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport25>Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock</a>
====================================



<a name=startingSlack26>Starting Points with Worst Slack</a>
********************************

                                Starting                                                                            Arrival          
Instance                        Reference                                    Type         Pin     Net               Time        Slack
                                Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.init_wait[6]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[6]      0.797       0.659
read_buffer_0.init_wait[4]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[4]      0.797       0.699
read_buffer_0.init_wait[5]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[5]      0.797       0.943
read_buffer_0.init_wait[7]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[7]      0.797       0.957
read_buffer_0.init_wait[8]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[8]      0.628       1.107
read_buffer_0.init_stage[1]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       Q       init_stage[1]     0.797       1.730
read_buffer_0.init_stage[0]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1P0       Q       init_stage[0]     0.797       1.881
read_buffer_0.init_wait[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait_c0      0.797       2.228
read_buffer_0.init_wait[2]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[2]      0.797       2.464
read_buffer_0.init_wait[3]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     Q       init_wait[3]      0.797       2.498
=====================================================================================================================================


<a name=endingSlack27>Ending Points with Worst Slack</a>
******************************

                               Starting                                                                               Required          
Instance                       Reference                                    Type         Pin     Net                  Time         Slack
                               Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.buffer_a[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[0]      9.380        0.659
read_buffer_0.buffer_a[1]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[1]      9.380        0.659
read_buffer_0.buffer_a[2]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[2]      9.380        0.659
read_buffer_0.buffer_a[6]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[6]      9.380        0.659
read_buffer_0.buffer_a[8]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[8]      9.380        0.659
read_buffer_0.buffer_a[10]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[10]     9.380        0.659
read_buffer_0.buffer_a[11]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[11]     9.380        0.659
read_buffer_0.buffer_a[14]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_a_RNO[14]     9.380        0.659
read_buffer_0.init_wait[8]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E0C0     D       init_wait_n8         9.417        2.228
read_buffer_0.buffer_b[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       buffer_b_RNO[0]      9.417        2.263
========================================================================================================================================



<a name=worstPaths28>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srs:fp:107689:109579:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      8.720
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.659

    Number of logic level(s):                5
    Starting point:                          read_buffer_0.init_wait[6] / Q
    Ending point:                            read_buffer_0.buffer_a[0] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
read_buffer_0.init_wait[6]               DFN1E0C0     Q        Out     0.797     0.797       -         
init_wait[6]                             Net          -        -       0.927     -           5         
read_buffer_0.init_wait_RNILLA21[4]      NOR3         C        In      -         1.724       -         
read_buffer_0.init_wait_RNILLA21[4]      NOR3         Y        Out     0.812     2.537       -         
un1_init_waitlt8                         Net          -        -       0.233     -           1         
read_buffer_0.init_wait_RNI897P1[4]      OR2          B        In      -         2.770       -         
read_buffer_0.init_wait_RNI897P1[4]      OR2          Y        Out     0.556     3.326       -         
un1_init_wait                            Net          -        -       1.288     -           11        
read_buffer_0.init_stage_RNIBQJV1[0]     NOR2A        A        In      -         4.614       -         
read_buffer_0.init_stage_RNIBQJV1[0]     NOR2A        Y        Out     0.558     5.172       -         
init_stage_0_sqmuxa                      Net          -        -       1.210     -           9         
read_buffer_0.position_RNIAOKN2[0]       NOR3B        C        In      -         6.382       -         
read_buffer_0.position_RNIAOKN2[0]       NOR3B        Y        Out     0.389     6.771       -         
buffer_a17                               Net          -        -       1.188     -           8         
read_buffer_0.buffer_a_RNO[0]            OR3          A        In      -         7.959       -         
read_buffer_0.buffer_a_RNO[0]            OR3          Y        Out     0.528     8.487       -         
buffer_a_RNO[0]                          Net          -        -       0.233     -           1         
read_buffer_0.buffer_a[0]                DFN1C0       D        In      -         8.720       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.341 is 4.261(45.6%) logic and 5.079(54.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport29>Detailed Report for Clock: spi_master|busy_inferred_clock</a>
====================================



<a name=startingSlack30>Starting Points with Worst Slack</a>
********************************

                                           Starting                                                                       Arrival           
Instance                                   Reference                          Type       Pin     Net                      Time        Slack 
                                           Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config_0.tx_packet_counter[2]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[2]     0.707       -5.277
spi_mode_config_0.tx_packet_counter[1]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[1]     0.707       -5.080
spi_mode_config_0.tx_packet_counter[3]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[3]     0.707       -4.964
spi_mode_config_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[4]     0.707       -4.796
spi_mode_config_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[5]     0.707       -4.767
spi_mode_config_0.tx_packet_counter[0]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[0]     0.707       -4.719
spi_mode_config_0.tx_state[0]              spi_master|busy_inferred_clock     DFN0P0     Q       tx_state[0]              0.707       -4.119
spi_mode_config_0.tx_state[1]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[1]              0.707       -3.940
spi_mode_config_0.tx_state[2]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[2]              0.707       -3.586
spi_mode_config_0.tx_state[4]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[4]              0.707       -2.996
============================================================================================================================================


<a name=endingSlack31>Ending Points with Worst Slack</a>
******************************

                                           Starting                                                                           Required           
Instance                                   Reference                          Type         Pin     Net                        Time         Slack 
                                           Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config_0.byte_out_a[1]            spi_master|busy_inferred_clock     DFN0C0       D       byte_out_a_19[1]           9.229        -5.277
spi_mode_config_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0       D       tx_packet_counter_8[5]     9.229        -3.463
spi_mode_config_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0       D       tx_packet_counter_8[4]     9.229        -2.674
spi_mode_config_0.byte_out_a[0]            spi_master|busy_inferred_clock     DFN0C0       D       N_196                      9.229        -2.437
spi_mode_config_0.byte_out_a[6]            spi_master|busy_inferred_clock     DFN0C0       D       byte_out_a_19[6]           9.229        -1.828
spi_mode_config_0.byte_out_a[3]            spi_master|busy_inferred_clock     DFN0C0       D       N_189                      9.229        -1.800
spi_mode_config_0.tx_packet_counter[3]     spi_master|busy_inferred_clock     DFN0C0       D       I_22                       9.229        -1.674
spi_mode_config_0.chip_state[1]            spi_master|busy_inferred_clock     DFN0E1C0     E       N_1643                     9.342        -1.304
spi_mode_config_0.tx_packet_counter[2]     spi_master|busy_inferred_clock     DFN0C0       D       I_23_1                     9.229        -0.884
spi_mode_config_0.tx_packet_counter[1]     spi_master|busy_inferred_clock     DFN0C0       D       tx_packet_counter_8[1]     9.229        -0.697
=================================================================================================================================================



<a name=worstPaths32>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srs:fp:115775:119879:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      14.506
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.277

    Number of logic level(s):                11
    Starting point:                          spi_mode_config_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
spi_mode_config_0.tx_packet_counter[2]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                Net        -        -       0.858     -           4         
spi_mode_config_0.tx_packet_counter_RNI9OBC1[0]     OR3        C        In      -         1.565       -         
spi_mode_config_0.tx_packet_counter_RNI9OBC1[0]     OR3        Y        Out     0.812     2.377       -         
N_37                                                Net        -        -       0.280     -           2         
spi_mode_config_0.tx_packet_counter_RNINLNO2[5]     OR2        B        In      -         2.657       -         
spi_mode_config_0.tx_packet_counter_RNINLNO2[5]     OR2        Y        Out     0.699     3.356       -         
N_456                                               Net        -        -       1.032     -           6         
spi_mode_config_0.tx_state_RNIGF0T2[3]              OR2A       B        In      -         4.388       -         
spi_mode_config_0.tx_state_RNIGF0T2[3]              OR2A       Y        Out     0.699     5.087       -         
N_493                                               Net        -        -       0.858     -           4         
spi_mode_config_0.tx_state_RNIF6NO4[3]              NOR3A      C        In      -         5.945       -         
spi_mode_config_0.tx_state_RNIF6NO4[3]              NOR3A      Y        Out     0.774     6.720       -         
N_799                                               Net        -        -       0.280     -           2         
spi_mode_config_0.state_b_RNIMUKV4[0]               NOR2A      A        In      -         7.000       -         
spi_mode_config_0.state_b_RNIMUKV4[0]               NOR2A      Y        Out     0.558     7.558       -         
N_778                                               Net        -        -       0.585     -           3         
spi_mode_config_0.tx_state_RNIM3PG9[0]              OR3        C        In      -         8.142       -         
spi_mode_config_0.tx_state_RNIM3PG9[0]              OR3        Y        Out     0.739     8.881       -         
byte_out_a_19_1_a2_13_i_1[1]                        Net        -        -       0.233     -           1         
spi_mode_config_0.tx_state_RNIL1PHK[0]              AO1D       C        In      -         9.114       -         
spi_mode_config_0.tx_state_RNIL1PHK[0]              AO1D       Y        Out     0.709     9.823       -         
byte_out_a_19_1_a2_13_i_2[1]                        Net        -        -       0.858     -           4         
spi_mode_config_0.config_cntr_b_RNI2NCGV[2]         NOR3A      C        In      -         10.681      -         
spi_mode_config_0.config_cntr_b_RNI2NCGV[2]         NOR3A      Y        Out     0.694     11.375      -         
N_300_1                                             Net        -        -       0.280     -           2         
spi_mode_config_0.byte_out_a_RNO_7[1]               NOR3B      B        In      -         11.654      -         
spi_mode_config_0.byte_out_a_RNO_7[1]               NOR3B      Y        Out     0.656     12.310      -         
N_297                                               Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a_RNO_2[1]               AO1        C        In      -         12.544      -         
spi_mode_config_0.byte_out_a_RNO_2[1]               AO1        Y        Out     0.684     13.228      -         
byte_out_a_19_1_7[1]                                Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a_RNO[1]                 OR3        C        In      -         13.461      -         
spi_mode_config_0.byte_out_a_RNO[1]                 OR3        Y        Out     0.812     14.273      -         
byte_out_a_19[1]                                    Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a[1]                     DFN0C0     D        In      -         14.506      -         
================================================================================================================
Total path delay (propagation time + setup) of 15.277 is 9.314(61.0%) logic and 5.962(39.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      14.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.080

    Number of logic level(s):                11
    Starting point:                          spi_mode_config_0.tx_packet_counter[1] / Q
    Ending point:                            spi_mode_config_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config_0.tx_packet_counter[1]                DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[1]                                  Net        -        -       0.858     -           4         
spi_mode_config_0.tx_packet_counter_RNIETBC1_0[5]     OR3        C        In      -         1.565       -         
spi_mode_config_0.tx_packet_counter_RNIETBC1_0[5]     OR3        Y        Out     0.812     2.377       -         
byte_out_a_19_1_0_o2_1[2]                             Net        -        -       0.233     -           1         
spi_mode_config_0.tx_packet_counter_RNINLNO2[5]       OR2        A        In      -         2.610       -         
spi_mode_config_0.tx_packet_counter_RNINLNO2[5]       OR2        Y        Out     0.549     3.159       -         
N_456                                                 Net        -        -       1.032     -           6         
spi_mode_config_0.tx_state_RNIGF0T2[3]                OR2A       B        In      -         4.191       -         
spi_mode_config_0.tx_state_RNIGF0T2[3]                OR2A       Y        Out     0.699     4.890       -         
N_493                                                 Net        -        -       0.858     -           4         
spi_mode_config_0.tx_state_RNIF6NO4[3]                NOR3A      C        In      -         5.748       -         
spi_mode_config_0.tx_state_RNIF6NO4[3]                NOR3A      Y        Out     0.774     6.523       -         
N_799                                                 Net        -        -       0.280     -           2         
spi_mode_config_0.state_b_RNIMUKV4[0]                 NOR2A      A        In      -         6.803       -         
spi_mode_config_0.state_b_RNIMUKV4[0]                 NOR2A      Y        Out     0.558     7.361       -         
N_778                                                 Net        -        -       0.585     -           3         
spi_mode_config_0.tx_state_RNIM3PG9[0]                OR3        C        In      -         7.945       -         
spi_mode_config_0.tx_state_RNIM3PG9[0]                OR3        Y        Out     0.739     8.684       -         
byte_out_a_19_1_a2_13_i_1[1]                          Net        -        -       0.233     -           1         
spi_mode_config_0.tx_state_RNIL1PHK[0]                AO1D       C        In      -         8.917       -         
spi_mode_config_0.tx_state_RNIL1PHK[0]                AO1D       Y        Out     0.709     9.626       -         
byte_out_a_19_1_a2_13_i_2[1]                          Net        -        -       0.858     -           4         
spi_mode_config_0.config_cntr_b_RNI2NCGV[2]           NOR3A      C        In      -         10.484      -         
spi_mode_config_0.config_cntr_b_RNI2NCGV[2]           NOR3A      Y        Out     0.694     11.178      -         
N_300_1                                               Net        -        -       0.280     -           2         
spi_mode_config_0.byte_out_a_RNO_7[1]                 NOR3B      B        In      -         11.457      -         
spi_mode_config_0.byte_out_a_RNO_7[1]                 NOR3B      Y        Out     0.656     12.113      -         
N_297                                                 Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a_RNO_2[1]                 AO1        C        In      -         12.347      -         
spi_mode_config_0.byte_out_a_RNO_2[1]                 AO1        Y        Out     0.684     13.031      -         
byte_out_a_19_1_7[1]                                  Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a_RNO[1]                   OR3        C        In      -         13.264      -         
spi_mode_config_0.byte_out_a_RNO[1]                   OR3        Y        Out     0.812     14.076      -         
byte_out_a_19[1]                                      Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a[1]                       DFN0C0     D        In      -         14.309      -         
==================================================================================================================
Total path delay (propagation time + setup) of 15.080 is 9.164(60.8%) logic and 5.916(39.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      14.270
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.040

    Number of logic level(s):                11
    Starting point:                          spi_mode_config_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
spi_mode_config_0.tx_packet_counter[2]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                Net        -        -       0.858     -           4         
spi_mode_config_0.tx_packet_counter_RNI9OBC1[0]     OR3        C        In      -         1.565       -         
spi_mode_config_0.tx_packet_counter_RNI9OBC1[0]     OR3        Y        Out     0.812     2.377       -         
N_37                                                Net        -        -       0.280     -           2         
spi_mode_config_0.tx_packet_counter_RNINLNO2[5]     OR2        B        In      -         2.657       -         
spi_mode_config_0.tx_packet_counter_RNINLNO2[5]     OR2        Y        Out     0.699     3.356       -         
N_456                                               Net        -        -       1.032     -           6         
spi_mode_config_0.tx_state_RNIGF0T2[3]              OR2A       B        In      -         4.388       -         
spi_mode_config_0.tx_state_RNIGF0T2[3]              OR2A       Y        Out     0.699     5.087       -         
N_493                                               Net        -        -       0.858     -           4         
spi_mode_config_0.tx_state_RNIF6NO4[3]              NOR3A      C        In      -         5.945       -         
spi_mode_config_0.tx_state_RNIF6NO4[3]              NOR3A      Y        Out     0.774     6.720       -         
N_799                                               Net        -        -       0.280     -           2         
spi_mode_config_0.state_b_RNIMUKV4[0]               NOR2A      A        In      -         7.000       -         
spi_mode_config_0.state_b_RNIMUKV4[0]               NOR2A      Y        Out     0.558     7.558       -         
N_778                                               Net        -        -       0.585     -           3         
spi_mode_config_0.tx_state_RNIM3PG9[0]              OR3        C        In      -         8.142       -         
spi_mode_config_0.tx_state_RNIM3PG9[0]              OR3        Y        Out     0.739     8.881       -         
byte_out_a_19_1_a2_13_i_1[1]                        Net        -        -       0.233     -           1         
spi_mode_config_0.tx_state_RNIL1PHK[0]              AO1D       C        In      -         9.114       -         
spi_mode_config_0.tx_state_RNIL1PHK[0]              AO1D       Y        Out     0.709     9.823       -         
byte_out_a_19_1_a2_13_i_2[1]                        Net        -        -       0.858     -           4         
spi_mode_config_0.byte_out_a_19_1_a2_13_i[1]        NOR2       A        In      -         10.681      -         
spi_mode_config_0.byte_out_a_19_1_a2_13_i[1]        NOR2       Y        Out     0.393     11.074      -         
N_344_i                                             Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a_19_1_6[1]              AND2       B        In      -         11.307      -         
spi_mode_config_0.byte_out_a_19_1_6[1]              AND2       Y        Out     0.679     11.986      -         
byte_out_a_19_1_6[1]                                Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a_RNO_1[1]               OR3        C        In      -         12.219      -         
spi_mode_config_0.byte_out_a_RNO_1[1]               OR3        Y        Out     0.812     13.031      -         
byte_out_a_19_1_5_0[1]                              Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a_RNO[1]                 OR3        B        In      -         13.264      -         
spi_mode_config_0.byte_out_a_RNO[1]                 OR3        Y        Out     0.773     14.037      -         
byte_out_a_19[1]                                    Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a[1]                     DFN0C0     D        In      -         14.270      -         
================================================================================================================
Total path delay (propagation time + setup) of 15.040 is 9.125(60.7%) logic and 5.916(39.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      14.260
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.030

    Number of logic level(s):                11
    Starting point:                          spi_mode_config_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
spi_mode_config_0.tx_packet_counter[2]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                Net        -        -       0.858     -           4         
spi_mode_config_0.tx_packet_counter_RNI9OBC1[0]     OR3        C        In      -         1.565       -         
spi_mode_config_0.tx_packet_counter_RNI9OBC1[0]     OR3        Y        Out     0.812     2.377       -         
N_37                                                Net        -        -       0.280     -           2         
spi_mode_config_0.tx_packet_counter_RNINLNO2[5]     OR2        B        In      -         2.657       -         
spi_mode_config_0.tx_packet_counter_RNINLNO2[5]     OR2        Y        Out     0.699     3.356       -         
N_456                                               Net        -        -       1.032     -           6         
spi_mode_config_0.tx_state_RNIGF0T2[3]              OR2A       B        In      -         4.388       -         
spi_mode_config_0.tx_state_RNIGF0T2[3]              OR2A       Y        Out     0.699     5.087       -         
N_493                                               Net        -        -       0.858     -           4         
spi_mode_config_0.tx_state_RNIF6NO4[3]              NOR3A      C        In      -         5.945       -         
spi_mode_config_0.tx_state_RNIF6NO4[3]              NOR3A      Y        Out     0.774     6.720       -         
N_799                                               Net        -        -       0.280     -           2         
spi_mode_config_0.state_b_RNIMUKV4[0]               NOR2A      A        In      -         7.000       -         
spi_mode_config_0.state_b_RNIMUKV4[0]               NOR2A      Y        Out     0.558     7.558       -         
N_778                                               Net        -        -       0.585     -           3         
spi_mode_config_0.tx_state_RNIM3PG9[0]              OR3        C        In      -         8.142       -         
spi_mode_config_0.tx_state_RNIM3PG9[0]              OR3        Y        Out     0.739     8.881       -         
byte_out_a_19_1_a2_13_i_1[1]                        Net        -        -       0.233     -           1         
spi_mode_config_0.tx_state_RNIL1PHK[0]              AO1D       C        In      -         9.114       -         
spi_mode_config_0.tx_state_RNIL1PHK[0]              AO1D       Y        Out     0.709     9.823       -         
byte_out_a_19_1_a2_13_i_2[1]                        Net        -        -       0.858     -           4         
spi_mode_config_0.config_cntr_b_RNI2NCGV_0[2]       NOR3       B        In      -         10.681      -         
spi_mode_config_0.config_cntr_b_RNI2NCGV_0[2]       NOR3       Y        Out     0.694     11.375      -         
N_438                                               Net        -        -       0.280     -           2         
spi_mode_config_0.byte_out_a_RNO_3[1]               NOR3C      C        In      -         11.654      -         
spi_mode_config_0.byte_out_a_RNO_3[1]               NOR3C      Y        Out     0.694     12.348      -         
N_303                                               Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a_RNO_0[1]               AO1A       C        In      -         12.581      -         
spi_mode_config_0.byte_out_a_RNO_0[1]               AO1A       Y        Out     0.684     13.265      -         
byte_out_a_19_1_6_0[1]                              Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a_RNO[1]                 OR3        A        In      -         13.498      -         
spi_mode_config_0.byte_out_a_RNO[1]                 OR3        Y        Out     0.528     14.027      -         
byte_out_a_19[1]                                    Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a[1]                     DFN0C0     D        In      -         14.260      -         
================================================================================================================
Total path delay (propagation time + setup) of 15.030 is 9.068(60.3%) logic and 5.962(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      14.248
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.019

    Number of logic level(s):                11
    Starting point:                          spi_mode_config_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
spi_mode_config_0.tx_packet_counter[2]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                Net        -        -       0.858     -           4         
spi_mode_config_0.tx_packet_counter_RNI9OBC1[0]     OR3        C        In      -         1.565       -         
spi_mode_config_0.tx_packet_counter_RNI9OBC1[0]     OR3        Y        Out     0.812     2.377       -         
N_37                                                Net        -        -       0.280     -           2         
spi_mode_config_0.tx_packet_counter_RNINLNO2[5]     OR2        B        In      -         2.657       -         
spi_mode_config_0.tx_packet_counter_RNINLNO2[5]     OR2        Y        Out     0.699     3.356       -         
N_456                                               Net        -        -       1.032     -           6         
spi_mode_config_0.tx_state_RNIGF0T2[3]              OR2A       B        In      -         4.388       -         
spi_mode_config_0.tx_state_RNIGF0T2[3]              OR2A       Y        Out     0.699     5.087       -         
N_493                                               Net        -        -       0.858     -           4         
spi_mode_config_0.tx_state_RNIF6NO4[3]              NOR3A      C        In      -         5.945       -         
spi_mode_config_0.tx_state_RNIF6NO4[3]              NOR3A      Y        Out     0.774     6.720       -         
N_799                                               Net        -        -       0.280     -           2         
spi_mode_config_0.tx_state_RNIDQT85[2]              NOR2A      B        In      -         7.000       -         
spi_mode_config_0.tx_state_RNIDQT85[2]              NOR2A      Y        Out     0.417     7.417       -         
N_801                                               Net        -        -       0.233     -           1         
spi_mode_config_0.tx_state_RNI2FPLA[3]              OR3A       C        In      -         7.650       -         
spi_mode_config_0.tx_state_RNI2FPLA[3]              OR3A       Y        Out     0.812     8.462       -         
N_905                                               Net        -        -       0.585     -           3         
spi_mode_config_0.tx_state_RNIL1PHK[0]              AO1D       A        In      -         9.047       -         
spi_mode_config_0.tx_state_RNIL1PHK[0]              AO1D       Y        Out     0.519     9.565       -         
byte_out_a_19_1_a2_13_i_2[1]                        Net        -        -       0.858     -           4         
spi_mode_config_0.config_cntr_b_RNI2NCGV[2]         NOR3A      C        In      -         10.424      -         
spi_mode_config_0.config_cntr_b_RNI2NCGV[2]         NOR3A      Y        Out     0.694     11.117      -         
N_300_1                                             Net        -        -       0.280     -           2         
spi_mode_config_0.byte_out_a_RNO_7[1]               NOR3B      B        In      -         11.397      -         
spi_mode_config_0.byte_out_a_RNO_7[1]               NOR3B      Y        Out     0.656     12.053      -         
N_297                                               Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a_RNO_2[1]               AO1        C        In      -         12.286      -         
spi_mode_config_0.byte_out_a_RNO_2[1]               AO1        Y        Out     0.684     12.970      -         
byte_out_a_19_1_7[1]                                Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a_RNO[1]                 OR3        C        In      -         13.203      -         
spi_mode_config_0.byte_out_a_RNO[1]                 OR3        Y        Out     0.812     14.015      -         
byte_out_a_19[1]                                    Net        -        -       0.233     -           1         
spi_mode_config_0.byte_out_a[1]                     DFN0C0     D        In      -         14.248      -         
================================================================================================================
Total path delay (propagation time + setup) of 15.019 is 9.057(60.3%) logic and 5.962(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport33>Detailed Report for Clock: spi_mode_config2|next_b_inferred_clock</a>
====================================



<a name=startingSlack34>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                      Arrival          
Instance                      Reference                                  Type       Pin     Net             Time        Slack
                              Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[0]     0.797       5.375
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[1]     0.797       5.714
=============================================================================================================================


<a name=endingSlack35>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                                          Required          
Instance                      Reference                                  Type         Pin     Net                               Time         Slack
                              Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       I_10                              9.417        5.375
read_buffer_0.byte_out[0]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[0]                     9.417        5.714
read_buffer_0.byte_out[2]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[2]                     9.417        5.714
read_buffer_0.byte_out[6]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[6]                     9.417        5.714
read_buffer_0.byte_out[1]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[1]                     9.417        5.789
read_buffer_0.byte_out[3]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[3]                     9.417        5.819
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       DWACT_ADD_CI_0_partial_sum[0]     9.417        6.649
==================================================================================================================================================



<a name=worstPaths36>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\transceiver_integration.srs:fp:146977:147877:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      4.042
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.375

    Number of logic level(s):                2
    Starting point:                          read_buffer_0.position[0] / Q
    Ending point:                            read_buffer_0.position[1] / D
    The start point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
read_buffer_0.position[0]             DFN1C0     Q        Out     0.797     0.797       -         
position[0]                           Net        -        -       1.210     -           9         
read_buffer_0.un1_position_2.I_1      AND2       A        In      -         2.007       -         
read_buffer_0.un1_position_2.I_1      AND2       Y        Out     0.556     2.563       -         
DWACT_ADD_CI_0_TMP[0]                 Net        -        -       0.233     -           1         
read_buffer_0.un1_position_2.I_10     XOR2       B        In      -         2.796       -         
read_buffer_0.un1_position_2.I_10     XOR2       Y        Out     1.013     3.809       -         
I_10                                  Net        -        -       0.233     -           1         
read_buffer_0.position[1]             DFN1C0     D        In      -         4.042       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.625 is 2.949(63.8%) logic and 1.676(36.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 138MB peak: 141MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 138MB peak: 141MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
<a name=cellReport37>Report for cell transceiver_integration.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2    18      1.0       18.0
              AND3    36      1.0       36.0
               AO1    26      1.0       26.0
              AO1A    32      1.0       32.0
              AO1B     3      1.0        3.0
              AO1C     2      1.0        2.0
              AO1D     6      1.0        6.0
              AOI1     6      1.0        6.0
             AOI1B     9      1.0        9.0
              AX1C    11      1.0       11.0
             AXOI5     3      1.0        3.0
            CLKINT     5      0.0        0.0
               GND     9      0.0        0.0
               INV     2      1.0        2.0
               MX2    28      1.0       28.0
              MX2A     7      1.0        7.0
              MX2C     4      1.0        4.0
              NOR2    46      1.0       46.0
             NOR2A    89      1.0       89.0
             NOR2B    96      1.0       96.0
              NOR3    19      1.0       19.0
             NOR3A    34      1.0       34.0
             NOR3B    42      1.0       42.0
             NOR3C    33      1.0       33.0
               OA1    28      1.0       28.0
              OA1A     8      1.0        8.0
              OA1B     6      1.0        6.0
              OA1C     8      1.0        8.0
              OAI1     2      1.0        2.0
               OR2    60      1.0       60.0
              OR2A    30      1.0       30.0
              OR2B    15      1.0       15.0
               OR3    69      1.0       69.0
              OR3A    10      1.0       10.0
              OR3B     1      1.0        1.0
              OR3C     1      1.0        1.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC     9      0.0        0.0
               XA1    17      1.0       17.0
              XA1B     2      1.0        2.0
             XNOR2     5      1.0        5.0
              XO1A     1      1.0        1.0
              XOR2    59      1.0       59.0


            DFN0C0    27      1.0       27.0
          DFN0E0C0     2      1.0        2.0
          DFN0E0P0     3      1.0        3.0
          DFN0E1C0    10      1.0       10.0
            DFN0P0     8      1.0        8.0
            DFN1C0    73      1.0       73.0
          DFN1E0C0    32      1.0       32.0
          DFN1E0P0     1      1.0        1.0
          DFN1E1C0    35      1.0       35.0
            DFN1P0    14      1.0       14.0
              DLN1     1      1.0        1.0
            DLN1C0     1      1.0        1.0
                   -----          ----------
             TOTAL  1106              1081.0


  IO Cell usage:
              cell count
             INBUF     3
            OUTBUF    11
                   -----
             TOTAL    14


Core Cells         : 1081 of 24576 (4%)
IO Cells           : 14

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 50MB peak: 141MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Apr 01 16:51:25 2016

###########################################################]

</pre></samp></body></html>
