============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 01:28:27 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(57)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(63)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(94)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 48 trigger nets, 48 data nets.
KIT-1004 : Chipwatcher code = 1111010101011100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=48,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb010,32'sb01110,32'sb011110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb010000,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb0101000,32'sb01101000,32'sb01101110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=138) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=138) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=48,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb010,32'sb01110,32'sb011110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb010000,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb0101000,32'sb01101000,32'sb01101110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=48,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb010,32'sb01110,32'sb011110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb010000,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb0101000,32'sb01101000,32'sb01101110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011110) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=48,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb010,32'sb01110,32'sb011110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb010000,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb0101000,32'sb01101000,32'sb01101110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=138)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=138)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=48,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb010,32'sb01110,32'sb011110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb010000,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb0101000,32'sb01101000,32'sb01101110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=48,BUS_CTRL_NUM=116,BUS_WIDTH='{32'sb010,32'sb01110,32'sb011110,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb010000,32'sb0101110,32'sb0101111},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb0101000,32'sb01101000,32'sb01101110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2225/23 useful/useless nets, 1202/4 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1886/4 useful/useless nets, 1671/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1870/16 useful/useless nets, 1659/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 456 better
SYN-1014 : Optimize round 2
SYN-1032 : 1526/45 useful/useless nets, 1315/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1586/368 useful/useless nets, 1417/53 useful/useless insts
SYN-1016 : Merged 57 instances.
SYN-2571 : Optimize after map_dsp, round 1, 478 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 47 instances.
SYN-2501 : Optimize round 1, 95 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1032 : 2047/18 useful/useless nets, 1878/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 8329, tnet num: 2047, tinst num: 1877, tnode num: 10588, tedge num: 12748.
TMR-2508 : Levelizing timing graph completed, there are 81 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2047 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 252 (3.41), #lev = 8 (1.75)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 248 (3.44), #lev = 8 (1.74)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 567 instances into 248 LUTs, name keeping = 72%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 421 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 132 adder to BLE ...
SYN-4008 : Packed 132 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.658432s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (92.3%)

RUN-1004 : used memory is 150 MB, reserved memory is 119 MB, peak memory is 164 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (295 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 13 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1274 instances
RUN-0007 : 465 luts, 593 seqs, 94 mslices, 55 lslices, 19 pads, 43 brams, 0 dsps
RUN-1001 : There are total 1460 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 782 nets have 2 pins
RUN-1001 : 533 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      9      
RUN-1001 :   No   |  No   |  Yes  |     252     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     332     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1272 instances, 465 luts, 593 seqs, 149 slices, 20 macros(149 instances: 94 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 7015, tnet num: 1458, tinst num: 1272, tnode num: 9447, tedge num: 11767.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.219598s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 347124
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1272.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 219986, overlap = 96.75
PHY-3002 : Step(2): len = 152294, overlap = 96.75
PHY-3002 : Step(3): len = 111670, overlap = 96.75
PHY-3002 : Step(4): len = 88948.6, overlap = 96.75
PHY-3002 : Step(5): len = 70720.1, overlap = 96.75
PHY-3002 : Step(6): len = 61532.3, overlap = 94.5
PHY-3002 : Step(7): len = 56221.7, overlap = 94.5
PHY-3002 : Step(8): len = 51039, overlap = 92.25
PHY-3002 : Step(9): len = 43046, overlap = 96.75
PHY-3002 : Step(10): len = 39277.3, overlap = 96.75
PHY-3002 : Step(11): len = 36996.6, overlap = 96.75
PHY-3002 : Step(12): len = 35414.5, overlap = 96.75
PHY-3002 : Step(13): len = 33651.7, overlap = 96.75
PHY-3002 : Step(14): len = 32343, overlap = 96.75
PHY-3002 : Step(15): len = 28963.6, overlap = 96.75
PHY-3002 : Step(16): len = 29401.8, overlap = 96.75
PHY-3002 : Step(17): len = 26845, overlap = 96.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.75775e-07
PHY-3002 : Step(18): len = 28216.5, overlap = 87.9688
PHY-3002 : Step(19): len = 29769.6, overlap = 92.625
PHY-3002 : Step(20): len = 27465.2, overlap = 88.4688
PHY-3002 : Step(21): len = 28219.6, overlap = 88.5
PHY-3002 : Step(22): len = 28338.1, overlap = 88.4375
PHY-3002 : Step(23): len = 27422.2, overlap = 88.625
PHY-3002 : Step(24): len = 26959, overlap = 93.4375
PHY-3002 : Step(25): len = 25386.1, overlap = 86.6875
PHY-3002 : Step(26): len = 24827.8, overlap = 86.75
PHY-3002 : Step(27): len = 24854.1, overlap = 86.8125
PHY-3002 : Step(28): len = 24909.9, overlap = 86.6875
PHY-3002 : Step(29): len = 24819.7, overlap = 86.5
PHY-3002 : Step(30): len = 24857.1, overlap = 86.375
PHY-3002 : Step(31): len = 24721.6, overlap = 84
PHY-3002 : Step(32): len = 24217.5, overlap = 83.875
PHY-3002 : Step(33): len = 23967, overlap = 83.625
PHY-3002 : Step(34): len = 24003.4, overlap = 83.5
PHY-3002 : Step(35): len = 24112.6, overlap = 88.9375
PHY-3002 : Step(36): len = 23611.8, overlap = 94.3125
PHY-3002 : Step(37): len = 23562.3, overlap = 97.0938
PHY-3002 : Step(38): len = 22896.2, overlap = 101.438
PHY-3002 : Step(39): len = 22977.8, overlap = 102.031
PHY-3002 : Step(40): len = 22454, overlap = 104.812
PHY-3002 : Step(41): len = 22576.8, overlap = 116.438
PHY-3002 : Step(42): len = 22195, overlap = 119.156
PHY-3002 : Step(43): len = 22181.1, overlap = 119.969
PHY-3002 : Step(44): len = 21573, overlap = 122.25
PHY-3002 : Step(45): len = 21575, overlap = 123.125
PHY-3002 : Step(46): len = 21530.8, overlap = 124.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.5155e-07
PHY-3002 : Step(47): len = 21962.9, overlap = 124.688
PHY-3002 : Step(48): len = 21977.2, overlap = 124.688
PHY-3002 : Step(49): len = 22094.9, overlap = 122.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.9031e-06
PHY-3002 : Step(50): len = 23400.4, overlap = 118.188
PHY-3002 : Step(51): len = 23400.4, overlap = 118.188
PHY-3002 : Step(52): len = 23116.4, overlap = 118.062
PHY-3002 : Step(53): len = 23078.7, overlap = 120.312
PHY-3002 : Step(54): len = 23048.5, overlap = 120.312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.8062e-06
PHY-3002 : Step(55): len = 23424.7, overlap = 118.062
PHY-3002 : Step(56): len = 23485, overlap = 118.062
PHY-3002 : Step(57): len = 23774.4, overlap = 118.062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.6124e-06
PHY-3002 : Step(58): len = 23877.7, overlap = 118
PHY-3002 : Step(59): len = 23893.7, overlap = 118
PHY-3002 : Step(60): len = 24223.6, overlap = 111.25
PHY-3002 : Step(61): len = 24388.8, overlap = 111.25
PHY-3002 : Step(62): len = 24148.9, overlap = 111.25
PHY-3002 : Step(63): len = 24123.5, overlap = 111.25
PHY-3002 : Step(64): len = 24123.5, overlap = 111.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.52248e-05
PHY-3002 : Step(65): len = 24320.8, overlap = 110.75
PHY-3002 : Step(66): len = 24364.4, overlap = 110.75
PHY-3002 : Step(67): len = 24551.8, overlap = 110.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.04496e-05
PHY-3002 : Step(68): len = 24544.1, overlap = 110.656
PHY-3002 : Step(69): len = 24544.2, overlap = 110.656
PHY-3002 : Step(70): len = 24634.9, overlap = 110.531
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014436s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037906s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.40443e-06
PHY-3002 : Step(71): len = 35418.8, overlap = 51.0312
PHY-3002 : Step(72): len = 35418.8, overlap = 51.0312
PHY-3002 : Step(73): len = 35094.1, overlap = 50.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.80886e-06
PHY-3002 : Step(74): len = 35312.7, overlap = 51.0938
PHY-3002 : Step(75): len = 35312.7, overlap = 51.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.61773e-06
PHY-3002 : Step(76): len = 35017.6, overlap = 50.8125
PHY-3002 : Step(77): len = 35110, overlap = 50.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.12355e-05
PHY-3002 : Step(78): len = 35443.6, overlap = 46.5
PHY-3002 : Step(79): len = 35679.7, overlap = 45.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.11626e-05
PHY-3002 : Step(80): len = 35944.8, overlap = 41.625
PHY-3002 : Step(81): len = 36395.9, overlap = 36.5938
PHY-3002 : Step(82): len = 38043.5, overlap = 17.375
PHY-3002 : Step(83): len = 38520.7, overlap = 17.5625
PHY-3002 : Step(84): len = 37396.4, overlap = 17.0625
PHY-3002 : Step(85): len = 36972.1, overlap = 16.4375
PHY-3002 : Step(86): len = 37032.1, overlap = 16.7812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.23252e-05
PHY-3002 : Step(87): len = 36249.1, overlap = 16.25
PHY-3002 : Step(88): len = 36344.7, overlap = 16.1562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.46504e-05
PHY-3002 : Step(89): len = 36398, overlap = 18.4375
PHY-3002 : Step(90): len = 36689.1, overlap = 18.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.5743e-05
PHY-3002 : Step(91): len = 36481.8, overlap = 41.0938
PHY-3002 : Step(92): len = 36481.8, overlap = 41.0938
PHY-3002 : Step(93): len = 36217.2, overlap = 41.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.14861e-05
PHY-3002 : Step(94): len = 37059.1, overlap = 40.4688
PHY-3002 : Step(95): len = 37385.8, overlap = 41.3438
PHY-3002 : Step(96): len = 37765.8, overlap = 35.1562
PHY-3002 : Step(97): len = 37882.4, overlap = 34.4062
PHY-3002 : Step(98): len = 37266.2, overlap = 31.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.29722e-05
PHY-3002 : Step(99): len = 37643.7, overlap = 28.875
PHY-3002 : Step(100): len = 37643.7, overlap = 28.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000125944
PHY-3002 : Step(101): len = 38008.4, overlap = 24.6875
PHY-3002 : Step(102): len = 38153.5, overlap = 27.0312
PHY-3002 : Step(103): len = 38233.9, overlap = 23.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 7015, tnet num: 1458, tinst num: 1272, tnode num: 9447, tedge num: 11767.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 66.75 peak overflow 3.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1460.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54528, over cnt = 226(0%), over = 744, worst = 16
PHY-1001 : End global iterations;  0.163612s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (9.6%)

PHY-1001 : Congestion index: top1 = 35.28, top5 = 21.71, top10 = 15.00, top15 = 10.73.
PHY-1001 : End incremental global routing;  0.235402s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (33.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.049351s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (31.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.313269s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (39.9%)

OPT-1001 : Current memory(MB): used = 206, reserve = 172, peak = 206.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 937/1460.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54528, over cnt = 226(0%), over = 744, worst = 16
PHY-1002 : len = 60288, over cnt = 139(0%), over = 251, worst = 6
PHY-1002 : len = 61352, over cnt = 56(0%), over = 101, worst = 6
PHY-1002 : len = 62696, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 62744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.186593s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (41.9%)

PHY-1001 : Congestion index: top1 = 33.71, top5 = 22.20, top10 = 16.19, top15 = 11.88.
OPT-1001 : End congestion update;  0.248470s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (56.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1458 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036980s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.5%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.285587s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (60.2%)

OPT-1001 : Current memory(MB): used = 207, reserve = 173, peak = 207.
OPT-1001 : End physical optimization;  0.822224s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (58.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 465 LUT to BLE ...
SYN-4008 : Packed 465 LUT and 185 SEQ to BLE.
SYN-4003 : Packing 408 remaining SEQ's ...
SYN-4005 : Packed 240 SEQ with LUT/SLICE
SYN-4006 : 68 single LUT's are left
SYN-4006 : 168 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 633/979 primitive instances ...
PHY-3001 : End packing;  0.052071s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (60.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 557 instances
RUN-1001 : 245 mslices, 245 lslices, 19 pads, 43 brams, 0 dsps
RUN-1001 : There are total 1276 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 582 nets have 2 pins
RUN-1001 : 539 nets have [3 - 5] pins
RUN-1001 : 58 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 555 instances, 490 slices, 20 macros(149 instances: 94 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 39257.6, Over = 37
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6025, tnet num: 1274, tinst num: 555, tnode num: 7780, tedge num: 10419.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.248586s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (94.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.58341e-05
PHY-3002 : Step(104): len = 38451.3, overlap = 37.75
PHY-3002 : Step(105): len = 38510.8, overlap = 37
PHY-3002 : Step(106): len = 38399.5, overlap = 36.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.16682e-05
PHY-3002 : Step(107): len = 39031.4, overlap = 35
PHY-3002 : Step(108): len = 39031.4, overlap = 35
PHY-3002 : Step(109): len = 39000.4, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.96674e-05
PHY-3002 : Step(110): len = 40481.6, overlap = 31.25
PHY-3002 : Step(111): len = 40835.3, overlap = 30.75
PHY-3002 : Step(112): len = 41182.6, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.134883s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (23.2%)

PHY-3001 : Trial Legalized: Len = 51374.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030786s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000307067
PHY-3002 : Step(113): len = 46163.3, overlap = 5.5
PHY-3002 : Step(114): len = 44995.3, overlap = 10.25
PHY-3002 : Step(115): len = 43981.6, overlap = 13.5
PHY-3002 : Step(116): len = 43826.7, overlap = 14.25
PHY-3002 : Step(117): len = 43558, overlap = 16.75
PHY-3002 : Step(118): len = 43283.9, overlap = 15.75
PHY-3002 : Step(119): len = 43162, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000614133
PHY-3002 : Step(120): len = 43626.7, overlap = 15.5
PHY-3002 : Step(121): len = 43743.3, overlap = 14.75
PHY-3002 : Step(122): len = 43798.8, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00122827
PHY-3002 : Step(123): len = 43890.6, overlap = 14.25
PHY-3002 : Step(124): len = 43906.3, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005323s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 48264.6, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006790s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 2, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 48472.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6025, tnet num: 1274, tinst num: 555, tnode num: 7780, tedge num: 10419.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 66/1276.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 67584, over cnt = 215(0%), over = 344, worst = 7
PHY-1002 : len = 68880, over cnt = 119(0%), over = 154, worst = 4
PHY-1002 : len = 70088, over cnt = 43(0%), over = 60, worst = 3
PHY-1002 : len = 70792, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 70936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.309995s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (25.2%)

PHY-1001 : Congestion index: top1 = 30.69, top5 = 22.79, top10 = 17.80, top15 = 13.52.
PHY-1001 : End incremental global routing;  0.385043s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (32.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043992s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (71.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.457779s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (34.1%)

OPT-1001 : Current memory(MB): used = 209, reserve = 176, peak = 210.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1084/1276.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011248s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 30.69, top5 = 22.79, top10 = 17.80, top15 = 13.52.
OPT-1001 : End congestion update;  0.076258s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030732s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.107138s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.1%)

OPT-1001 : Current memory(MB): used = 209, reserve = 176, peak = 210.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030561s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1084/1276.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010183s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (153.4%)

PHY-1001 : Congestion index: top1 = 30.69, top5 = 22.79, top10 = 17.80, top15 = 13.52.
PHY-1001 : End incremental global routing;  0.076172s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (123.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041041s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.1%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1084/1276.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009134s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 30.69, top5 = 22.79, top10 = 17.80, top15 = 13.52.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030064s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 30.275862
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.118397s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (71.3%)

RUN-1003 : finish command "place" in  6.851903s wall, 2.500000s user + 0.578125s system = 3.078125s CPU (44.9%)

RUN-1004 : used memory is 190 MB, reserved memory is 157 MB, peak memory is 210 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 557 instances
RUN-1001 : 245 mslices, 245 lslices, 19 pads, 43 brams, 0 dsps
RUN-1001 : There are total 1276 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 582 nets have 2 pins
RUN-1001 : 539 nets have [3 - 5] pins
RUN-1001 : 58 nets have [6 - 10] pins
RUN-1001 : 63 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6025, tnet num: 1274, tinst num: 555, tnode num: 7780, tedge num: 10419.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 245 mslices, 245 lslices, 19 pads, 43 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 66240, over cnt = 229(0%), over = 381, worst = 5
PHY-1002 : len = 67768, over cnt = 128(0%), over = 184, worst = 5
PHY-1002 : len = 69768, over cnt = 10(0%), over = 12, worst = 3
PHY-1002 : len = 69920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.312773s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (25.0%)

PHY-1001 : Congestion index: top1 = 30.28, top5 = 22.22, top10 = 17.40, top15 = 13.25.
PHY-1001 : End global routing;  0.382505s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (40.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 232, reserve = 199, peak = 247.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_8 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 497, reserve = 469, peak = 497.
PHY-1001 : End build detailed router design. 4.221210s wall, 3.796875s user + 0.093750s system = 3.890625s CPU (92.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 30264, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.573109s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (92.4%)

PHY-1001 : Current memory(MB): used = 529, reserve = 502, peak = 529.
PHY-1001 : End phase 1; 1.585049s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (92.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 10% nets.
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Patch 756 net; 1.160158s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (82.2%)

PHY-1022 : len = 211120, over cnt = 141(0%), over = 141, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 530, reserve = 503, peak = 530.
PHY-1001 : End initial routed; 6.470486s wall, 6.046875s user + 0.000000s system = 6.046875s CPU (93.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1117(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.297932s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 532, reserve = 504, peak = 532.
PHY-1001 : End phase 2; 6.768516s wall, 6.343750s user + 0.000000s system = 6.343750s CPU (93.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 211120, over cnt = 141(0%), over = 141, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009826s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 210136, over cnt = 33(0%), over = 33, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.254678s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (73.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 209752, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.127903s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (97.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 209752, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.026390s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1117(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.299215s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (104.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 32 feed throughs used by 30 nets
PHY-1001 : End commit to database; 0.197083s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (79.3%)

PHY-1001 : Current memory(MB): used = 545, reserve = 518, peak = 545.
PHY-1001 : End phase 3; 1.056253s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (87.3%)

PHY-1003 : Routed, final wirelength = 209752
PHY-1001 : Current memory(MB): used = 545, reserve = 518, peak = 545.
PHY-1001 : End export database. 0.015034s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.9%)

PHY-1001 : End detail routing;  13.914803s wall, 12.734375s user + 0.140625s system = 12.875000s CPU (92.5%)

RUN-1003 : finish command "route" in  14.630932s wall, 13.187500s user + 0.156250s system = 13.343750s CPU (91.2%)

RUN-1004 : used memory is 490 MB, reserved memory is 462 MB, peak memory is 545 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      777   out of  19600    3.96%
#reg                      621   out of  19600    3.17%
#le                       945
  #lut only               324   out of    945   34.29%
  #reg only               168   out of    945   17.78%
  #lut&reg                453   out of    945   47.94%
#dsp                        0   out of     29    0.00%
#bram                      43   out of     64   67.19%
  #bram9k                  43
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            223
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        157
#3        adc_clk_dup_3        GCLK               mslice             type/reg3_syn_224.q0    11


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |945    |628     |149     |621     |43      |0       |
|  adc                               |adc_ctrl       |26     |20      |6       |15      |0       |0       |
|  fifo_list                         |fifo_ctrl      |51     |29      |16      |34      |0       |0       |
|    fifo_list                       |fifo           |47     |25      |16      |31      |0       |0       |
|  rx                                |uart_rx        |61     |55      |6       |37      |0       |0       |
|  tx                                |uart_tx        |52     |31      |8       |37      |0       |0       |
|  type                              |type_choice    |139    |131     |8       |81      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |616    |362     |105     |417     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |616    |362     |105     |417     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |283    |153     |0       |282     |0       |0       |
|        reg_inst                    |register       |279    |149     |0       |278     |0       |0       |
|        tap_inst                    |tap            |4      |4       |0       |4       |0       |0       |
|      trigger_inst                  |trigger        |333    |209     |105     |135     |0       |0       |
|        bus_inst                    |bus_top        |133    |79      |48      |44      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |40     |18      |16      |12      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |89     |57      |32      |28      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |113    |84      |29      |58      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       563   
    #2          2       322   
    #3          3       195   
    #4          4        22   
    #5        5-10       74   
    #6        11-50      61   
    #7       51-100      3    
    #8       101-500     3    
  Average     3.47            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 555
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1276, pip num: 14424
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 32
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1020 valid insts, and 37831 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010111011111010101011100
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.390870s wall, 8.734375s user + 0.046875s system = 8.781250s CPU (367.3%)

RUN-1004 : used memory is 503 MB, reserved memory is 476 MB, peak memory is 687 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_012827.log"
