

================================================================
== Vitis HLS Report for 'recvFrame_logic_1'
================================================================
* Date:           Fri Dec 16 14:07:29 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_recvFrame_logic_1_Pipeline_1_fu_537                 |recvFrame_logic_1_Pipeline_1                 |       94|       94|  0.940 us|  0.940 us|   94|   94|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2_fu_543  |recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_fu_553  |recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1  |       12|       42|  0.120 us|  0.420 us|   12|   42|       no|
        |grp_write_ddr_1_fu_563                                  |write_ddr_1                                  |      138|      246|  1.380 us|  2.460 us|  138|  246|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     904|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     1|    1375|    2737|    0|
|Memory           |        0|     -|      16|      12|    0|
|Multiplexer      |        -|     -|       -|     812|    -|
|Register         |        -|     -|     474|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|    1865|    4465|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |grp_recvFrame_logic_1_Pipeline_1_fu_537                 |recvFrame_logic_1_Pipeline_1                 |        0|   0|    9|    51|    0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_fu_553  |recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1  |        0|   0|  193|   411|    0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2_fu_543  |recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2  |        0|   0|  277|   631|    0|
    |grp_write_ddr_1_fu_563                                  |write_ddr_1                                  |        0|   1|  896|  1644|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |Total                                                   |                                             |        0|   1| 1375|  2737|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |can_frame_U  |recvFrame_logic_1_can_frame_RAM_AUTO_1R1W  |        0|  16|  12|    0|    92|    8|     1|          736|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                                           |        0|  16|  12|    0|    92|    8|     1|          736|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add115_fu_1245_p2                 |         +|   0|  0|  22|          15|          14|
    |add_ln150_1_fu_631_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln150_2_fu_597_p2             |         +|   0|  0|  22|          15|          15|
    |add_ln150_fu_603_p2               |         +|   0|  0|  22|          15|          14|
    |add_ln173_1_fu_760_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln173_fu_733_p2               |         +|   0|  0|  22|          15|          14|
    |add_ln196_fu_1234_p2              |         +|   0|  0|  14|           7|           4|
    |add_ln205_1_fu_1317_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln205_fu_1256_p2              |         +|   0|  0|  13|           6|           2|
    |add_ln230_fu_1276_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln233_fu_1289_p2              |         +|   0|  0|  71|          64|           8|
    |id_can_fu_789_p2                  |         +|   0|  0|  12|           5|           4|
    |and_ln28_fu_943_p2                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op208_call_state15   |       and|   0|  0|   2|           1|           1|
    |icmp_ln205_fu_1250_p2             |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln28_fu_938_p2               |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln32_10_fu_1121_p2           |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln32_11_fu_1153_p2           |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln32_12_fu_1159_p2           |      icmp|   0|  0|  20|          32|          31|
    |icmp_ln32_13_fu_1191_p2           |      icmp|   0|  0|  20|          32|          31|
    |icmp_ln32_14_fu_1197_p2           |      icmp|   0|  0|  20|          32|          30|
    |icmp_ln32_1_fu_967_p2             |      icmp|   0|  0|  20|          32|          30|
    |icmp_ln32_2_fu_973_p2             |      icmp|   0|  0|  20|          32|          30|
    |icmp_ln32_3_fu_1005_p2            |      icmp|   0|  0|  20|          32|          31|
    |icmp_ln32_4_fu_1011_p2            |      icmp|   0|  0|  20|          32|          31|
    |icmp_ln32_5_fu_1039_p2            |      icmp|   0|  0|  20|          32|          31|
    |icmp_ln32_6_fu_1045_p2            |      icmp|   0|  0|  20|          32|          31|
    |icmp_ln32_7_fu_1077_p2            |      icmp|   0|  0|  20|          32|          33|
    |icmp_ln32_8_fu_1083_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln32_9_fu_1115_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln32_fu_957_p2               |      icmp|   0|  0|  20|          32|          29|
    |ap_block_state15_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |empty_70_fu_1211_p2               |        or|   0|  0|   2|           1|           1|
    |m_axi_clu_addr_WDATA              |        or|   0|  0|  32|          32|           8|
    |or_ln32_1_fu_1025_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln32_2_fu_1059_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln32_3_fu_1097_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln32_4_fu_1135_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln32_5_fu_1173_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_987_p2                 |        or|   0|  0|   2|           1|           1|
    |FrameID_1_fu_858_p3               |    select|   0|  0|  29|           1|          29|
    |NofBytes_fu_1217_p3               |    select|   0|  0|   7|           1|           7|
    |empty_fu_1203_p3                  |    select|   0|  0|   8|           1|           8|
    |select_ln158_fu_853_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln28_fu_949_p3             |    select|   0|  0|  32|           1|          33|
    |select_ln32_10_fu_1165_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln32_11_fu_1179_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln32_1_fu_993_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln32_2_fu_1017_p3          |    select|   0|  0|   4|           1|           3|
    |select_ln32_3_fu_1031_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln32_4_fu_1051_p3          |    select|   0|  0|   3|           1|           2|
    |select_ln32_5_fu_1065_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln32_6_fu_1089_p3          |    select|   0|  0|   5|           1|           4|
    |select_ln32_7_fu_1103_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln32_8_fu_1127_p3          |    select|   0|  0|   6|           1|           5|
    |select_ln32_9_fu_1141_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln32_fu_979_p3             |    select|   0|  0|   3|           1|           2|
    |xor_ln28_fu_933_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 904|         886|         848|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  148|         32|    1|         32|
    |can_frame_address0       |   65|         15|    7|        105|
    |can_frame_address1       |   65|         13|    7|         91|
    |can_frame_ce0            |   31|          6|    1|          6|
    |can_frame_ce1            |   20|          4|    1|          4|
    |can_frame_d0             |   65|         14|    8|        112|
    |can_frame_d1             |   65|         13|    8|        104|
    |can_frame_we0            |   26|          5|    1|          5|
    |can_frame_we1            |   20|          4|    1|          4|
    |clu_addr_blk_n_AR        |    9|          2|    1|          2|
    |clu_addr_blk_n_AW        |    9|          2|    1|          2|
    |clu_addr_blk_n_B         |    9|          2|    1|          2|
    |clu_addr_blk_n_R         |    9|          2|    1|          2|
    |clu_addr_blk_n_W         |    9|          2|    1|          2|
    |m_axi_clu_addr_ARADDR    |   31|          6|   64|        384|
    |m_axi_clu_addr_ARBURST   |   14|          3|    2|          6|
    |m_axi_clu_addr_ARCACHE   |   14|          3|    4|         12|
    |m_axi_clu_addr_ARID      |   14|          3|    1|          3|
    |m_axi_clu_addr_ARLEN     |   20|          4|   32|        128|
    |m_axi_clu_addr_ARLOCK    |   14|          3|    2|          6|
    |m_axi_clu_addr_ARPROT    |   14|          3|    3|          9|
    |m_axi_clu_addr_ARQOS     |   14|          3|    4|         12|
    |m_axi_clu_addr_ARREGION  |   14|          3|    4|         12|
    |m_axi_clu_addr_ARSIZE    |   14|          3|    3|          9|
    |m_axi_clu_addr_ARUSER    |   14|          3|    1|          3|
    |m_axi_clu_addr_ARVALID   |   20|          4|    1|          4|
    |m_axi_clu_addr_RREADY    |   20|          4|    1|          4|
    |m_axi_ps_ddr_ARVALID     |    9|          2|    1|          2|
    |m_axi_ps_ddr_AWVALID     |    9|          2|    1|          2|
    |m_axi_ps_ddr_BREADY      |    9|          2|    1|          2|
    |m_axi_ps_ddr_RREADY      |    9|          2|    1|          2|
    |m_axi_ps_ddr_WVALID      |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  812|        171|  167|       1075|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |NofBytes_reg_1450                                                    |   7|   0|    7|          0|
    |add115_reg_1455                                                      |  12|   0|   15|          3|
    |add_ln150_2_reg_1338                                                 |  12|   0|   15|          3|
    |add_ln205_1_reg_1477                                                 |   5|   0|    5|          0|
    |ap_CS_fsm                                                            |  31|   0|   31|          0|
    |clu_addr_addr_5_reg_1380                                             |  64|   0|   64|          0|
    |clu_addr_addr_6_read_reg_1482                                        |  32|   0|   32|          0|
    |clu_addr_addr_6_reg_1470                                             |  64|   0|   64|          0|
    |clu_addr_addr_reg_1344                                               |  64|   0|   64|          0|
    |frameDLC_reg_1434                                                    |  32|   0|   32|          0|
    |grp_recvFrame_logic_1_Pipeline_1_fu_537_ap_start_reg                 |   1|   0|    1|          0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_fu_553_ap_start_reg  |   1|   0|    1|          0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2_fu_543_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_ddr_1_fu_563_ap_start_reg                                  |   1|   0|    1|          0|
    |icmp_ln205_reg_1461                                                  |   1|   0|    1|          0|
    |internal_can_counter                                                 |  32|   0|   32|          0|
    |tmp_2_reg_1391                                                       |   1|   0|    1|          0|
    |tmp_3_reg_1404                                                       |   1|   0|    1|          0|
    |tmp_4_reg_1414                                                       |   5|   0|    5|          0|
    |tmp_7_reg_1440                                                       |   1|   0|    1|          0|
    |trunc_ln146_reg_1386                                                 |   1|   0|    1|          0|
    |trunc_ln158_1_reg_1398                                               |  11|   0|   11|          0|
    |trunc_ln161_2_reg_1409                                               |  18|   0|   18|          0|
    |trunc_ln168_reg_1429                                                 |   8|   0|    8|          0|
    |trunc_ln192_reg_1375                                                 |   8|   0|    8|          0|
    |trunc_ln23_reg_1424                                                  |   8|   0|    8|          0|
    |trunc_ln26_reg_1350                                                  |   8|   0|    8|          0|
    |trunc_ln28_reg_1355                                                  |   8|   0|    8|          0|
    |trunc_ln29_reg_1360                                                  |   8|   0|    8|          0|
    |trunc_ln30_reg_1365                                                  |   8|   0|    8|          0|
    |trunc_ln31_reg_1370                                                  |   8|   0|    8|          0|
    |trunc_ln32_reg_1465                                                  |   4|   0|    4|          0|
    |trunc_ln_reg_1419                                                    |   8|   0|    8|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 474|   0|  480|          6|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|m_axi_clu_addr_AWVALID   |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWREADY   |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWADDR    |  out|   64|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWID      |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWLEN     |  out|   32|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWSIZE    |  out|    3|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWBURST   |  out|    2|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWLOCK    |  out|    2|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWCACHE   |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWPROT    |  out|    3|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWQOS     |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWREGION  |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWUSER    |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WVALID    |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WREADY    |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WDATA     |  out|   32|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WSTRB     |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WLAST     |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WID       |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WUSER     |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARVALID   |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARREADY   |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARADDR    |  out|   64|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARID      |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARLEN     |  out|   32|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARSIZE    |  out|    3|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARBURST   |  out|    2|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARLOCK    |  out|    2|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARCACHE   |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARPROT    |  out|    3|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARQOS     |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARREGION  |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARUSER    |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RVALID    |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RREADY    |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RDATA     |   in|   32|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RLAST     |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RID       |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RFIFONUM  |   in|    9|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RUSER     |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RRESP     |   in|    2|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_BVALID    |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_BREADY    |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_BRESP     |   in|    2|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_BID       |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_BUSER     |   in|    1|       m_axi|           clu_addr|       pointer|
|canbase                  |   in|   64|     ap_none|            canbase|        scalar|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   64|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|    8|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   64|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|    8|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM    |   in|   11|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|             ps_ddr|       pointer|
|ddr                      |   in|   64|     ap_none|                ddr|        scalar|
|readIndex                |   in|    8|     ap_none|          readIndex|        scalar|
|EN                       |   in|    4|     ap_none|                 EN|        scalar|
|timestamp                |   in|   64|     ap_none|          timestamp|        scalar|
|received_can             |  out|   32|      ap_vld|       received_can|       pointer|
|received_can_ap_vld      |  out|    1|      ap_vld|       received_can|       pointer|
+-------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 15 16 
14 --> 15 
15 --> 17 
16 --> 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.75>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%readIndex_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %readIndex"   --->   Operation 32 'read' 'readIndex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%canbase_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %canbase"   --->   Operation 33 'read' 'canbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%can_frame = alloca i64 1" [can.c:148]   --->   Operation 34 'alloca' 'can_frame' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_1 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %readIndex_read, i6 0" [can.c:150]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i14 %shl_ln" [can.c:150]   --->   Operation 37 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln150_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %readIndex_read, i3 0" [can.c:150]   --->   Operation 38 'bitconcatenate' 'shl_ln150_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i11 %shl_ln150_1" [can.c:150]   --->   Operation 39 'zext' 'zext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.83ns)   --->   "%add_ln150_2 = add i15 %zext_ln150, i15 %zext_ln150_1" [can.c:150]   --->   Operation 40 'add' 'add_ln150_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.84ns)   --->   "%add_ln150 = add i15 %add_ln150_2, i15 8448" [can.c:150]   --->   Operation 41 'add' 'add_ln150' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln150, i32 2, i32 14" [can.c:150]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln150_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp, i2 0" [can.c:150]   --->   Operation 43 'bitconcatenate' 'shl_ln150_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i15 %shl_ln150_2" [can.c:150]   --->   Operation 44 'zext' 'zext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.08ns)   --->   "%add_ln150_1 = add i64 %zext_ln150_2, i64 %canbase_read" [can.c:150]   --->   Operation 45 'add' 'add_ln150_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln150_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln150_1, i32 2, i32 63" [can.c:150]   --->   Operation 46 'partselect' 'trunc_ln150_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i62 %trunc_ln150_1" [can.c:150]   --->   Operation 47 'sext' 'sext_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%clu_addr_addr = getelementptr i32 %clu_addr, i64 %sext_ln150" [can.c:150]   --->   Operation 48 'getelementptr' 'clu_addr_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [7/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 50 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp"   --->   Operation 51 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [6/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 52 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln24 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63" [can.c:185]   --->   Operation 53 'partselect' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%can_frame_addr_7 = getelementptr i8 %can_frame, i64 0, i64 0" [can.c:185]   --->   Operation 54 'getelementptr' 'can_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln185 = store i8 %trunc_ln24, i7 %can_frame_addr_7" [can.c:185]   --->   Operation 55 'store' 'store_ln185' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln25 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55" [can.c:186]   --->   Operation 56 'partselect' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%can_frame_addr_8 = getelementptr i8 %can_frame, i64 0, i64 1" [can.c:186]   --->   Operation 57 'getelementptr' 'can_frame_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.67ns)   --->   "%store_ln186 = store i8 %trunc_ln25, i7 %can_frame_addr_8" [can.c:186]   --->   Operation 58 'store' 'store_ln186' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln26 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47" [can.c:187]   --->   Operation 59 'partselect' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln28 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39" [can.c:188]   --->   Operation 60 'partselect' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln29 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31" [can.c:189]   --->   Operation 61 'partselect' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln30 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23" [can.c:190]   --->   Operation 62 'partselect' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln31 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15" [can.c:191]   --->   Operation 63 'partselect' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i64 %timestamp_read" [can.c:192]   --->   Operation 64 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 65 [5/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 65 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 66 [1/1] (0.84ns)   --->   "%add_ln173 = add i15 %add_ln150_2, i15 8452" [can.c:173]   --->   Operation 66 'add' 'add_ln173' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln173, i32 2, i32 14" [can.c:173]   --->   Operation 67 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp_5, i2 0" [can.c:173]   --->   Operation 68 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i15 %shl_ln1" [can.c:173]   --->   Operation 69 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.08ns)   --->   "%add_ln173_1 = add i64 %zext_ln173, i64 %canbase_read" [can.c:173]   --->   Operation 70 'add' 'add_ln173_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln173_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln173_1, i32 2, i32 63" [can.c:173]   --->   Operation 71 'partselect' 'trunc_ln173_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i62 %trunc_ln173_1" [can.c:173]   --->   Operation 72 'sext' 'sext_ln173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%clu_addr_addr_5 = getelementptr i32 %clu_addr, i64 %sext_ln173" [can.c:173]   --->   Operation 73 'getelementptr' 'clu_addr_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%can_frame_addr_9 = getelementptr i8 %can_frame, i64 0, i64 2" [can.c:187]   --->   Operation 74 'getelementptr' 'can_frame_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.67ns)   --->   "%store_ln187 = store i8 %trunc_ln26, i7 %can_frame_addr_9" [can.c:187]   --->   Operation 75 'store' 'store_ln187' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%can_frame_addr_10 = getelementptr i8 %can_frame, i64 0, i64 3" [can.c:188]   --->   Operation 76 'getelementptr' 'can_frame_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.67ns)   --->   "%store_ln188 = store i8 %trunc_ln28, i7 %can_frame_addr_10" [can.c:188]   --->   Operation 77 'store' 'store_ln188' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 78 [4/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 78 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 79 [7/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 79 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%can_frame_addr_11 = getelementptr i8 %can_frame, i64 0, i64 4" [can.c:189]   --->   Operation 80 'getelementptr' 'can_frame_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.67ns)   --->   "%store_ln189 = store i8 %trunc_ln29, i7 %can_frame_addr_11" [can.c:189]   --->   Operation 81 'store' 'store_ln189' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%can_frame_addr_12 = getelementptr i8 %can_frame, i64 0, i64 5" [can.c:190]   --->   Operation 82 'getelementptr' 'can_frame_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.67ns)   --->   "%store_ln190 = store i8 %trunc_ln30, i7 %can_frame_addr_12" [can.c:190]   --->   Operation 83 'store' 'store_ln190' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 84 [3/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 84 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 85 [6/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 85 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%can_frame_addr_13 = getelementptr i8 %can_frame, i64 0, i64 6" [can.c:191]   --->   Operation 86 'getelementptr' 'can_frame_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.67ns)   --->   "%store_ln191 = store i8 %trunc_ln31, i7 %can_frame_addr_13" [can.c:191]   --->   Operation 87 'store' 'store_ln191' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%can_frame_addr_14 = getelementptr i8 %can_frame, i64 0, i64 7" [can.c:192]   --->   Operation 88 'getelementptr' 'can_frame_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.67ns)   --->   "%store_ln192 = store i8 %trunc_ln192, i7 %can_frame_addr_14" [can.c:192]   --->   Operation 89 'store' 'store_ln192' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%EN_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %EN"   --->   Operation 90 'read' 'EN_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 91 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 92 [5/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 92 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i4 %EN_read" [can.c:179]   --->   Operation 93 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.78ns)   --->   "%id_can = add i5 %zext_ln179, i5 8" [can.c:179]   --->   Operation 94 'add' 'id_can' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i5 %id_can" [can.c:179]   --->   Operation 95 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%can_frame_addr_15 = getelementptr i8 %can_frame, i64 0, i64 8" [can.c:193]   --->   Operation 96 'getelementptr' 'can_frame_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.67ns)   --->   "%store_ln193 = store i8 2, i7 %can_frame_addr_15" [can.c:193]   --->   Operation 97 'store' 'store_ln193' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%can_frame_addr_16 = getelementptr i8 %can_frame, i64 0, i64 9" [can.c:194]   --->   Operation 98 'getelementptr' 'can_frame_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.67ns)   --->   "%store_ln194 = store i8 %zext_ln179_1, i7 %can_frame_addr_16" [can.c:194]   --->   Operation 99 'store' 'store_ln194' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 100 [1/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:150]   --->   Operation 100 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 101 [4/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 101 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%can_frame_addr_17 = getelementptr i8 %can_frame, i64 0, i64 10" [can.c:195]   --->   Operation 102 'getelementptr' 'can_frame_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.67ns)   --->   "%store_ln195 = store i8 0, i7 %can_frame_addr_17" [can.c:195]   --->   Operation 103 'store' 'store_ln195' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%can_frame_addr_19 = getelementptr i8 %can_frame, i64 0, i64 18" [can.c:198]   --->   Operation 104 'getelementptr' 'can_frame_addr_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.67ns)   --->   "%store_ln198 = store i8 0, i7 %can_frame_addr_19" [can.c:198]   --->   Operation 105 'store' 'store_ln198' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 106 [1/1] (7.30ns)   --->   "%orFrameID = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %clu_addr_addr" [can.c:150]   --->   Operation 106 'read' 'orFrameID' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i32 %orFrameID" [can.c:146]   --->   Operation 107 'trunc' 'trunc_ln146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 19" [can.c:153]   --->   Operation 108 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln158_1 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %orFrameID, i32 21, i32 31" [can.c:158]   --->   Operation 109 'partselect' 'trunc_ln158_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 20" [can.c:161]   --->   Operation 110 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln161_2 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %orFrameID, i32 1, i32 18" [can.c:161]   --->   Operation 111 'partselect' 'trunc_ln161_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [3/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 112 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i1 %tmp_2" [can.c:153]   --->   Operation 113 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%can_frame_addr = getelementptr i8 %can_frame, i64 0, i64 16" [can.c:153]   --->   Operation 114 'getelementptr' 'can_frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.67ns)   --->   "%store_ln153 = store i8 %zext_ln153, i7 %can_frame_addr" [can.c:153]   --->   Operation 115 'store' 'store_ln153' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i11 %trunc_ln158_1" [can.c:158]   --->   Operation 116 'zext' 'zext_ln158' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%can_frame_addr_1 = getelementptr i8 %can_frame, i64 0, i64 17" [can.c:158]   --->   Operation 117 'getelementptr' 'can_frame_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%FrameID = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i11.i18, i11 %trunc_ln158_1, i18 %trunc_ln161_2" [can.c:161]   --->   Operation 118 'bitconcatenate' 'FrameID' <Predicate = (tmp_2)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.17ns)   --->   "%select_ln158 = select i1 %tmp_2, i1 %trunc_ln146, i1 %tmp_3" [can.c:158]   --->   Operation 119 'select' 'select_ln158' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.35ns)   --->   "%FrameID_1 = select i1 %tmp_2, i29 %FrameID, i29 %zext_ln158" [can.c:154]   --->   Operation 120 'select' 'FrameID_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i1 %select_ln158" [can.c:158]   --->   Operation 121 'zext' 'zext_ln158_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.67ns)   --->   "%store_ln158 = store i8 %zext_ln158_1, i7 %can_frame_addr_1" [can.c:158]   --->   Operation 122 'store' 'store_ln158' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i29.i32.i32, i29 %FrameID_1, i32 24, i32 28" [can.c:165]   --->   Operation 123 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 16, i32 23" [can.c:166]   --->   Operation 124 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln23 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 8, i32 15" [can.c:167]   --->   Operation 125 'partselect' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i29 %FrameID_1" [can.c:168]   --->   Operation 126 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [2/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 127 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i5 %tmp_4" [can.c:165]   --->   Operation 128 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%can_frame_addr_3 = getelementptr i8 %can_frame, i64 0, i64 12" [can.c:165]   --->   Operation 129 'getelementptr' 'can_frame_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.67ns)   --->   "%store_ln165 = store i8 %zext_ln165, i7 %can_frame_addr_3" [can.c:165]   --->   Operation 130 'store' 'store_ln165' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%can_frame_addr_4 = getelementptr i8 %can_frame, i64 0, i64 13" [can.c:166]   --->   Operation 131 'getelementptr' 'can_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.67ns)   --->   "%store_ln166 = store i8 %trunc_ln, i7 %can_frame_addr_4" [can.c:166]   --->   Operation 132 'store' 'store_ln166' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 133 [1/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_5, i32 1" [can.c:173]   --->   Operation 133 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%can_frame_addr_5 = getelementptr i8 %can_frame, i64 0, i64 14" [can.c:167]   --->   Operation 134 'getelementptr' 'can_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.67ns)   --->   "%store_ln167 = store i8 %trunc_ln23, i7 %can_frame_addr_5" [can.c:167]   --->   Operation 135 'store' 'store_ln167' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%can_frame_addr_6 = getelementptr i8 %can_frame, i64 0, i64 15" [can.c:168]   --->   Operation 136 'getelementptr' 'can_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.67ns)   --->   "%store_ln168 = store i8 %trunc_ln168, i7 %can_frame_addr_6" [can.c:168]   --->   Operation 137 'store' 'store_ln168' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 138 [1/1] (7.30ns)   --->   "%frameDLC = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %clu_addr_addr_5" [can.c:173]   --->   Operation 138 'read' 'frameDLC' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %frameDLC, i32 27" [can.c:28]   --->   Operation 139 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.29>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%ddr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr"   --->   Operation 140 'read' 'ddr_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 10, void @empty, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clu_addr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_25, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %frameDLC, i32 28, i32 31" [can.c:178]   --->   Operation 143 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%Dlc_assign = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_6, i28 0" [can.c:178]   --->   Operation 144 'bitconcatenate' 'Dlc_assign' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%xor_ln28 = xor i1 %tmp_7, i1 1" [can.c:28]   --->   Operation 145 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.99ns)   --->   "%icmp_ln28 = icmp_ugt  i32 %frameDLC, i32 2415919103" [can.c:28]   --->   Operation 146 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %icmp_ln28, i1 %xor_ln28" [can.c:28]   --->   Operation 147 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, i32 2147483648, i32 %Dlc_assign" [can.c:28]   --->   Operation 148 'select' 'select_ln28' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.99ns)   --->   "%icmp_ln32 = icmp_eq  i32 %select_ln28, i32 268435456" [can.c:32]   --->   Operation 149 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%zext_ln32 = zext i1 %icmp_ln32" [can.c:32]   --->   Operation 150 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.99ns)   --->   "%icmp_ln32_1 = icmp_eq  i32 %select_ln28, i32 536870912" [can.c:32]   --->   Operation 151 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.99ns)   --->   "%icmp_ln32_2 = icmp_eq  i32 %select_ln28, i32 805306368" [can.c:32]   --->   Operation 152 'icmp' 'icmp_ln32_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%select_ln32 = select i1 %icmp_ln32_2, i2 3, i2 2" [can.c:32]   --->   Operation 153 'select' 'select_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%or_ln32 = or i1 %icmp_ln32_2, i1 %icmp_ln32_1" [can.c:32]   --->   Operation 154 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln32_1 = select i1 %or_ln32, i2 %select_ln32, i2 %zext_ln32" [can.c:32]   --->   Operation 155 'select' 'select_ln32_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%zext_ln32_1 = zext i2 %select_ln32_1" [can.c:32]   --->   Operation 156 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.99ns)   --->   "%icmp_ln32_3 = icmp_eq  i32 %select_ln28, i32 1073741824" [can.c:32]   --->   Operation 157 'icmp' 'icmp_ln32_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.99ns)   --->   "%icmp_ln32_4 = icmp_eq  i32 %select_ln28, i32 1342177280" [can.c:32]   --->   Operation 158 'icmp' 'icmp_ln32_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%select_ln32_2 = select i1 %icmp_ln32_4, i3 5, i3 4" [can.c:32]   --->   Operation 159 'select' 'select_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%or_ln32_1 = or i1 %icmp_ln32_4, i1 %icmp_ln32_3" [can.c:32]   --->   Operation 160 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln32_3 = select i1 %or_ln32_1, i3 %select_ln32_2, i3 %zext_ln32_1" [can.c:32]   --->   Operation 161 'select' 'select_ln32_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.99ns)   --->   "%icmp_ln32_5 = icmp_eq  i32 %select_ln28, i32 1610612736" [can.c:32]   --->   Operation 162 'icmp' 'icmp_ln32_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.99ns)   --->   "%icmp_ln32_6 = icmp_eq  i32 %select_ln28, i32 1879048192" [can.c:32]   --->   Operation 163 'icmp' 'icmp_ln32_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_5)   --->   "%select_ln32_4 = select i1 %icmp_ln32_6, i3 7, i3 6" [can.c:32]   --->   Operation 164 'select' 'select_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_5)   --->   "%or_ln32_2 = or i1 %icmp_ln32_6, i1 %icmp_ln32_5" [can.c:32]   --->   Operation 165 'or' 'or_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln32_5 = select i1 %or_ln32_2, i3 %select_ln32_4, i3 %select_ln32_3" [can.c:32]   --->   Operation 166 'select' 'select_ln32_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%zext_ln32_2 = zext i3 %select_ln32_5" [can.c:32]   --->   Operation 167 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.99ns)   --->   "%icmp_ln32_7 = icmp_eq  i32 %select_ln28, i32 2147483648" [can.c:32]   --->   Operation 168 'icmp' 'icmp_ln32_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.99ns)   --->   "%icmp_ln32_8 = icmp_eq  i32 %select_ln28, i32 2415919104" [can.c:32]   --->   Operation 169 'icmp' 'icmp_ln32_8' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%select_ln32_6 = select i1 %icmp_ln32_8, i4 12, i4 8" [can.c:32]   --->   Operation 170 'select' 'select_ln32_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%or_ln32_3 = or i1 %icmp_ln32_8, i1 %icmp_ln32_7" [can.c:32]   --->   Operation 171 'or' 'or_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln32_7 = select i1 %or_ln32_3, i4 %select_ln32_6, i4 %zext_ln32_2" [can.c:32]   --->   Operation 172 'select' 'select_ln32_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%zext_ln32_3 = zext i4 %select_ln32_7" [can.c:32]   --->   Operation 173 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.99ns)   --->   "%icmp_ln32_9 = icmp_eq  i32 %select_ln28, i32 2684354560" [can.c:32]   --->   Operation 174 'icmp' 'icmp_ln32_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.99ns)   --->   "%icmp_ln32_10 = icmp_eq  i32 %select_ln28, i32 2952790016" [can.c:32]   --->   Operation 175 'icmp' 'icmp_ln32_10' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%select_ln32_8 = select i1 %icmp_ln32_10, i5 20, i5 16" [can.c:32]   --->   Operation 176 'select' 'select_ln32_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%or_ln32_4 = or i1 %icmp_ln32_10, i1 %icmp_ln32_9" [can.c:32]   --->   Operation 177 'or' 'or_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln32_9 = select i1 %or_ln32_4, i5 %select_ln32_8, i5 %zext_ln32_3" [can.c:32]   --->   Operation 178 'select' 'select_ln32_9' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%zext_ln32_4 = zext i5 %select_ln32_9" [can.c:32]   --->   Operation 179 'zext' 'zext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.99ns)   --->   "%icmp_ln32_11 = icmp_eq  i32 %select_ln28, i32 3221225472" [can.c:32]   --->   Operation 180 'icmp' 'icmp_ln32_11' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.99ns)   --->   "%icmp_ln32_12 = icmp_eq  i32 %select_ln28, i32 3489660928" [can.c:32]   --->   Operation 181 'icmp' 'icmp_ln32_12' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%select_ln32_10 = select i1 %icmp_ln32_12, i6 32, i6 24" [can.c:32]   --->   Operation 182 'select' 'select_ln32_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%or_ln32_5 = or i1 %icmp_ln32_12, i1 %icmp_ln32_11" [can.c:32]   --->   Operation 183 'or' 'or_ln32_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln32_11 = select i1 %or_ln32_5, i6 %select_ln32_10, i6 %zext_ln32_4" [can.c:32]   --->   Operation 184 'select' 'select_ln32_11' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%zext_ln32_5 = zext i6 %select_ln32_11" [can.c:32]   --->   Operation 185 'zext' 'zext_ln32_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.99ns)   --->   "%icmp_ln32_13 = icmp_eq  i32 %select_ln28, i32 3758096384" [can.c:32]   --->   Operation 186 'icmp' 'icmp_ln32_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.99ns)   --->   "%icmp_ln32_14 = icmp_eq  i32 %select_ln28, i32 4026531840" [can.c:32]   --->   Operation 187 'icmp' 'icmp_ln32_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%empty = select i1 %icmp_ln32_14, i7 64, i7 48" [can.c:32]   --->   Operation 188 'select' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%empty_70 = or i1 %icmp_ln32_14, i1 %icmp_ln32_13" [can.c:32]   --->   Operation 189 'or' 'empty_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.36ns) (out node of the LUT)   --->   "%NofBytes = select i1 %empty_70, i7 %empty, i7 %zext_ln32_5" [can.c:196]   --->   Operation 190 'select' 'NofBytes' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i7 %NofBytes" [can.c:27]   --->   Operation 191 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i7 %NofBytes" [can.c:196]   --->   Operation 192 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.77ns)   --->   "%add_ln196 = add i7 %NofBytes, i7 8" [can.c:196]   --->   Operation 193 'add' 'add_ln196' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i7 %add_ln196" [can.c:196]   --->   Operation 194 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%can_frame_addr_18 = getelementptr i8 %can_frame, i64 0, i64 11" [can.c:196]   --->   Operation 195 'getelementptr' 'can_frame_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.67ns)   --->   "%store_ln196 = store i8 %zext_ln196_1, i7 %can_frame_addr_18" [can.c:196]   --->   Operation 196 'store' 'store_ln196' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%can_frame_addr_20 = getelementptr i8 %can_frame, i64 0, i64 19" [can.c:200]   --->   Operation 197 'getelementptr' 'can_frame_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.67ns)   --->   "%store_ln200 = store i8 %zext_ln196, i7 %can_frame_addr_20" [can.c:200]   --->   Operation 198 'store' 'store_ln200' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_13 : Operation 199 [1/1] (0.84ns)   --->   "%add115 = add i15 %add_ln150_2, i15 8456" [can.c:150]   --->   Operation 199 'add' 'add115' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.81ns)   --->   "%icmp_ln205 = icmp_eq  i7 %NofBytes, i7 0" [can.c:205]   --->   Operation 200 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %tmp_7, void %for.inc189.preheader, void %VITIS_LOOP_205_1" [can.c:202]   --->   Operation 201 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %for.body.lr.ph, void %for.end" [can.c:205]   --->   Operation 202 'br' 'br_ln205' <Predicate = (tmp_7)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.78ns)   --->   "%add_ln205 = add i6 %trunc_ln27, i6 63" [can.c:205]   --->   Operation 203 'add' 'add_ln205' <Predicate = (tmp_7 & !icmp_ln205)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln32 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln205, i32 2, i32 5" [can.c:205]   --->   Operation 204 'partselect' 'trunc_ln32' <Predicate = (tmp_7 & !icmp_ln205)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 4.11>
ST_14 : Operation 205 [2/2] (4.11ns)   --->   "%call_ln196 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2, i7 %NofBytes, i15 %add115, i64 %canbase_read, i32 %clu_addr, i8 %can_frame" [can.c:196]   --->   Operation 205 'call' 'call_ln196' <Predicate = true> <Delay = 4.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.08>
ST_15 : Operation 206 [1/2] (0.00ns)   --->   "%call_ln196 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2, i7 %NofBytes, i15 %add115, i64 %canbase_read, i32 %clu_addr, i8 %can_frame" [can.c:196]   --->   Operation 206 'call' 'call_ln196' <Predicate = (!tmp_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end192"   --->   Operation 207 'br' 'br_ln0' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_15 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln205 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1, i5 %add_ln205_1, i15 %add115, i64 %canbase_read, i32 %clu_addr, i8 %can_frame" [can.c:205]   --->   Operation 208 'call' 'call_ln205' <Predicate = (tmp_7 & !icmp_ln205)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end"   --->   Operation 209 'br' 'br_ln0' <Predicate = (tmp_7 & !icmp_ln205)> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln216 = br void %if.end192" [can.c:216]   --->   Operation 210 'br' 'br_ln216' <Predicate = (tmp_7)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%internal_can_counter_load = load i32 %internal_can_counter" [can.c:230]   --->   Operation 211 'load' 'internal_can_counter_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (1.01ns)   --->   "%add_ln230 = add i32 %internal_can_counter_load, i32 1" [can.c:230]   --->   Operation 212 'add' 'add_ln230' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln230 = store i32 %add_ln230, i32 %internal_can_counter" [can.c:230]   --->   Operation 213 'store' 'store_ln230' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%write_ln231 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_can, i32 %add_ln230" [can.c:231]   --->   Operation 214 'write' 'write_ln231' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (1.08ns)   --->   "%add_ln233 = add i64 %canbase_read, i64 232" [can.c:233]   --->   Operation 215 'add' 'add_ln233' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln33 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln233, i32 2, i32 63" [can.c:233]   --->   Operation 216 'partselect' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln233 = sext i62 %trunc_ln33" [can.c:233]   --->   Operation 217 'sext' 'sext_ln233' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%clu_addr_addr_6 = getelementptr i32 %clu_addr, i64 %sext_ln233" [can.c:233]   --->   Operation 218 'getelementptr' 'clu_addr_addr_6' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 2.72>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i4 %trunc_ln32" [can.c:205]   --->   Operation 219 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.79ns)   --->   "%add_ln205_1 = add i5 %zext_ln205, i5 1" [can.c:205]   --->   Operation 220 'add' 'add_ln205_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [2/2] (1.92ns)   --->   "%call_ln205 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1, i5 %add_ln205_1, i15 %add115, i64 %canbase_read, i32 %clu_addr, i8 %can_frame" [can.c:205]   --->   Operation 221 'call' 'call_ln205' <Predicate = true> <Delay = 1.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 222 [2/2] (7.30ns)   --->   "%call_ln232 = call void @write_ddr.1, i8 %ps_ddr, i64 %ddr_read, i8 %can_frame, i16 %dropped_can_counter" [can.c:232]   --->   Operation 222 'call' 'call_ln232' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 223 [7/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 223 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln232 = call void @write_ddr.1, i8 %ps_ddr, i64 %ddr_read, i8 %can_frame, i16 %dropped_can_counter" [can.c:232]   --->   Operation 224 'call' 'call_ln232' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 225 [6/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 225 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 226 [5/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 226 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 7.30>
ST_20 : Operation 227 [4/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 227 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 7.30>
ST_21 : Operation 228 [3/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 228 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 7.30>
ST_22 : Operation 229 [2/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 229 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 7.30>
ST_23 : Operation 230 [1/7] (7.30ns)   --->   "%clu_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr_6, i32 1" [can.c:233]   --->   Operation 230 'readreq' 'clu_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 22> <Delay = 7.30>
ST_24 : Operation 231 [1/1] (7.30ns)   --->   "%clu_addr_addr_6_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %clu_addr_addr_6" [can.c:233]   --->   Operation 231 'read' 'clu_addr_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 23> <Delay = 7.30>
ST_25 : Operation 232 [1/1] (7.30ns)   --->   "%clu_addr_addr_9_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %clu_addr_addr_6, i32 1" [can.c:235]   --->   Operation 232 'writereq' 'clu_addr_addr_9_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 24> <Delay = 7.30>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln234 = or i32 %clu_addr_addr_6_read, i32 128" [can.c:234]   --->   Operation 233 'or' 'or_ln234' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 234 [1/1] (7.30ns)   --->   "%write_ln235 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i64 %clu_addr_addr_6, i32 %or_ln234, i4 15" [can.c:235]   --->   Operation 234 'write' 'write_ln235' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 25> <Delay = 7.30>
ST_27 : Operation 235 [5/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_6" [can.c:235]   --->   Operation 235 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 26> <Delay = 7.30>
ST_28 : Operation 236 [4/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_6" [can.c:235]   --->   Operation 236 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 27> <Delay = 7.30>
ST_29 : Operation 237 [3/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_6" [can.c:235]   --->   Operation 237 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 28> <Delay = 7.30>
ST_30 : Operation 238 [2/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_6" [can.c:235]   --->   Operation 238 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 29> <Delay = 7.30>
ST_31 : Operation 239 [1/5] (7.30ns)   --->   "%clu_addr_addr_9_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %clu_addr_addr_6" [can.c:235]   --->   Operation 239 'writeresp' 'clu_addr_addr_9_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 240 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 240 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clu_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ canbase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ps_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ readIndex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timestamp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ received_can]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ internal_can_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dropped_can_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
readIndex_read            (read          ) [ 00000000000000000000000000000000]
canbase_read              (read          ) [ 00111111111111111000000000000000]
can_frame                 (alloca        ) [ 00111111111111111110000000000000]
shl_ln                    (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln150                (zext          ) [ 00000000000000000000000000000000]
shl_ln150_1               (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln150_1              (zext          ) [ 00000000000000000000000000000000]
add_ln150_2               (add           ) [ 00111111111111000000000000000000]
add_ln150                 (add           ) [ 00000000000000000000000000000000]
tmp                       (partselect    ) [ 00000000000000000000000000000000]
shl_ln150_2               (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln150_2              (zext          ) [ 00000000000000000000000000000000]
add_ln150_1               (add           ) [ 00000000000000000000000000000000]
trunc_ln150_1             (partselect    ) [ 00000000000000000000000000000000]
sext_ln150                (sext          ) [ 00000000000000000000000000000000]
clu_addr_addr             (getelementptr ) [ 00111111110000000000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000000]
timestamp_read            (read          ) [ 00000000000000000000000000000000]
trunc_ln24                (partselect    ) [ 00000000000000000000000000000000]
can_frame_addr_7          (getelementptr ) [ 00000000000000000000000000000000]
store_ln185               (store         ) [ 00000000000000000000000000000000]
trunc_ln25                (partselect    ) [ 00000000000000000000000000000000]
can_frame_addr_8          (getelementptr ) [ 00000000000000000000000000000000]
store_ln186               (store         ) [ 00000000000000000000000000000000]
trunc_ln26                (partselect    ) [ 00001000000000000000000000000000]
trunc_ln28                (partselect    ) [ 00001000000000000000000000000000]
trunc_ln29                (partselect    ) [ 00001100000000000000000000000000]
trunc_ln30                (partselect    ) [ 00001100000000000000000000000000]
trunc_ln31                (partselect    ) [ 00001110000000000000000000000000]
trunc_ln192               (trunc         ) [ 00001110000000000000000000000000]
add_ln173                 (add           ) [ 00000000000000000000000000000000]
tmp_5                     (partselect    ) [ 00000000000000000000000000000000]
shl_ln1                   (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln173                (zext          ) [ 00000000000000000000000000000000]
add_ln173_1               (add           ) [ 00000000000000000000000000000000]
trunc_ln173_1             (partselect    ) [ 00000000000000000000000000000000]
sext_ln173                (sext          ) [ 00000000000000000000000000000000]
clu_addr_addr_5           (getelementptr ) [ 00000111111110000000000000000000]
can_frame_addr_9          (getelementptr ) [ 00000000000000000000000000000000]
store_ln187               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_10         (getelementptr ) [ 00000000000000000000000000000000]
store_ln188               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_11         (getelementptr ) [ 00000000000000000000000000000000]
store_ln189               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_12         (getelementptr ) [ 00000000000000000000000000000000]
store_ln190               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_13         (getelementptr ) [ 00000000000000000000000000000000]
store_ln191               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_14         (getelementptr ) [ 00000000000000000000000000000000]
store_ln192               (store         ) [ 00000000000000000000000000000000]
EN_read                   (read          ) [ 00000000000000000000000000000000]
zext_ln179                (zext          ) [ 00000000000000000000000000000000]
id_can                    (add           ) [ 00000000000000000000000000000000]
zext_ln179_1              (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_15         (getelementptr ) [ 00000000000000000000000000000000]
store_ln193               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_16         (getelementptr ) [ 00000000000000000000000000000000]
store_ln194               (store         ) [ 00000000000000000000000000000000]
orFrameID_req             (readreq       ) [ 00000000000000000000000000000000]
can_frame_addr_17         (getelementptr ) [ 00000000000000000000000000000000]
store_ln195               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_19         (getelementptr ) [ 00000000000000000000000000000000]
store_ln198               (store         ) [ 00000000000000000000000000000000]
orFrameID                 (read          ) [ 00000000000000000000000000000000]
trunc_ln146               (trunc         ) [ 00000000001000000000000000000000]
tmp_2                     (bitselect     ) [ 00000000001000000000000000000000]
trunc_ln158_1             (partselect    ) [ 00000000001000000000000000000000]
tmp_3                     (bitselect     ) [ 00000000001000000000000000000000]
trunc_ln161_2             (partselect    ) [ 00000000001000000000000000000000]
zext_ln153                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr            (getelementptr ) [ 00000000000000000000000000000000]
store_ln153               (store         ) [ 00000000000000000000000000000000]
zext_ln158                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_1          (getelementptr ) [ 00000000000000000000000000000000]
FrameID                   (bitconcatenate) [ 00000000000000000000000000000000]
select_ln158              (select        ) [ 00000000000000000000000000000000]
FrameID_1                 (select        ) [ 00000000000000000000000000000000]
zext_ln158_1              (zext          ) [ 00000000000000000000000000000000]
store_ln158               (store         ) [ 00000000000000000000000000000000]
tmp_4                     (partselect    ) [ 00000000000100000000000000000000]
trunc_ln                  (partselect    ) [ 00000000000100000000000000000000]
trunc_ln23                (partselect    ) [ 00000000000110000000000000000000]
trunc_ln168               (trunc         ) [ 00000000000110000000000000000000]
zext_ln165                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_3          (getelementptr ) [ 00000000000000000000000000000000]
store_ln165               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_4          (getelementptr ) [ 00000000000000000000000000000000]
store_ln166               (store         ) [ 00000000000000000000000000000000]
frameDLC_req              (readreq       ) [ 00000000000000000000000000000000]
can_frame_addr_5          (getelementptr ) [ 00000000000000000000000000000000]
store_ln167               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_6          (getelementptr ) [ 00000000000000000000000000000000]
store_ln168               (store         ) [ 00000000000000000000000000000000]
frameDLC                  (read          ) [ 00000000000001000000000000000000]
tmp_7                     (bitselect     ) [ 00000000000001111000000000000000]
ddr_read                  (read          ) [ 00000000000000111110000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000000]
tmp_6                     (partselect    ) [ 00000000000000000000000000000000]
Dlc_assign                (bitconcatenate) [ 00000000000000000000000000000000]
xor_ln28                  (xor           ) [ 00000000000000000000000000000000]
icmp_ln28                 (icmp          ) [ 00000000000000000000000000000000]
and_ln28                  (and           ) [ 00000000000000000000000000000000]
select_ln28               (select        ) [ 00000000000000000000000000000000]
icmp_ln32                 (icmp          ) [ 00000000000000000000000000000000]
zext_ln32                 (zext          ) [ 00000000000000000000000000000000]
icmp_ln32_1               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_2               (icmp          ) [ 00000000000000000000000000000000]
select_ln32               (select        ) [ 00000000000000000000000000000000]
or_ln32                   (or            ) [ 00000000000000000000000000000000]
select_ln32_1             (select        ) [ 00000000000000000000000000000000]
zext_ln32_1               (zext          ) [ 00000000000000000000000000000000]
icmp_ln32_3               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_4               (icmp          ) [ 00000000000000000000000000000000]
select_ln32_2             (select        ) [ 00000000000000000000000000000000]
or_ln32_1                 (or            ) [ 00000000000000000000000000000000]
select_ln32_3             (select        ) [ 00000000000000000000000000000000]
icmp_ln32_5               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_6               (icmp          ) [ 00000000000000000000000000000000]
select_ln32_4             (select        ) [ 00000000000000000000000000000000]
or_ln32_2                 (or            ) [ 00000000000000000000000000000000]
select_ln32_5             (select        ) [ 00000000000000000000000000000000]
zext_ln32_2               (zext          ) [ 00000000000000000000000000000000]
icmp_ln32_7               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_8               (icmp          ) [ 00000000000000000000000000000000]
select_ln32_6             (select        ) [ 00000000000000000000000000000000]
or_ln32_3                 (or            ) [ 00000000000000000000000000000000]
select_ln32_7             (select        ) [ 00000000000000000000000000000000]
zext_ln32_3               (zext          ) [ 00000000000000000000000000000000]
icmp_ln32_9               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_10              (icmp          ) [ 00000000000000000000000000000000]
select_ln32_8             (select        ) [ 00000000000000000000000000000000]
or_ln32_4                 (or            ) [ 00000000000000000000000000000000]
select_ln32_9             (select        ) [ 00000000000000000000000000000000]
zext_ln32_4               (zext          ) [ 00000000000000000000000000000000]
icmp_ln32_11              (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_12              (icmp          ) [ 00000000000000000000000000000000]
select_ln32_10            (select        ) [ 00000000000000000000000000000000]
or_ln32_5                 (or            ) [ 00000000000000000000000000000000]
select_ln32_11            (select        ) [ 00000000000000000000000000000000]
zext_ln32_5               (zext          ) [ 00000000000000000000000000000000]
icmp_ln32_13              (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_14              (icmp          ) [ 00000000000000000000000000000000]
empty                     (select        ) [ 00000000000000000000000000000000]
empty_70                  (or            ) [ 00000000000000000000000000000000]
NofBytes                  (select        ) [ 00000000000000111000000000000000]
trunc_ln27                (trunc         ) [ 00000000000000000000000000000000]
zext_ln196                (zext          ) [ 00000000000000000000000000000000]
add_ln196                 (add           ) [ 00000000000000000000000000000000]
zext_ln196_1              (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_18         (getelementptr ) [ 00000000000000000000000000000000]
store_ln196               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_20         (getelementptr ) [ 00000000000000000000000000000000]
store_ln200               (store         ) [ 00000000000000000000000000000000]
add115                    (add           ) [ 00000000000000111000000000000000]
icmp_ln205                (icmp          ) [ 00000000000001111000000000000000]
br_ln202                  (br            ) [ 00000000000000000000000000000000]
br_ln205                  (br            ) [ 00000000000000000000000000000000]
add_ln205                 (add           ) [ 00000000000000000000000000000000]
trunc_ln32                (partselect    ) [ 00000000000000001000000000000000]
call_ln196                (call          ) [ 00000000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000000]
call_ln205                (call          ) [ 00000000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000000]
br_ln216                  (br            ) [ 00000000000000000000000000000000]
internal_can_counter_load (load          ) [ 00000000000000000000000000000000]
add_ln230                 (add           ) [ 00000000000000000000000000000000]
store_ln230               (store         ) [ 00000000000000000000000000000000]
write_ln231               (write         ) [ 00000000000000000000000000000000]
add_ln233                 (add           ) [ 00000000000000000000000000000000]
trunc_ln33                (partselect    ) [ 00000000000000000000000000000000]
sext_ln233                (sext          ) [ 00000000000000000000000000000000]
clu_addr_addr_6           (getelementptr ) [ 00000000000000000111111111111111]
zext_ln205                (zext          ) [ 00000000000000000000000000000000]
add_ln205_1               (add           ) [ 00000000000000010000000000000000]
call_ln232                (call          ) [ 00000000000000000000000000000000]
clu_addr_load_req         (readreq       ) [ 00000000000000000000000000000000]
clu_addr_addr_6_read      (read          ) [ 00000000000000000000000001100000]
clu_addr_addr_9_req       (writereq      ) [ 00000000000000000000000000000000]
or_ln234                  (or            ) [ 00000000000000000000000000000000]
write_ln235               (write         ) [ 00000000000000000000000000000000]
clu_addr_addr_9_resp      (writeresp     ) [ 00000000000000000000000000000000]
ret_ln0                   (ret           ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clu_addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clu_addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="canbase">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canbase"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ps_ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="readIndex">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readIndex"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="EN">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="timestamp">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="received_can">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_can"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="internal_can_counter">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_can_counter"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dropped_can_counter">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_can_counter"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i11.i18"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i4.i28"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_ddr.1"/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="278" class="1004" name="can_frame_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="can_frame/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="readIndex_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="readIndex_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="canbase_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="canbase_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_readreq_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="1"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="orFrameID_req/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="timestamp_read_read_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="0"/>
<pin id="304" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timestamp_read/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_readreq_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="1"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="frameDLC_req/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="EN_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EN_read/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="orFrameID_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="8"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orFrameID/9 "/>
</bind>
</comp>

<comp id="325" class="1004" name="frameDLC_read_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="8"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frameDLC/12 "/>
</bind>
</comp>

<comp id="330" class="1004" name="ddr_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_read/13 "/>
</bind>
</comp>

<comp id="336" class="1004" name="write_ln231_write_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln231/15 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_writeresp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="clu_addr_load_req/17 clu_addr_addr_9_req/25 clu_addr_addr_9_resp/27 "/>
</bind>
</comp>

<comp id="350" class="1004" name="clu_addr_addr_6_read_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="8"/>
<pin id="353" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="clu_addr_addr_6_read/24 "/>
</bind>
</comp>

<comp id="356" class="1004" name="write_ln235_write_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="10"/>
<pin id="359" dir="0" index="2" bw="32" slack="0"/>
<pin id="360" dir="0" index="3" bw="1" slack="0"/>
<pin id="361" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln235/26 "/>
</bind>
</comp>

<comp id="365" class="1004" name="can_frame_addr_7_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_7/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="0" index="2" bw="0" slack="0"/>
<pin id="377" dir="0" index="4" bw="7" slack="0"/>
<pin id="378" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="379" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="380" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/3 store_ln186/3 store_ln187/4 store_ln188/4 store_ln189/5 store_ln190/5 store_ln191/6 store_ln192/6 store_ln193/7 store_ln194/7 store_ln195/8 store_ln198/8 store_ln153/10 store_ln158/10 store_ln165/11 store_ln166/11 store_ln167/12 store_ln168/12 store_ln196/13 store_ln200/13 "/>
</bind>
</comp>

<comp id="382" class="1004" name="can_frame_addr_8_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_8/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="can_frame_addr_9_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="3" slack="0"/>
<pin id="394" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_9/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="can_frame_addr_10_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="3" slack="0"/>
<pin id="402" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_10/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="can_frame_addr_11_gep_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="0" index="2" bw="4" slack="0"/>
<pin id="410" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_11/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="can_frame_addr_12_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="4" slack="0"/>
<pin id="418" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_12/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="can_frame_addr_13_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_13/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="can_frame_addr_14_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="4" slack="0"/>
<pin id="434" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_14/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="can_frame_addr_15_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_15/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="can_frame_addr_16_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_16/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="can_frame_addr_17_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="5" slack="0"/>
<pin id="459" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_17/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="can_frame_addr_19_gep_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="6" slack="0"/>
<pin id="468" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_19/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="can_frame_addr_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="6" slack="0"/>
<pin id="477" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr/10 "/>
</bind>
</comp>

<comp id="481" class="1004" name="can_frame_addr_1_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_1/10 "/>
</bind>
</comp>

<comp id="489" class="1004" name="can_frame_addr_3_gep_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="5" slack="0"/>
<pin id="493" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_3/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="can_frame_addr_4_gep_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="5" slack="0"/>
<pin id="501" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_4/11 "/>
</bind>
</comp>

<comp id="505" class="1004" name="can_frame_addr_5_gep_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="5" slack="0"/>
<pin id="509" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_5/12 "/>
</bind>
</comp>

<comp id="513" class="1004" name="can_frame_addr_6_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="5" slack="0"/>
<pin id="517" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_6/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="can_frame_addr_18_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="5" slack="0"/>
<pin id="525" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_18/13 "/>
</bind>
</comp>

<comp id="529" class="1004" name="can_frame_addr_20_gep_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="0" index="2" bw="6" slack="0"/>
<pin id="533" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_20/13 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_recvFrame_logic_1_Pipeline_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="0" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="0" slack="0"/>
<pin id="545" dir="0" index="1" bw="7" slack="1"/>
<pin id="546" dir="0" index="2" bw="15" slack="1"/>
<pin id="547" dir="0" index="3" bw="64" slack="13"/>
<pin id="548" dir="0" index="4" bw="32" slack="0"/>
<pin id="549" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="550" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln196/14 "/>
</bind>
</comp>

<comp id="553" class="1004" name="grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="0" slack="0"/>
<pin id="555" dir="0" index="1" bw="5" slack="0"/>
<pin id="556" dir="0" index="2" bw="15" slack="1"/>
<pin id="557" dir="0" index="3" bw="64" slack="13"/>
<pin id="558" dir="0" index="4" bw="32" slack="0"/>
<pin id="559" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="560" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln205/16 "/>
</bind>
</comp>

<comp id="563" class="1004" name="grp_write_ddr_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="0" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="0" index="2" bw="64" slack="3"/>
<pin id="567" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="568" dir="0" index="4" bw="16" slack="0"/>
<pin id="569" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln232/17 "/>
</bind>
</comp>

<comp id="573" class="1004" name="shl_ln_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="14" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="0" index="2" bw="1" slack="0"/>
<pin id="577" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln150_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="14" slack="0"/>
<pin id="583" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="shl_ln150_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="11" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln150_1/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln150_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="11" slack="0"/>
<pin id="595" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_1/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln150_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="14" slack="0"/>
<pin id="599" dir="0" index="1" bw="11" slack="0"/>
<pin id="600" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150_2/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln150_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="15" slack="0"/>
<pin id="605" dir="0" index="1" bw="15" slack="0"/>
<pin id="606" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="13" slack="0"/>
<pin id="611" dir="0" index="1" bw="15" slack="0"/>
<pin id="612" dir="0" index="2" bw="3" slack="0"/>
<pin id="613" dir="0" index="3" bw="5" slack="0"/>
<pin id="614" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="shl_ln150_2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="15" slack="0"/>
<pin id="621" dir="0" index="1" bw="13" slack="0"/>
<pin id="622" dir="0" index="2" bw="1" slack="0"/>
<pin id="623" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln150_2/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln150_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="15" slack="0"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_2/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln150_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="15" slack="0"/>
<pin id="633" dir="0" index="1" bw="64" slack="0"/>
<pin id="634" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150_1/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln150_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="62" slack="0"/>
<pin id="639" dir="0" index="1" bw="64" slack="0"/>
<pin id="640" dir="0" index="2" bw="3" slack="0"/>
<pin id="641" dir="0" index="3" bw="7" slack="0"/>
<pin id="642" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln150_1/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sext_ln150_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="62" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln150/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="clu_addr_addr_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="0"/>
<pin id="653" dir="0" index="1" bw="64" slack="0"/>
<pin id="654" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln24_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="64" slack="0"/>
<pin id="660" dir="0" index="2" bw="7" slack="0"/>
<pin id="661" dir="0" index="3" bw="7" slack="0"/>
<pin id="662" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln25_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="0" index="1" bw="64" slack="0"/>
<pin id="671" dir="0" index="2" bw="7" slack="0"/>
<pin id="672" dir="0" index="3" bw="7" slack="0"/>
<pin id="673" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln25/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln26_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="0" index="1" bw="64" slack="0"/>
<pin id="682" dir="0" index="2" bw="7" slack="0"/>
<pin id="683" dir="0" index="3" bw="7" slack="0"/>
<pin id="684" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="trunc_ln28_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="0"/>
<pin id="692" dir="0" index="2" bw="7" slack="0"/>
<pin id="693" dir="0" index="3" bw="7" slack="0"/>
<pin id="694" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="trunc_ln29_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="0" index="1" bw="64" slack="0"/>
<pin id="702" dir="0" index="2" bw="6" slack="0"/>
<pin id="703" dir="0" index="3" bw="6" slack="0"/>
<pin id="704" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln29/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="trunc_ln30_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="0" index="1" bw="64" slack="0"/>
<pin id="712" dir="0" index="2" bw="6" slack="0"/>
<pin id="713" dir="0" index="3" bw="6" slack="0"/>
<pin id="714" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="trunc_ln31_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="64" slack="0"/>
<pin id="722" dir="0" index="2" bw="5" slack="0"/>
<pin id="723" dir="0" index="3" bw="5" slack="0"/>
<pin id="724" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln31/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="trunc_ln192_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="0"/>
<pin id="731" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln192/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln173_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="15" slack="3"/>
<pin id="735" dir="0" index="1" bw="15" slack="0"/>
<pin id="736" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_5_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="13" slack="0"/>
<pin id="740" dir="0" index="1" bw="15" slack="0"/>
<pin id="741" dir="0" index="2" bw="3" slack="0"/>
<pin id="742" dir="0" index="3" bw="5" slack="0"/>
<pin id="743" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="shl_ln1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="15" slack="0"/>
<pin id="750" dir="0" index="1" bw="13" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln173_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="15" slack="0"/>
<pin id="758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="add_ln173_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="15" slack="0"/>
<pin id="762" dir="0" index="1" bw="64" slack="3"/>
<pin id="763" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_1/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="trunc_ln173_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="62" slack="0"/>
<pin id="767" dir="0" index="1" bw="64" slack="0"/>
<pin id="768" dir="0" index="2" bw="3" slack="0"/>
<pin id="769" dir="0" index="3" bw="7" slack="0"/>
<pin id="770" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln173_1/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln173_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="62" slack="0"/>
<pin id="777" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="clu_addr_addr_5_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="64" slack="0"/>
<pin id="781" dir="0" index="1" bw="64" slack="0"/>
<pin id="782" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr_5/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln179_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="4" slack="0"/>
<pin id="787" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/7 "/>
</bind>
</comp>

<comp id="789" class="1004" name="id_can_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="4" slack="0"/>
<pin id="791" dir="0" index="1" bw="5" slack="0"/>
<pin id="792" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="id_can/7 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln179_1_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="5" slack="0"/>
<pin id="797" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/7 "/>
</bind>
</comp>

<comp id="800" class="1004" name="trunc_ln146_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln146/9 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="0" index="2" bw="6" slack="0"/>
<pin id="808" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="812" class="1004" name="trunc_ln158_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="11" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="0" index="2" bw="6" slack="0"/>
<pin id="816" dir="0" index="3" bw="6" slack="0"/>
<pin id="817" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln158_1/9 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_3_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="32" slack="0"/>
<pin id="825" dir="0" index="2" bw="6" slack="0"/>
<pin id="826" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="trunc_ln161_2_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="18" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="0"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="0" index="3" bw="6" slack="0"/>
<pin id="835" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln161_2/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln153_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln158_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="11" slack="1"/>
<pin id="846" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="FrameID_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="29" slack="0"/>
<pin id="849" dir="0" index="1" bw="11" slack="1"/>
<pin id="850" dir="0" index="2" bw="18" slack="1"/>
<pin id="851" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="FrameID/10 "/>
</bind>
</comp>

<comp id="853" class="1004" name="select_ln158_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="0" index="1" bw="1" slack="1"/>
<pin id="856" dir="0" index="2" bw="1" slack="1"/>
<pin id="857" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln158/10 "/>
</bind>
</comp>

<comp id="858" class="1004" name="FrameID_1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="0" index="1" bw="29" slack="0"/>
<pin id="861" dir="0" index="2" bw="29" slack="0"/>
<pin id="862" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="FrameID_1/10 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln158_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_1/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_4_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="0"/>
<pin id="872" dir="0" index="1" bw="29" slack="0"/>
<pin id="873" dir="0" index="2" bw="6" slack="0"/>
<pin id="874" dir="0" index="3" bw="6" slack="0"/>
<pin id="875" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="880" class="1004" name="trunc_ln_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="0" index="1" bw="29" slack="0"/>
<pin id="883" dir="0" index="2" bw="6" slack="0"/>
<pin id="884" dir="0" index="3" bw="6" slack="0"/>
<pin id="885" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="890" class="1004" name="trunc_ln23_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="29" slack="0"/>
<pin id="893" dir="0" index="2" bw="5" slack="0"/>
<pin id="894" dir="0" index="3" bw="5" slack="0"/>
<pin id="895" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23/10 "/>
</bind>
</comp>

<comp id="900" class="1004" name="trunc_ln168_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="29" slack="0"/>
<pin id="902" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/10 "/>
</bind>
</comp>

<comp id="904" class="1004" name="zext_ln165_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="5" slack="1"/>
<pin id="906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/11 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_7_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="32" slack="0"/>
<pin id="911" dir="0" index="2" bw="6" slack="0"/>
<pin id="912" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_6_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="1"/>
<pin id="919" dir="0" index="2" bw="6" slack="0"/>
<pin id="920" dir="0" index="3" bw="6" slack="0"/>
<pin id="921" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="925" class="1004" name="Dlc_assign_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="0" index="1" bw="4" slack="0"/>
<pin id="928" dir="0" index="2" bw="1" slack="0"/>
<pin id="929" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Dlc_assign/13 "/>
</bind>
</comp>

<comp id="933" class="1004" name="xor_ln28_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="1"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/13 "/>
</bind>
</comp>

<comp id="938" class="1004" name="icmp_ln28_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="0" index="1" bw="32" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/13 "/>
</bind>
</comp>

<comp id="943" class="1004" name="and_ln28_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/13 "/>
</bind>
</comp>

<comp id="949" class="1004" name="select_ln28_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="1" slack="0"/>
<pin id="951" dir="0" index="1" bw="32" slack="0"/>
<pin id="952" dir="0" index="2" bw="32" slack="0"/>
<pin id="953" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/13 "/>
</bind>
</comp>

<comp id="957" class="1004" name="icmp_ln32_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/13 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln32_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/13 "/>
</bind>
</comp>

<comp id="967" class="1004" name="icmp_ln32_1_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="0" index="1" bw="32" slack="0"/>
<pin id="970" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/13 "/>
</bind>
</comp>

<comp id="973" class="1004" name="icmp_ln32_2_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="0"/>
<pin id="975" dir="0" index="1" bw="32" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_2/13 "/>
</bind>
</comp>

<comp id="979" class="1004" name="select_ln32_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="0"/>
<pin id="981" dir="0" index="1" bw="2" slack="0"/>
<pin id="982" dir="0" index="2" bw="2" slack="0"/>
<pin id="983" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/13 "/>
</bind>
</comp>

<comp id="987" class="1004" name="or_ln32_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/13 "/>
</bind>
</comp>

<comp id="993" class="1004" name="select_ln32_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="2" slack="0"/>
<pin id="996" dir="0" index="2" bw="2" slack="0"/>
<pin id="997" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/13 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="zext_ln32_1_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="2" slack="0"/>
<pin id="1003" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/13 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="icmp_ln32_3_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="0"/>
<pin id="1007" dir="0" index="1" bw="32" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_3/13 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="icmp_ln32_4_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="0"/>
<pin id="1013" dir="0" index="1" bw="32" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_4/13 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="select_ln32_2_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="3" slack="0"/>
<pin id="1020" dir="0" index="2" bw="3" slack="0"/>
<pin id="1021" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/13 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="or_ln32_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_1/13 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="select_ln32_3_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="3" slack="0"/>
<pin id="1034" dir="0" index="2" bw="3" slack="0"/>
<pin id="1035" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/13 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="icmp_ln32_5_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="0"/>
<pin id="1041" dir="0" index="1" bw="32" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_5/13 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="icmp_ln32_6_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="0"/>
<pin id="1047" dir="0" index="1" bw="32" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_6/13 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="select_ln32_4_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="3" slack="0"/>
<pin id="1054" dir="0" index="2" bw="3" slack="0"/>
<pin id="1055" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_4/13 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="or_ln32_2_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_2/13 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="select_ln32_5_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="3" slack="0"/>
<pin id="1068" dir="0" index="2" bw="3" slack="0"/>
<pin id="1069" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_5/13 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="zext_ln32_2_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="3" slack="0"/>
<pin id="1075" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/13 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="icmp_ln32_7_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="0"/>
<pin id="1079" dir="0" index="1" bw="32" slack="0"/>
<pin id="1080" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_7/13 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="icmp_ln32_8_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="0"/>
<pin id="1085" dir="0" index="1" bw="32" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_8/13 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="select_ln32_6_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="0"/>
<pin id="1091" dir="0" index="1" bw="4" slack="0"/>
<pin id="1092" dir="0" index="2" bw="4" slack="0"/>
<pin id="1093" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_6/13 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="or_ln32_3_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_3/13 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="select_ln32_7_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="4" slack="0"/>
<pin id="1106" dir="0" index="2" bw="4" slack="0"/>
<pin id="1107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_7/13 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="zext_ln32_3_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="4" slack="0"/>
<pin id="1113" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/13 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="icmp_ln32_9_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="0"/>
<pin id="1117" dir="0" index="1" bw="32" slack="0"/>
<pin id="1118" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_9/13 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="icmp_ln32_10_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="0" index="1" bw="32" slack="0"/>
<pin id="1124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_10/13 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="select_ln32_8_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="5" slack="0"/>
<pin id="1130" dir="0" index="2" bw="5" slack="0"/>
<pin id="1131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_8/13 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="or_ln32_4_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_4/13 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="select_ln32_9_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="5" slack="0"/>
<pin id="1144" dir="0" index="2" bw="5" slack="0"/>
<pin id="1145" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_9/13 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="zext_ln32_4_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="5" slack="0"/>
<pin id="1151" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_4/13 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="icmp_ln32_11_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="0"/>
<pin id="1155" dir="0" index="1" bw="32" slack="0"/>
<pin id="1156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_11/13 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="icmp_ln32_12_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="0"/>
<pin id="1161" dir="0" index="1" bw="32" slack="0"/>
<pin id="1162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_12/13 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="select_ln32_10_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="6" slack="0"/>
<pin id="1168" dir="0" index="2" bw="6" slack="0"/>
<pin id="1169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_10/13 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="or_ln32_5_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="0"/>
<pin id="1175" dir="0" index="1" bw="1" slack="0"/>
<pin id="1176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_5/13 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="select_ln32_11_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="0"/>
<pin id="1181" dir="0" index="1" bw="6" slack="0"/>
<pin id="1182" dir="0" index="2" bw="6" slack="0"/>
<pin id="1183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_11/13 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="zext_ln32_5_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="6" slack="0"/>
<pin id="1189" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_5/13 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="icmp_ln32_13_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="0"/>
<pin id="1193" dir="0" index="1" bw="32" slack="0"/>
<pin id="1194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_13/13 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="icmp_ln32_14_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="0"/>
<pin id="1199" dir="0" index="1" bw="32" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_14/13 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="empty_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="0"/>
<pin id="1205" dir="0" index="1" bw="7" slack="0"/>
<pin id="1206" dir="0" index="2" bw="7" slack="0"/>
<pin id="1207" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="empty_70_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="0"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_70/13 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="NofBytes_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="7" slack="0"/>
<pin id="1220" dir="0" index="2" bw="7" slack="0"/>
<pin id="1221" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NofBytes/13 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="trunc_ln27_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="7" slack="0"/>
<pin id="1227" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/13 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="zext_ln196_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="7" slack="0"/>
<pin id="1231" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/13 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="add_ln196_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="7" slack="0"/>
<pin id="1236" dir="0" index="1" bw="5" slack="0"/>
<pin id="1237" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196/13 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="zext_ln196_1_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="7" slack="0"/>
<pin id="1242" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196_1/13 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="add115_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="15" slack="12"/>
<pin id="1247" dir="0" index="1" bw="15" slack="0"/>
<pin id="1248" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add115/13 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="icmp_ln205_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="7" slack="0"/>
<pin id="1252" dir="0" index="1" bw="7" slack="0"/>
<pin id="1253" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205/13 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="add_ln205_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="6" slack="0"/>
<pin id="1258" dir="0" index="1" bw="1" slack="0"/>
<pin id="1259" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205/13 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="trunc_ln32_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="4" slack="0"/>
<pin id="1264" dir="0" index="1" bw="6" slack="0"/>
<pin id="1265" dir="0" index="2" bw="3" slack="0"/>
<pin id="1266" dir="0" index="3" bw="4" slack="0"/>
<pin id="1267" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32/13 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="internal_can_counter_load_load_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="0"/>
<pin id="1274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="internal_can_counter_load/15 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="add_ln230_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="0"/>
<pin id="1278" dir="0" index="1" bw="1" slack="0"/>
<pin id="1279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln230/15 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="store_ln230_store_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="32" slack="0"/>
<pin id="1285" dir="0" index="1" bw="32" slack="0"/>
<pin id="1286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln230/15 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="add_ln233_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="64" slack="14"/>
<pin id="1291" dir="0" index="1" bw="9" slack="0"/>
<pin id="1292" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln233/15 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="trunc_ln33_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="62" slack="0"/>
<pin id="1296" dir="0" index="1" bw="64" slack="0"/>
<pin id="1297" dir="0" index="2" bw="3" slack="0"/>
<pin id="1298" dir="0" index="3" bw="7" slack="0"/>
<pin id="1299" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln33/15 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="sext_ln233_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="62" slack="0"/>
<pin id="1306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln233/15 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="clu_addr_addr_6_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="64" slack="0"/>
<pin id="1310" dir="0" index="1" bw="64" slack="0"/>
<pin id="1311" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr_6/15 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="zext_ln205_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="4" slack="1"/>
<pin id="1316" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205/16 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="add_ln205_1_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="4" slack="0"/>
<pin id="1319" dir="0" index="1" bw="1" slack="0"/>
<pin id="1320" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205_1/16 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="or_ln234_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="2"/>
<pin id="1326" dir="0" index="1" bw="32" slack="0"/>
<pin id="1327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln234/26 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="canbase_read_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="64" slack="3"/>
<pin id="1332" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="canbase_read "/>
</bind>
</comp>

<comp id="1338" class="1005" name="add_ln150_2_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="15" slack="3"/>
<pin id="1340" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="add_ln150_2 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="clu_addr_addr_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="1"/>
<pin id="1346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr "/>
</bind>
</comp>

<comp id="1350" class="1005" name="trunc_ln26_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="8" slack="1"/>
<pin id="1352" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="trunc_ln28_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="8" slack="1"/>
<pin id="1357" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="trunc_ln29_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="8" slack="2"/>
<pin id="1362" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="trunc_ln30_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="2"/>
<pin id="1367" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="trunc_ln31_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="8" slack="3"/>
<pin id="1372" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="trunc_ln192_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="8" slack="3"/>
<pin id="1377" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln192 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="clu_addr_addr_5_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="1"/>
<pin id="1382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr_5 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="trunc_ln146_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="1"/>
<pin id="1388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln146 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="tmp_2_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="1"/>
<pin id="1393" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="trunc_ln158_1_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="11" slack="1"/>
<pin id="1400" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln158_1 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="tmp_3_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="1"/>
<pin id="1406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="trunc_ln161_2_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="18" slack="1"/>
<pin id="1411" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln161_2 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="tmp_4_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="5" slack="1"/>
<pin id="1416" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="trunc_ln_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="8" slack="1"/>
<pin id="1421" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1424" class="1005" name="trunc_ln23_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="8" slack="2"/>
<pin id="1426" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="trunc_ln168_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="8" slack="2"/>
<pin id="1431" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln168 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="frameDLC_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="1"/>
<pin id="1436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frameDLC "/>
</bind>
</comp>

<comp id="1440" class="1005" name="tmp_7_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="1" slack="1"/>
<pin id="1442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="ddr_read_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="64" slack="3"/>
<pin id="1447" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="ddr_read "/>
</bind>
</comp>

<comp id="1450" class="1005" name="NofBytes_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="7" slack="1"/>
<pin id="1452" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="NofBytes "/>
</bind>
</comp>

<comp id="1455" class="1005" name="add115_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="15" slack="1"/>
<pin id="1457" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add115 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="icmp_ln205_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="1" slack="2"/>
<pin id="1463" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln205 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="trunc_ln32_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="4" slack="1"/>
<pin id="1467" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln32 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="clu_addr_addr_6_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="32" slack="1"/>
<pin id="1472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr_6 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="add_ln205_1_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="5" slack="1"/>
<pin id="1479" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln205_1 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="clu_addr_addr_6_read_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="32" slack="2"/>
<pin id="1484" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="clu_addr_addr_6_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="281"><net_src comp="24" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="2" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="22" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="12" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="100" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="10" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="116" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="116" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="6" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="260" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="14" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="116" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="268" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="362"><net_src comp="272" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="274" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="364"><net_src comp="276" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="370"><net_src comp="60" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="60" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="381"><net_src comp="365" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="24" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="389"><net_src comp="382" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="395"><net_src comp="60" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="88" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="397"><net_src comp="390" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="403"><net_src comp="60" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="90" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="405"><net_src comp="398" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="411"><net_src comp="60" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="412"><net_src comp="92" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="413"><net_src comp="406" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="419"><net_src comp="60" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="94" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="421"><net_src comp="414" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="96" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="429"><net_src comp="422" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="435"><net_src comp="60" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="98" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="437"><net_src comp="430" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="443"><net_src comp="60" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="104" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="445"><net_src comp="106" pin="0"/><net_sink comp="372" pin=4"/></net>

<net id="446"><net_src comp="438" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="452"><net_src comp="60" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="453"><net_src comp="108" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="454"><net_src comp="447" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="460"><net_src comp="60" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="110" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="462"><net_src comp="112" pin="0"/><net_sink comp="372" pin=4"/></net>

<net id="463"><net_src comp="455" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="469"><net_src comp="60" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="114" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="471"><net_src comp="112" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="472"><net_src comp="464" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="478"><net_src comp="60" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="132" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="480"><net_src comp="473" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="486"><net_src comp="60" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="487"><net_src comp="134" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="488"><net_src comp="481" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="494"><net_src comp="60" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="495"><net_src comp="144" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="496"><net_src comp="489" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="503"><net_src comp="146" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="504"><net_src comp="497" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="510"><net_src comp="60" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="148" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="512"><net_src comp="505" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="518"><net_src comp="60" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="150" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="520"><net_src comp="513" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="526"><net_src comp="60" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="242" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="528"><net_src comp="521" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="534"><net_src comp="60" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="244" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="536"><net_src comp="529" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="541"><net_src comp="26" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="278" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="551"><net_src comp="256" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="0" pin="0"/><net_sink comp="543" pin=4"/></net>

<net id="561"><net_src comp="258" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="0" pin="0"/><net_sink comp="553" pin=4"/></net>

<net id="570"><net_src comp="266" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="4" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="18" pin="0"/><net_sink comp="563" pin=4"/></net>

<net id="578"><net_src comp="28" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="282" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="30" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="32" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="282" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="34" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="581" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="36" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="615"><net_src comp="38" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="40" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="42" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="624"><net_src comp="44" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="609" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="46" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="630"><net_src comp="619" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="288" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="48" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="40" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="50" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="650"><net_src comp="637" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="0" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="647" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="663"><net_src comp="56" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="301" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="58" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="50" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="667"><net_src comp="657" pin="4"/><net_sink comp="372" pin=4"/></net>

<net id="674"><net_src comp="56" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="301" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="62" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="677"><net_src comp="64" pin="0"/><net_sink comp="668" pin=3"/></net>

<net id="678"><net_src comp="668" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="685"><net_src comp="56" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="301" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="66" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="688"><net_src comp="68" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="695"><net_src comp="56" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="301" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="70" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="72" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="705"><net_src comp="56" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="301" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="74" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="708"><net_src comp="76" pin="0"/><net_sink comp="699" pin=3"/></net>

<net id="715"><net_src comp="56" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="301" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="717"><net_src comp="78" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="718"><net_src comp="80" pin="0"/><net_sink comp="709" pin=3"/></net>

<net id="725"><net_src comp="56" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="301" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="82" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="728"><net_src comp="84" pin="0"/><net_sink comp="719" pin=3"/></net>

<net id="732"><net_src comp="301" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="86" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="744"><net_src comp="38" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="733" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="746"><net_src comp="40" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="747"><net_src comp="42" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="753"><net_src comp="44" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="738" pin="4"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="46" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="759"><net_src comp="748" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="771"><net_src comp="48" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="760" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="773"><net_src comp="40" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="774"><net_src comp="50" pin="0"/><net_sink comp="765" pin=3"/></net>

<net id="778"><net_src comp="765" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="0" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="775" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="314" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="785" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="102" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="789" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="803"><net_src comp="320" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="118" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="320" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="120" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="818"><net_src comp="122" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="320" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="124" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="821"><net_src comp="76" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="827"><net_src comp="118" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="320" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="126" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="836"><net_src comp="128" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="320" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="838"><net_src comp="54" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="839"><net_src comp="130" pin="0"/><net_sink comp="830" pin=3"/></net>

<net id="843"><net_src comp="840" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="852"><net_src comp="136" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="863"><net_src comp="847" pin="3"/><net_sink comp="858" pin=1"/></net>

<net id="864"><net_src comp="844" pin="1"/><net_sink comp="858" pin=2"/></net>

<net id="868"><net_src comp="853" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="876"><net_src comp="138" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="858" pin="3"/><net_sink comp="870" pin=1"/></net>

<net id="878"><net_src comp="74" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="879"><net_src comp="140" pin="0"/><net_sink comp="870" pin=3"/></net>

<net id="886"><net_src comp="142" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="858" pin="3"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="78" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="889"><net_src comp="80" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="896"><net_src comp="142" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="858" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="898"><net_src comp="82" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="899"><net_src comp="84" pin="0"/><net_sink comp="890" pin=3"/></net>

<net id="903"><net_src comp="858" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="904" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="913"><net_src comp="118" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="325" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="915"><net_src comp="152" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="922"><net_src comp="172" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="140" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="924"><net_src comp="76" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="930"><net_src comp="174" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="916" pin="4"/><net_sink comp="925" pin=1"/></net>

<net id="932"><net_src comp="176" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="937"><net_src comp="178" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="180" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="947"><net_src comp="938" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="933" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="954"><net_src comp="943" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="955"><net_src comp="182" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="956"><net_src comp="925" pin="3"/><net_sink comp="949" pin=2"/></net>

<net id="961"><net_src comp="949" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="184" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="957" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="949" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="186" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="949" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="188" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="984"><net_src comp="973" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="985"><net_src comp="190" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="986"><net_src comp="192" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="991"><net_src comp="973" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="967" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="998"><net_src comp="987" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="999"><net_src comp="979" pin="3"/><net_sink comp="993" pin=1"/></net>

<net id="1000"><net_src comp="963" pin="1"/><net_sink comp="993" pin=2"/></net>

<net id="1004"><net_src comp="993" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1009"><net_src comp="949" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="194" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="949" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="196" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1022"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="198" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1024"><net_src comp="200" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1029"><net_src comp="1011" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1005" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1036"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="1017" pin="3"/><net_sink comp="1031" pin=1"/></net>

<net id="1038"><net_src comp="1001" pin="1"/><net_sink comp="1031" pin=2"/></net>

<net id="1043"><net_src comp="949" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="202" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1049"><net_src comp="949" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="204" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1056"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1057"><net_src comp="206" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1058"><net_src comp="208" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1063"><net_src comp="1045" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1039" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1070"><net_src comp="1059" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1071"><net_src comp="1051" pin="3"/><net_sink comp="1065" pin=1"/></net>

<net id="1072"><net_src comp="1031" pin="3"/><net_sink comp="1065" pin=2"/></net>

<net id="1076"><net_src comp="1065" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1081"><net_src comp="949" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="182" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="949" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="210" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1094"><net_src comp="1083" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1095"><net_src comp="212" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1096"><net_src comp="214" pin="0"/><net_sink comp="1089" pin=2"/></net>

<net id="1101"><net_src comp="1083" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1077" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1108"><net_src comp="1097" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="1089" pin="3"/><net_sink comp="1103" pin=1"/></net>

<net id="1110"><net_src comp="1073" pin="1"/><net_sink comp="1103" pin=2"/></net>

<net id="1114"><net_src comp="1103" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1119"><net_src comp="949" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="216" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1125"><net_src comp="949" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="218" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1132"><net_src comp="1121" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="220" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1134"><net_src comp="222" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1139"><net_src comp="1121" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="1115" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1146"><net_src comp="1135" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="1127" pin="3"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="1111" pin="1"/><net_sink comp="1141" pin=2"/></net>

<net id="1152"><net_src comp="1141" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1157"><net_src comp="949" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="224" pin="0"/><net_sink comp="1153" pin=1"/></net>

<net id="1163"><net_src comp="949" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="226" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1170"><net_src comp="1159" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1171"><net_src comp="228" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1172"><net_src comp="230" pin="0"/><net_sink comp="1165" pin=2"/></net>

<net id="1177"><net_src comp="1159" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="1153" pin="2"/><net_sink comp="1173" pin=1"/></net>

<net id="1184"><net_src comp="1173" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1185"><net_src comp="1165" pin="3"/><net_sink comp="1179" pin=1"/></net>

<net id="1186"><net_src comp="1149" pin="1"/><net_sink comp="1179" pin=2"/></net>

<net id="1190"><net_src comp="1179" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1195"><net_src comp="949" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="232" pin="0"/><net_sink comp="1191" pin=1"/></net>

<net id="1201"><net_src comp="949" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="234" pin="0"/><net_sink comp="1197" pin=1"/></net>

<net id="1208"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1209"><net_src comp="236" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1210"><net_src comp="238" pin="0"/><net_sink comp="1203" pin=2"/></net>

<net id="1215"><net_src comp="1197" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="1191" pin="2"/><net_sink comp="1211" pin=1"/></net>

<net id="1222"><net_src comp="1211" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1223"><net_src comp="1203" pin="3"/><net_sink comp="1217" pin=1"/></net>

<net id="1224"><net_src comp="1187" pin="1"/><net_sink comp="1217" pin=2"/></net>

<net id="1228"><net_src comp="1217" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1232"><net_src comp="1217" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1238"><net_src comp="1217" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="240" pin="0"/><net_sink comp="1234" pin=1"/></net>

<net id="1243"><net_src comp="1234" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="1249"><net_src comp="246" pin="0"/><net_sink comp="1245" pin=1"/></net>

<net id="1254"><net_src comp="1217" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="248" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1260"><net_src comp="1225" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="250" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1268"><net_src comp="252" pin="0"/><net_sink comp="1262" pin=0"/></net>

<net id="1269"><net_src comp="1256" pin="2"/><net_sink comp="1262" pin=1"/></net>

<net id="1270"><net_src comp="40" pin="0"/><net_sink comp="1262" pin=2"/></net>

<net id="1271"><net_src comp="254" pin="0"/><net_sink comp="1262" pin=3"/></net>

<net id="1275"><net_src comp="16" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1280"><net_src comp="1272" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1281"><net_src comp="54" pin="0"/><net_sink comp="1276" pin=1"/></net>

<net id="1282"><net_src comp="1276" pin="2"/><net_sink comp="336" pin=2"/></net>

<net id="1287"><net_src comp="1276" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="16" pin="0"/><net_sink comp="1283" pin=1"/></net>

<net id="1293"><net_src comp="262" pin="0"/><net_sink comp="1289" pin=1"/></net>

<net id="1300"><net_src comp="48" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1301"><net_src comp="1289" pin="2"/><net_sink comp="1294" pin=1"/></net>

<net id="1302"><net_src comp="40" pin="0"/><net_sink comp="1294" pin=2"/></net>

<net id="1303"><net_src comp="50" pin="0"/><net_sink comp="1294" pin=3"/></net>

<net id="1307"><net_src comp="1294" pin="4"/><net_sink comp="1304" pin=0"/></net>

<net id="1312"><net_src comp="0" pin="0"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="1304" pin="1"/><net_sink comp="1308" pin=1"/></net>

<net id="1321"><net_src comp="1314" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="264" pin="0"/><net_sink comp="1317" pin=1"/></net>

<net id="1323"><net_src comp="1317" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="1328"><net_src comp="270" pin="0"/><net_sink comp="1324" pin=1"/></net>

<net id="1329"><net_src comp="1324" pin="2"/><net_sink comp="356" pin=2"/></net>

<net id="1333"><net_src comp="288" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="543" pin=3"/></net>

<net id="1336"><net_src comp="1330" pin="1"/><net_sink comp="553" pin=3"/></net>

<net id="1337"><net_src comp="1330" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1341"><net_src comp="597" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1347"><net_src comp="651" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="1353"><net_src comp="679" pin="4"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="1358"><net_src comp="689" pin="4"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1363"><net_src comp="699" pin="4"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="1368"><net_src comp="709" pin="4"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1373"><net_src comp="719" pin="4"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="1378"><net_src comp="729" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1383"><net_src comp="779" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1389"><net_src comp="800" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1394"><net_src comp="804" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1396"><net_src comp="1391" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1397"><net_src comp="1391" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1401"><net_src comp="812" pin="4"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1407"><net_src comp="822" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="853" pin=2"/></net>

<net id="1412"><net_src comp="830" pin="4"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="847" pin=2"/></net>

<net id="1417"><net_src comp="870" pin="4"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1422"><net_src comp="880" pin="4"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1427"><net_src comp="890" pin="4"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="1432"><net_src comp="900" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1437"><net_src comp="325" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1439"><net_src comp="1434" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1443"><net_src comp="908" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1448"><net_src comp="330" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="1453"><net_src comp="1217" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="1458"><net_src comp="1245" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="1464"><net_src comp="1250" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1468"><net_src comp="1262" pin="4"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1473"><net_src comp="1308" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1475"><net_src comp="1470" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1476"><net_src comp="1470" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1480"><net_src comp="1317" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1485"><net_src comp="350" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1324" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: clu_addr | {25 26 27 28 29 30 31 }
	Port: ps_ddr | {17 18 }
	Port: received_can | {15 }
	Port: internal_can_counter | {15 }
	Port: dropped_can_counter | {17 18 }
 - Input state : 
	Port: recvFrame_logic.1 : clu_addr | {2 3 4 5 6 7 8 9 10 11 12 14 15 16 17 18 19 20 21 22 23 24 }
	Port: recvFrame_logic.1 : canbase | {1 }
	Port: recvFrame_logic.1 : ps_ddr | {17 18 }
	Port: recvFrame_logic.1 : ddr | {13 }
	Port: recvFrame_logic.1 : readIndex | {1 }
	Port: recvFrame_logic.1 : EN | {7 }
	Port: recvFrame_logic.1 : timestamp | {3 }
	Port: recvFrame_logic.1 : received_can | {}
	Port: recvFrame_logic.1 : internal_can_counter | {15 }
	Port: recvFrame_logic.1 : dropped_can_counter | {17 18 }
  - Chain level:
	State 1
		call_ln0 : 1
		zext_ln150 : 1
		zext_ln150_1 : 1
		add_ln150_2 : 2
		add_ln150 : 3
		tmp : 4
		shl_ln150_2 : 5
		zext_ln150_2 : 6
		add_ln150_1 : 7
		trunc_ln150_1 : 8
		sext_ln150 : 9
		clu_addr_addr : 10
	State 2
	State 3
		store_ln185 : 1
		store_ln186 : 1
	State 4
		tmp_5 : 1
		shl_ln1 : 2
		zext_ln173 : 3
		add_ln173_1 : 4
		trunc_ln173_1 : 5
		sext_ln173 : 6
		clu_addr_addr_5 : 7
		store_ln187 : 1
		store_ln188 : 1
	State 5
		store_ln189 : 1
		store_ln190 : 1
	State 6
		store_ln191 : 1
		store_ln192 : 1
	State 7
		id_can : 1
		zext_ln179_1 : 2
		store_ln193 : 1
		store_ln194 : 3
	State 8
		store_ln195 : 1
		store_ln198 : 1
	State 9
	State 10
		store_ln153 : 1
		FrameID_1 : 1
		zext_ln158_1 : 1
		store_ln158 : 2
		tmp_4 : 2
		trunc_ln : 2
		trunc_ln23 : 2
		trunc_ln168 : 2
	State 11
		store_ln165 : 1
		store_ln166 : 1
	State 12
		store_ln167 : 1
		store_ln168 : 1
	State 13
		Dlc_assign : 1
		and_ln28 : 1
		select_ln28 : 1
		icmp_ln32 : 2
		zext_ln32 : 3
		icmp_ln32_1 : 2
		icmp_ln32_2 : 2
		select_ln32 : 3
		or_ln32 : 3
		select_ln32_1 : 3
		zext_ln32_1 : 4
		icmp_ln32_3 : 2
		icmp_ln32_4 : 2
		select_ln32_2 : 3
		or_ln32_1 : 3
		select_ln32_3 : 5
		icmp_ln32_5 : 2
		icmp_ln32_6 : 2
		select_ln32_4 : 3
		or_ln32_2 : 3
		select_ln32_5 : 6
		zext_ln32_2 : 7
		icmp_ln32_7 : 2
		icmp_ln32_8 : 2
		select_ln32_6 : 3
		or_ln32_3 : 3
		select_ln32_7 : 8
		zext_ln32_3 : 9
		icmp_ln32_9 : 2
		icmp_ln32_10 : 2
		select_ln32_8 : 3
		or_ln32_4 : 3
		select_ln32_9 : 10
		zext_ln32_4 : 11
		icmp_ln32_11 : 2
		icmp_ln32_12 : 2
		select_ln32_10 : 3
		or_ln32_5 : 3
		select_ln32_11 : 12
		zext_ln32_5 : 13
		icmp_ln32_13 : 2
		icmp_ln32_14 : 2
		empty : 3
		empty_70 : 3
		NofBytes : 14
		trunc_ln27 : 15
		zext_ln196 : 15
		add_ln196 : 15
		zext_ln196_1 : 16
		store_ln196 : 17
		store_ln200 : 16
		icmp_ln205 : 15
		br_ln205 : 16
		add_ln205 : 16
		trunc_ln32 : 17
	State 14
	State 15
		add_ln230 : 1
		store_ln230 : 2
		write_ln231 : 2
		trunc_ln33 : 1
		sext_ln233 : 2
		clu_addr_addr_6 : 3
	State 16
		add_ln205_1 : 1
		call_ln205 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |         grp_recvFrame_logic_1_Pipeline_1_fu_537        |    0    |    0    |    0    |    7    |    24   |    0    |
|   call   | grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2_fu_543 |    0    |    0    |  1.708  |   168   |   439   |    0    |
|          | grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_fu_553 |    0    |    0    |  1.708  |    84   |   220   |    0    |
|          |                 grp_write_ddr_1_fu_563                 |    0    |    1    |  7.7925 |   1038  |   932   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   add_ln150_2_fu_597                   |    0    |    0    |    0    |    0    |    21   |    0    |
|          |                    add_ln150_fu_603                    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |                   add_ln150_1_fu_631                   |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                    add_ln173_fu_733                    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |                   add_ln173_1_fu_760                   |    0    |    0    |    0    |    0    |    71   |    0    |
|    add   |                      id_can_fu_789                     |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                    add_ln196_fu_1234                   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |                     add115_fu_1245                     |    0    |    0    |    0    |    0    |    22   |    0    |
|          |                    add_ln205_fu_1256                   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |                    add_ln230_fu_1276                   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                    add_ln233_fu_1289                   |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                   add_ln205_1_fu_1317                  |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    icmp_ln28_fu_938                    |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                    icmp_ln32_fu_957                    |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                   icmp_ln32_1_fu_967                   |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                   icmp_ln32_2_fu_973                   |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                   icmp_ln32_3_fu_1005                  |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                   icmp_ln32_4_fu_1011                  |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                   icmp_ln32_5_fu_1039                  |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                   icmp_ln32_6_fu_1045                  |    0    |    0    |    0    |    0    |    20   |    0    |
|   icmp   |                   icmp_ln32_7_fu_1077                  |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                   icmp_ln32_8_fu_1083                  |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                   icmp_ln32_9_fu_1115                  |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                  icmp_ln32_10_fu_1121                  |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                  icmp_ln32_11_fu_1153                  |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                  icmp_ln32_12_fu_1159                  |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                  icmp_ln32_13_fu_1191                  |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                  icmp_ln32_14_fu_1197                  |    0    |    0    |    0    |    0    |    20   |    0    |
|          |                   icmp_ln205_fu_1250                   |    0    |    0    |    0    |    0    |    10   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   select_ln158_fu_853                  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                    FrameID_1_fu_858                    |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                   select_ln28_fu_949                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                   select_ln32_fu_979                   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                  select_ln32_1_fu_993                  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                  select_ln32_2_fu_1017                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln32_3_fu_1031                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln32_4_fu_1051                 |    0    |    0    |    0    |    0    |    3    |    0    |
|  select  |                  select_ln32_5_fu_1065                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln32_6_fu_1089                 |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                  select_ln32_7_fu_1103                 |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                  select_ln32_8_fu_1127                 |    0    |    0    |    0    |    0    |    5    |    0    |
|          |                  select_ln32_9_fu_1141                 |    0    |    0    |    0    |    0    |    5    |    0    |
|          |                 select_ln32_10_fu_1165                 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                 select_ln32_11_fu_1179                 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                      empty_fu_1203                     |    0    |    0    |    0    |    0    |    7    |    0    |
|          |                    NofBytes_fu_1217                    |    0    |    0    |    0    |    0    |    7    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                     or_ln32_fu_987                     |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                    or_ln32_1_fu_1025                   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                    or_ln32_2_fu_1059                   |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |                    or_ln32_3_fu_1097                   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                    or_ln32_4_fu_1135                   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                    or_ln32_5_fu_1173                   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                    empty_70_fu_1211                    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                    or_ln234_fu_1324                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |                     xor_ln28_fu_933                    |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |                     and_ln28_fu_943                    |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               readIndex_read_read_fu_282               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                canbase_read_read_fu_288                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               timestamp_read_read_fu_301               |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                   EN_read_read_fu_314                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  orFrameID_read_fu_320                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  frameDLC_read_fu_325                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  ddr_read_read_fu_330                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            clu_addr_addr_6_read_read_fu_350            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |                   grp_readreq_fu_294                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   grp_readreq_fu_307                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |                write_ln231_write_fu_336                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln235_write_fu_356                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| writeresp|                  grp_writeresp_fu_343                  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      shl_ln_fu_573                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   shl_ln150_1_fu_585                   |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                   shl_ln150_2_fu_619                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     shl_ln1_fu_748                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     FrameID_fu_847                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    Dlc_assign_fu_925                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    zext_ln150_fu_581                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln150_1_fu_593                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln150_2_fu_627                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln173_fu_756                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln179_fu_785                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln179_1_fu_795                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln153_fu_840                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln158_fu_844                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln158_1_fu_865                  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                    zext_ln165_fu_904                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln32_fu_963                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_1_fu_1001                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_2_fu_1073                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_3_fu_1111                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_4_fu_1149                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_5_fu_1187                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln196_fu_1229                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  zext_ln196_1_fu_1240                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln205_fu_1314                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       tmp_fu_609                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln150_1_fu_637                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln24_fu_657                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln25_fu_668                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln26_fu_679                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln28_fu_689                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln29_fu_699                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln30_fu_709                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln31_fu_719                   |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                      tmp_5_fu_738                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln173_1_fu_765                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln158_1_fu_812                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln161_2_fu_830                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_4_fu_870                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln_fu_880                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln23_fu_890                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_6_fu_916                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln32_fu_1262                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln33_fu_1294                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    sext_ln150_fu_647                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |                    sext_ln173_fu_775                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   sext_ln233_fu_1304                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   trunc_ln192_fu_729                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                   trunc_ln146_fu_800                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln168_fu_900                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln27_fu_1225                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      tmp_2_fu_804                      |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|                      tmp_3_fu_822                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_7_fu_908                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                        |    0    |    1    | 11.2085 |   1297  |   2476  |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|can_frame|    0   |   16   |   12   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   16   |   12   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      NofBytes_reg_1450      |    7   |
|       add115_reg_1455       |   15   |
|     add_ln150_2_reg_1338    |   15   |
|     add_ln205_1_reg_1477    |    5   |
|    canbase_read_reg_1330    |   64   |
|   clu_addr_addr_5_reg_1380  |   32   |
|clu_addr_addr_6_read_reg_1482|   32   |
|   clu_addr_addr_6_reg_1470  |   32   |
|    clu_addr_addr_reg_1344   |   32   |
|      ddr_read_reg_1445      |   64   |
|      frameDLC_reg_1434      |   32   |
|     icmp_ln205_reg_1461     |    1   |
|        tmp_2_reg_1391       |    1   |
|        tmp_3_reg_1404       |    1   |
|        tmp_4_reg_1414       |    5   |
|        tmp_7_reg_1440       |    1   |
|     trunc_ln146_reg_1386    |    1   |
|    trunc_ln158_1_reg_1398   |   11   |
|    trunc_ln161_2_reg_1409   |   18   |
|     trunc_ln168_reg_1429    |    8   |
|     trunc_ln192_reg_1375    |    8   |
|     trunc_ln23_reg_1424     |    8   |
|     trunc_ln26_reg_1350     |    8   |
|     trunc_ln28_reg_1355     |    8   |
|     trunc_ln29_reg_1360     |    8   |
|     trunc_ln30_reg_1365     |    8   |
|     trunc_ln31_reg_1370     |    8   |
|     trunc_ln32_reg_1465     |    4   |
|      trunc_ln_reg_1419      |    8   |
+-----------------------------+--------+
|            Total            |   445  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                  grp_writeresp_fu_343                  |  p0  |   3  |   1  |    3   |
|                    grp_access_fu_372                   |  p0  |  10  |   7  |   70   ||    54   |
|                    grp_access_fu_372                   |  p1  |  10  |   8  |   80   ||    54   |
|                    grp_access_fu_372                   |  p2  |  10  |   0  |    0   ||    54   |
|                    grp_access_fu_372                   |  p4  |  10  |   7  |   70   ||    49   |
| grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_fu_553 |  p1  |   2  |   5  |   10   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   233  || 3.92033 ||   220   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |   11   |  1297  |  2476  |    0   |
|   Memory  |    0   |    -   |    -   |   16   |   12   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   220  |    -   |
|  Register |    -   |    -   |    -   |   445  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   15   |  1758  |  2708  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
