{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691346820874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691346820874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 06 15:33:40 2023 " "Processing started: Sun Aug 06 15:33:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691346820874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346820874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346820874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691346821246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691346821246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829852 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "count " "Group name \"count\" is missing brackets (\[ \])" {  } { { "display.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/display.tdf" 22 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691346829856 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "count " "Group name \"count\" is missing brackets (\[ \])" {  } { { "display.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/display.tdf" 29 6 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1691346829856 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "convd1 " "Variable or input pin \"convd1\" is defined but never used." {  } { { "display.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/display.tdf" 13 1 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691346829856 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "convd2 " "Variable or input pin \"convd2\" is defined but never used." {  } { { "display.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/display.tdf" 14 1 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691346829856 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "convd3 " "Variable or input pin \"convd3\" is defined but never used." {  } { { "display.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/display.tdf" 15 1 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1691346829856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/display.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto2 " "Found entity 1: projeto2" {  } { { "projeto2.bdf" "" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_numero_segmento.tdf 1 1 " "Found 1 design units, including 1 entities, in source file conversor_numero_segmento.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_numero_segmento " "Found entity 1: conversor_numero_segmento" {  } { { "conversor_numero_segmento.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/conversor_numero_segmento.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.tdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sorteador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file sorteador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sorteador " "Found entity 1: sorteador" {  } { { "sorteador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/sorteador.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_crescente.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_crescente.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_crescente " "Found entity 1: contador_crescente" {  } { { "contador_crescente.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador_crescente.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file controle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/controle.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.tdf 1 1 " "Found 1 design units, including 1 entities, in source file teste.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/teste.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor_binario4_binario8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file conversor_binario4_binario8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversor_binario4_binario8 " "Found entity 1: conversor_binario4_binario8" {  } { { "conversor_binario4_binario8.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/conversor_binario4_binario8.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controler.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controler.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controler " "Found entity 1: lcd_controler" {  } { { "lcd_controler.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/lcd_controler.tdf" 16 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_logic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_logic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_logic " "Found entity 1: lcd_logic" {  } { { "lcd_logic.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/lcd_logic.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file leds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/leds.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varia_display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file varia_display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 varia_display " "Found entity 1: varia_display" {  } { { "varia_display.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/varia_display.tdf" 4 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25mhz/controlador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25mhz/controlador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "song_starwars_25MHz/controlador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/controlador.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25mhz/divisor_clock.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25mhz/divisor_clock.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "song_starwars_25MHz/divisor_clock.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/divisor_clock.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829911 ""}
{ "Warning" "WTDFX_NON_INT_LOG2" "" "Result of LOG2 is not an integer -- rounded result to next whole number" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 11 20 0 } }  } 0 287009 "Result of LOG2 is not an integer -- rounded result to next whole number" 0 0 "Analysis & Synthesis" 0 -1 1691346829914 ""}
{ "Warning" "WTDFX_NON_INT_LOG2" "" "Result of LOG2 is not an integer -- rounded result to next whole number" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 16 20 0 } }  } 0 287009 "Result of LOG2 is not an integer -- rounded result to next whole number" 0 0 "Analysis & Synthesis" 0 -1 1691346829915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25mhz/song_starwars_25mhz.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25mhz/song_starwars_25mhz.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 song_starwars_25MHz " "Found entity 1: song_starwars_25MHz" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 19 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_starwars_25mhz/temporizador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file song_starwars_25mhz/temporizador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 13 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691346829919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346829919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto2 " "Elaborating entity \"projeto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691346829961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controler lcd_controler:inst15 " "Elaborating entity \"lcd_controler\" for hierarchy \"lcd_controler:inst15\"" {  } { { "projeto2.bdf" "inst15" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 688 616 824 832 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346829973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_logic lcd_logic:inst14 " "Elaborating entity \"lcd_logic\" for hierarchy \"lcd_logic:inst14\"" {  } { { "projeto2.bdf" "inst14" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 720 328 536 864 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346829976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_binario4_binario8 lcd_logic:inst14\|conversor_binario4_binario8:conv_d\[6\] " "Elaborating entity \"conversor_binario4_binario8\" for hierarchy \"lcd_logic:inst14\|conversor_binario4_binario8:conv_d\[6\]\"" {  } { { "lcd_logic.tdf" "conv_d\[6\]" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/lcd_logic.tdf" 24 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346829980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:inst4 " "Elaborating entity \"registrador\" for hierarchy \"registrador:inst4\"" {  } { { "projeto2.bdf" "inst4" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 424 -48 200 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346829985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer registrador:inst4\|debouncer:deb " "Elaborating entity \"debouncer\" for hierarchy \"registrador:inst4\|debouncer:deb\"" {  } { { "registrador.tdf" "deb" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 19 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346829988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|debouncer:deb\|contador:count " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|debouncer:deb\|contador:count\"" {  } { { "debouncer.tdf" "count" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 11 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346829990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|debouncer:deb\|contador:divisor " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|debouncer:deb\|contador:divisor\"" {  } { { "debouncer.tdf" "divisor" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 12 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:divisor " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:divisor\"" {  } { { "registrador.tdf" "divisor" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 20 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador registrador:inst4\|contador:div_sorteio " "Elaborating entity \"contador\" for hierarchy \"registrador:inst4\|contador:div_sorteio\"" {  } { { "registrador.tdf" "div_sorteio" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 21 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente registrador:inst4\|contador_crescente:count " "Elaborating entity \"contador_crescente\" for hierarchy \"registrador:inst4\|contador_crescente:count\"" {  } { { "registrador.tdf" "count" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 22 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sorteador registrador:inst4\|sorteador:sorteio " "Elaborating entity \"sorteador\" for hierarchy \"registrador:inst4\|sorteador:sorteio\"" {  } { { "registrador.tdf" "sorteio" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 23 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:inst1 " "Elaborating entity \"controle\" for hierarchy \"controle:inst1\"" {  } { { "projeto2.bdf" "inst1" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 424 -264 -112 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer controle:inst1\|debouncer:debounc3 " "Elaborating entity \"debouncer\" for hierarchy \"controle:inst1\|debouncer:debounc3\"" {  } { { "controle.tdf" "debounc3" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/controle.tdf" 14 1 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "song_starwars_25MHz song_starwars_25MHz:inst9 " "Elaborating entity \"song_starwars_25MHz\" for hierarchy \"song_starwars_25MHz:inst9\"" {  } { { "projeto2.bdf" "inst9" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 896 616 768 1008 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador song_starwars_25MHz:inst9\|temporizador:temp " "Elaborating entity \"temporizador\" for hierarchy \"song_starwars_25MHz:inst9\|temporizador:temp\"" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "temp" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 28 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock song_starwars_25MHz:inst9\|divisor_clock:div_clock " "Elaborating entity \"divisor_clock\" for hierarchy \"song_starwars_25MHz:inst9\|divisor_clock:div_clock\"" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "div_clock" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador song_starwars_25MHz:inst9\|controlador:control " "Elaborating entity \"controlador\" for hierarchy \"song_starwars_25MHz:inst9\|controlador:control\"" {  } { { "song_starwars_25MHz/song_starwars_25MHz.tdf" "control" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830041 ""}
{ "Warning" "WTDFX_NON_INT_DIVISION" "25000000 3 " "Result of division operation \"25000000/3\" contains a remainder -- truncated result" {  } { { "song_starwars_25MHz/controlador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/controlador.tdf" 28 46 0 } } { "song_starwars_25MHz/song_starwars_25MHz.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/song_starwars_25MHz.tdf" 32 2 0 } } { "projeto2.bdf" "" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 896 616 768 1008 "inst9" "" } } } }  } 0 287010 "Result of division operation \"%1!s!/%2!s!\" contains a remainder -- truncated result" 0 0 "Analysis & Synthesis" 0 -1 1691346830044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst12 " "Elaborating entity \"contador\" for hierarchy \"contador:inst12\"" {  } { { "projeto2.bdf" "inst12" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 880 280 520 960 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830045 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "q 1 " "Group MSB q1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 9 5 0 } } { "projeto2.bdf" "" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 880 280 520 960 "inst12" "" } } } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1691346830046 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "count 1 " "Group MSB count1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 13 6 0 } } { "projeto2.bdf" "" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 880 280 520 960 "inst12" "" } } } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1691346830046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst2 " "Elaborating entity \"display\" for hierarchy \"display:inst2\"" {  } { { "projeto2.bdf" "inst2" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 200 1024 1200 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_crescente contador_crescente:inst3 " "Elaborating entity \"contador_crescente\" for hierarchy \"contador_crescente:inst3\"" {  } { { "projeto2.bdf" "inst3" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 200 -64 88 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor_numero_segmento conversor_numero_segmento:inst8 " "Elaborating entity \"conversor_numero_segmento\" for hierarchy \"conversor_numero_segmento:inst8\"" {  } { { "projeto2.bdf" "inst8" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 240 472 688 320 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346830054 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "registrador:inst4\|temp~1 " "Found clock multiplexer registrador:inst4\|temp~1" {  } { { "registrador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 26 1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1691346830699 "|projeto2|registrador:inst4|temp~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1691346830699 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "projeto2.bdf" "" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 728 856 1032 744 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691346833318 "|projeto2|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1691346833318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691346833426 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1691346834998 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "registrador:inst4\|debouncer:deb\|ff\[2\]~0 " "Logic cell \"registrador:inst4\|debouncer:deb\|ff\[2\]~0\"" {  } { { "debouncer.tdf" "ff\[2\]~0" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 10 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691346835007 ""} { "Info" "ISCL_SCL_CELL_NAME" "controle:inst1\|debouncer:debounc1\|ff\[2\]~0 " "Logic cell \"controle:inst1\|debouncer:debounc1\|ff\[2\]~0\"" {  } { { "debouncer.tdf" "ff\[2\]~0" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 10 3 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1691346835007 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1691346835007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691346835281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691346835281 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1068 " "Implemented 1068 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691346835434 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691346835434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1040 " "Implemented 1040 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691346835434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691346835434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691346835475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 06 15:33:55 2023 " "Processing ended: Sun Aug 06 15:33:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691346835475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691346835475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691346835475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691346835475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1691346836818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691346836819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 06 15:33:56 2023 " "Processing started: Sun Aug 06 15:33:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691346836819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1691346836819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1691346836819 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1691346836913 ""}
{ "Info" "0" "" "Project  = projeto2" {  } {  } 0 0 "Project  = projeto2" 0 0 "Fitter" 0 0 1691346836914 ""}
{ "Info" "0" "" "Revision = projeto2" {  } {  } 0 0 "Revision = projeto2" 0 0 "Fitter" 0 0 1691346836914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1691346837000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1691346837001 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"projeto2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1691346837015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691346837065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1691346837065 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1691346837182 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1691346837187 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691346837291 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691346837291 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1691346837291 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1691346837291 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691346837296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691346837296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691346837296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691346837296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1691346837296 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1691346837296 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1691346837298 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto2.sdc " "Synopsys Design Constraints File file not found: 'projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1691346837822 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1691346837823 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1691346837835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1691346837837 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1691346837838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691346837972 ""}  } { { "projeto2.bdf" "" { Schematic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/projeto2.bdf" { { 208 -568 -392 224 "clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691346837972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "song_starwars_25MHz:inst9\|controlador:control\|clk_out  " "Automatically promoted node song_starwars_25MHz:inst9\|controlador:control\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691346837972 ""}  } { { "song_starwars_25MHz/controlador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/controlador.tdf" 629 21 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691346837972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registrador:inst4\|contador:div_sorteio\|alt  " "Automatically promoted node registrador:inst4\|contador:div_sorteio\|alt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691346837972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|contador:div_sorteio\|alt~1 " "Destination node registrador:inst4\|contador:div_sorteio\|alt~1" {  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 14 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691346837972 ""}  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 14 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691346837972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contador:inst12\|alt  " "Automatically promoted node contador:inst12\|alt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691346837973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[27\] " "Destination node song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[27\]" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 21 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[26\] " "Destination node song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[26\]" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 21 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[25\] " "Destination node song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[25\]" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 21 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[24\] " "Destination node song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[24\]" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 21 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[22\] " "Destination node song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[22\]" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 21 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[21\] " "Destination node song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[21\]" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 21 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[20\] " "Destination node song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[20\]" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 21 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[19\] " "Destination node song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[19\]" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 21 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[17\] " "Destination node song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[17\]" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 21 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[16\] " "Destination node song_starwars_25MHz:inst9\|temporizador:temp\|cnt\[16\]" {  } { { "song_starwars_25MHz/temporizador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/song_starwars_25MHz/temporizador.tdf" 21 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1691346837973 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691346837973 ""}  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 14 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691346837973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registrador:inst4\|contador:divisor\|alt  " "Automatically promoted node registrador:inst4\|contador:divisor\|alt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691346837973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|contador:divisor\|alt~1 " "Destination node registrador:inst4\|contador:divisor\|alt~1" {  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 14 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837973 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|temp~0 " "Destination node registrador:inst4\|temp~0" {  } { { "registrador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/registrador.tdf" 26 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837973 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691346837973 ""}  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 14 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691346837973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contador:inst\|alt  " "Automatically promoted node contador:inst\|alt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691346837974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:inst\|alt~1 " "Destination node contador:inst\|alt~1" {  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 14 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837974 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691346837974 ""}  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 14 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691346837974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "Automatically promoted node controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691346837974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:inst1\|debouncer:debounc1\|contador:divisor\|alt~1 " "Destination node controle:inst1\|debouncer:debounc1\|contador:divisor\|alt~1" {  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 14 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controle:inst1\|debouncer:debounc1\|ff\[2\]~0 " "Destination node controle:inst1\|debouncer:debounc1\|ff\[2\]~0" {  } { { "debouncer.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 10 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837974 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691346837974 ""}  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 14 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691346837974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "Automatically promoted node registrador:inst4\|debouncer:deb\|contador:divisor\|alt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1691346837974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|debouncer:deb\|contador:divisor\|alt~1 " "Destination node registrador:inst4\|debouncer:deb\|contador:divisor\|alt~1" {  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 14 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 1878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registrador:inst4\|debouncer:deb\|ff\[2\]~0 " "Destination node registrador:inst4\|debouncer:deb\|ff\[2\]~0" {  } { { "debouncer.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/debouncer.tdf" 10 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1691346837974 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1691346837974 ""}  } { { "contador.tdf" "" { Text "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/contador.tdf" 14 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1691346837974 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1691346838250 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691346838252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1691346838252 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691346838255 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1691346838257 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1691346838259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1691346838259 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1691346838261 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1691346838323 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1691346838324 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1691346838324 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[0\] " "Node \"S_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[10\] " "Node \"S_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[11\] " "Node \"S_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[1\] " "Node \"S_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[2\] " "Node \"S_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[3\] " "Node \"S_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[4\] " "Node \"S_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[5\] " "Node \"S_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[6\] " "Node \"S_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[7\] " "Node \"S_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[8\] " "Node \"S_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[9\] " "Node \"S_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BS\[0\] " "Node \"S_BS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_BS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_BS\[1\] " "Node \"S_BS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_BS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CAS " "Node \"S_CAS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CKE " "Node \"S_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CLK " "Node \"S_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_CS " "Node \"S_CS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[0\] " "Node \"S_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQM\[1\] " "Node \"S_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[0\] " "Node \"S_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[10\] " "Node \"S_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[11\] " "Node \"S_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[12\] " "Node \"S_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[13\] " "Node \"S_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[14\] " "Node \"S_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[15\] " "Node \"S_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[1\] " "Node \"S_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[2\] " "Node \"S_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[3\] " "Node \"S_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[4\] " "Node \"S_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[5\] " "Node \"S_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[6\] " "Node \"S_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[7\] " "Node \"S_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[8\] " "Node \"S_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[9\] " "Node \"S_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_RAS " "Node \"S_RAS\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_WE " "Node \"S_WE\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsync " "Node \"hsync\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_scl " "Node \"i2c_scl\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i2c_sda " "Node \"i2c_sda\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i2c_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir " "Node \"ir\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[2\] " "Node \"key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[3\] " "Node \"key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[4\] " "Node \"key\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[4\] " "Node \"led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps_clk " "Node \"ps_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ps_data " "Node \"ps_data\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_n " "Node \"rst_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rxd " "Node \"rxd\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "scl " "Node \"scl\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sda " "Node \"sda\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg\[7\] " "Node \"seg\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "txd " "Node \"txd\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "txd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_b " "Node \"vga_b\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_g " "Node \"vga_g\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_g" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vga_r " "Node \"vga_r\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vga_r" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsync " "Node \"vsync\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1691346838372 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1691346838372 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691346838375 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1691346838379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1691346838930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691346839177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1691346839194 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1691346841259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691346841259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1691346841614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1691346843092 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1691346843092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1691346845955 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1691346845955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691346845958 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.37 " "Total time spent on timing analysis during the Fitter is 1.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1691346846089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691346846101 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691346846344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1691346846345 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1691346846635 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1691346847093 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1691346847308 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/output_files/projeto2.fit.smsg " "Generated suppressed messages file C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/output_files/projeto2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1691346847415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 64 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5510 " "Peak virtual memory: 5510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691346847889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 06 15:34:07 2023 " "Processing ended: Sun Aug 06 15:34:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691346847889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691346847889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691346847889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1691346847889 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1691346848996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691346848997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 06 15:34:08 2023 " "Processing started: Sun Aug 06 15:34:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691346848997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1691346848997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1691346848997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1691346849275 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1691346849588 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1691346849604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691346849747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 06 15:34:09 2023 " "Processing ended: Sun Aug 06 15:34:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691346849747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691346849747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691346849747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1691346849747 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1691346850360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1691346850941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691346850942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 06 15:34:10 2023 " "Processing started: Sun Aug 06 15:34:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691346850942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1691346850942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto2 -c projeto2 " "Command: quartus_sta projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1691346850942 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1691346851038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1691346851195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1691346851195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691346851240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691346851240 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto2.sdc " "Synopsys Design Constraints File file not found: 'projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1691346851430 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1691346851430 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691346851435 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name song_starwars_25MHz:inst9\|controlador:control\|s1 song_starwars_25MHz:inst9\|controlador:control\|s1 " "create_clock -period 1.000 -name song_starwars_25MHz:inst9\|controlador:control\|s1 song_starwars_25MHz:inst9\|controlador:control\|s1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691346851435 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador:inst12\|alt contador:inst12\|alt " "create_clock -period 1.000 -name contador:inst12\|alt contador:inst12\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691346851435 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio\|alt registrador:inst4\|contador:div_sorteio\|alt " "create_clock -period 1.000 -name registrador:inst4\|contador:div_sorteio\|alt registrador:inst4\|contador:div_sorteio\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691346851435 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registrador:inst4\|contador:divisor\|alt registrador:inst4\|contador:divisor\|alt " "create_clock -period 1.000 -name registrador:inst4\|contador:divisor\|alt registrador:inst4\|contador:divisor\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691346851435 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registrador:inst4\|debouncer:deb\|contador:divisor\|alt registrador:inst4\|debouncer:deb\|contador:divisor\|alt " "create_clock -period 1.000 -name registrador:inst4\|debouncer:deb\|contador:divisor\|alt registrador:inst4\|debouncer:deb\|contador:divisor\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691346851435 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc1\|contador:divisor\|alt controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " "create_clock -period 1.000 -name controle:inst1\|debouncer:debounc1\|contador:divisor\|alt controle:inst1\|debouncer:debounc1\|contador:divisor\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691346851435 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador:inst\|alt contador:inst\|alt " "create_clock -period 1.000 -name contador:inst\|alt contador:inst\|alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1691346851435 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691346851435 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1691346851441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691346851443 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1691346851444 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1691346851456 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691346851567 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691346851567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.589 " "Worst-case setup slack is -7.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.589            -853.080 contador:inst12\|alt  " "   -7.589            -853.080 contador:inst12\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.619            -818.890 clock  " "   -6.619            -818.890 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.913             -90.826 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -4.913             -90.826 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.411             -15.041 registrador:inst4\|contador:div_sorteio\|alt  " "   -2.411             -15.041 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.836              -1.994 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "   -1.836              -1.994 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970              -1.678 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "   -0.970              -1.678 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419              -1.138 registrador:inst4\|contador:divisor\|alt  " "   -0.419              -1.138 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.075 contador:inst\|alt  " "   -0.075              -0.075 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691346851569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.044 " "Worst-case hold slack is -3.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.044              -3.044 contador:inst12\|alt  " "   -3.044              -3.044 contador:inst12\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.243             -13.465 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -2.243             -13.465 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 clock  " "    0.447               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 contador:inst\|alt  " "    0.453               0.000 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 registrador:inst4\|contador:div_sorteio\|alt  " "    0.454               0.000 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 registrador:inst4\|contador:divisor\|alt  " "    0.454               0.000 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "    0.502               0.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.724               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.724               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691346851583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691346851592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691346851595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -289.991 clock  " "   -3.000            -289.991 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -209.667 contador:inst12\|alt  " "   -1.487            -209.667 contador:inst12\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -1.487             -29.740 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 registrador:inst4\|contador:div_sorteio\|alt  " "   -1.487             -11.896 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 registrador:inst4\|contador:divisor\|alt  " "   -1.487              -5.948 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "   -1.487              -4.461 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "   -1.487              -4.461 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 contador:inst\|alt  " "   -1.487              -2.974 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346851604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691346851604 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691346851782 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691346851782 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1691346851788 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1691346851810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1691346852148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691346852270 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691346852301 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691346852301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.925 " "Worst-case setup slack is -6.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.925            -780.214 contador:inst12\|alt  " "   -6.925            -780.214 contador:inst12\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.200            -754.138 clock  " "   -6.200            -754.138 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.486             -81.038 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -4.486             -81.038 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.140             -13.457 registrador:inst4\|contador:div_sorteio\|alt  " "   -2.140             -13.457 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.562              -1.660 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "   -1.562              -1.660 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.896              -1.409 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "   -0.896              -1.409 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277              -0.726 registrador:inst4\|contador:divisor\|alt  " "   -0.277              -0.726 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 contador:inst\|alt  " "    0.032               0.000 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691346852306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.825 " "Worst-case hold slack is -2.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.825              -2.825 contador:inst12\|alt  " "   -2.825              -2.825 contador:inst12\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.057             -13.936 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -2.057             -13.936 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 clock  " "    0.399               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 contador:inst\|alt  " "    0.401               0.000 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 registrador:inst4\|contador:div_sorteio\|alt  " "    0.402               0.000 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 registrador:inst4\|contador:divisor\|alt  " "    0.403               0.000 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "    0.470               0.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.646               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691346852324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691346852333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691346852339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -289.991 clock  " "   -3.000            -289.991 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -210.256 contador:inst12\|alt  " "   -1.487            -210.256 contador:inst12\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -1.487             -29.740 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 registrador:inst4\|contador:div_sorteio\|alt  " "   -1.487             -11.896 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 registrador:inst4\|contador:divisor\|alt  " "   -1.487              -5.948 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.524 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "   -1.487              -4.524 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "   -1.487              -4.461 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 contador:inst\|alt  " "   -1.487              -2.974 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691346852348 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691346852537 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691346852537 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1691346852545 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691346852679 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1691346852690 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1691346852690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.834 " "Worst-case setup slack is -2.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.834            -297.757 contador:inst12\|alt  " "   -2.834            -297.757 contador:inst12\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.525            -244.547 clock  " "   -2.525            -244.547 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.664             -28.537 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -1.664             -28.537 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515              -2.627 registrador:inst4\|contador:div_sorteio\|alt  " "   -0.515              -2.627 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400              -0.400 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "   -0.400              -0.400 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.072 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "   -0.072              -0.072 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 registrador:inst4\|contador:divisor\|alt  " "    0.373               0.000 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 contador:inst\|alt  " "    0.536               0.000 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691346852696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.348 " "Worst-case hold slack is -1.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348              -1.348 contador:inst12\|alt  " "   -1.348              -1.348 contador:inst12\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.003              -6.049 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -1.003              -6.049 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 clock  " "    0.109               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 contador:inst\|alt  " "    0.187               0.000 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 registrador:inst4\|contador:div_sorteio\|alt  " "    0.187               0.000 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 registrador:inst4\|contador:divisor\|alt  " "    0.187               0.000 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "    0.195               0.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "    0.273               0.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691346852712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691346852722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1691346852728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -208.687 clock  " "   -3.000            -208.687 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -141.000 contador:inst12\|alt  " "   -1.000            -141.000 contador:inst12\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 song_starwars_25MHz:inst9\|controlador:control\|s1  " "   -1.000             -20.000 song_starwars_25MHz:inst9\|controlador:control\|s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 registrador:inst4\|contador:div_sorteio\|alt  " "   -1.000              -8.000 registrador:inst4\|contador:div_sorteio\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 registrador:inst4\|contador:divisor\|alt  " "   -1.000              -4.000 registrador:inst4\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt  " "   -1.000              -3.000 controle:inst1\|debouncer:debounc1\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt  " "   -1.000              -3.000 registrador:inst4\|debouncer:deb\|contador:divisor\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 contador:inst\|alt  " "   -1.000              -2.000 contador:inst\|alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1691346852738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1691346852738 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1691346852948 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1691346852948 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691346853333 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1691346853335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691346853450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 06 15:34:13 2023 " "Processing ended: Sun Aug 06 15:34:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691346853450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691346853450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691346853450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1691346853450 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1691346854581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691346854582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 06 15:34:14 2023 " "Processing started: Sun Aug 06 15:34:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691346854582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1691346854582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1691346854582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1691346854990 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projeto2.vho C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/simulation/modelsim/ simulation " "Generated file projeto2.vho in folder \"C:/Users/pedro/OneDrive/햞ea de Trabalho/ufpe_eletronica_digital/Projeto 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1691346855217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691346855249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 06 15:34:15 2023 " "Processing ended: Sun Aug 06 15:34:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691346855249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691346855249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691346855249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1691346855249 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus Prime Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1691346855899 ""}
