{
  "original_uri": "https://github.com/chisel-uvm/vhdl2verilog",
  "self": "http://localhost:1208/timemap/json/https://github.com/chisel-uvm/vhdl2verilog",
  "mementos": {
    "list": [
      {
        "datetime": "2020-12-15T12:42:29Z",
        "uri": "https://web.archive.org/web/20201215124229/https://github.com/chisel-uvm/vhdl2verilog"
      }
    ],
    "first": {
      "datetime": "2020-12-15T12:42:29Z",
      "uri": "https://web.archive.org/web/20201215124229/https://github.com/chisel-uvm/vhdl2verilog"
    },
    "last": {
      "datetime": "2020-12-15T12:42:29Z",
      "uri": "https://web.archive.org/web/20201215124229/https://github.com/chisel-uvm/vhdl2verilog"
    }
  },
  "timemap_uri": {
    "link_format": "http://localhost:1208/timemap/link/https://github.com/chisel-uvm/vhdl2verilog",
    "json_format": "http://localhost:1208/timemap/json/https://github.com/chisel-uvm/vhdl2verilog",
    "cdxj_format": "http://localhost:1208/timemap/cdxj/https://github.com/chisel-uvm/vhdl2verilog"
  },
  "timegate_uri": "http://localhost:1208/timegate/https://github.com/chisel-uvm/vhdl2verilog"
}
