# Pipelined RICS Processor
Design and VHDL implementation of RISC CPU with 5-stage pipeline.

# Team #4

| Name                  | Section | B. N |
|-----------------------|---------|------|
| Evram Youssef         | 1       | 9    |
| Remonda Talaat        | 1       | 20   |
| Mahmoud Adas          | 2       | 21   |
| Mohamed Shawky        | 2       | 16   |
