<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › rs690.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>rs690.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;radeon_asic.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>
<span class="cp">#include &quot;rs690d.h&quot;</span>

<span class="kt">int</span> <span class="nf">rs690_mc_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* read MC_STATUS */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">R_000090_MC_SYSTEM_STATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">G_000090_MC_SYSTEM_IDLE</span><span class="p">(</span><span class="n">tmp</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rs690_gpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* FIXME: is this correct ? */</span>
	<span class="n">r420_pipes_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rs690_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Failed to wait MC idle while &quot;</span>
		       <span class="s">&quot;programming pipes. Bad things might happen.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">union</span> <span class="n">igp_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">_ATOM_INTEGRATED_SYSTEM_INFO</span> <span class="n">info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">_ATOM_INTEGRATED_SYSTEM_INFO_V2</span> <span class="n">info_v2</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">rs690_pm_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">GetIndexIntoMasterTable</span><span class="p">(</span><span class="n">DATA</span><span class="p">,</span> <span class="n">IntegratedSystemInfo</span><span class="p">);</span>
	<span class="k">union</span> <span class="n">igp_info</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="kt">uint16_t</span> <span class="n">data_offset</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">frev</span><span class="p">,</span> <span class="n">crev</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">atom_parse_data_header</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
				   <span class="o">&amp;</span><span class="n">frev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">crev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data_offset</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">info</span> <span class="o">=</span> <span class="p">(</span><span class="k">union</span> <span class="n">igp_info</span> <span class="o">*</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">+</span> <span class="n">data_offset</span><span class="p">);</span>

		<span class="cm">/* Get various system informations from bios */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">crev</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">tmp</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_sideport_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">info</span><span class="p">.</span><span class="n">ulBootUpMemoryClock</span><span class="p">));</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_sideport_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_sideport_mclk</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">le16_to_cpu</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">info</span><span class="p">.</span><span class="n">usK8MemoryClock</span><span class="p">))</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_system_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">le16_to_cpu</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">info</span><span class="p">.</span><span class="n">usK8MemoryClock</span><span class="p">));</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_mclk</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_system_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_mclk</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_system_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_system_mclk</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_system_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">400</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_ht_link_clk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">le16_to_cpu</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">info</span><span class="p">.</span><span class="n">usFSBClock</span><span class="p">));</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_ht_link_width</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">info</span><span class="p">.</span><span class="n">ucHTLinkWidth</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">tmp</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_sideport_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">info_v2</span><span class="p">.</span><span class="n">ulBootUpSidePortClock</span><span class="p">));</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_sideport_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_sideport_mclk</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">info_v2</span><span class="p">.</span><span class="n">ulBootUpUMAClock</span><span class="p">))</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_system_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">info_v2</span><span class="p">.</span><span class="n">ulBootUpUMAClock</span><span class="p">));</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_mclk</span><span class="p">)</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_system_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">.</span><span class="n">default_mclk</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_system_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">66700</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_system_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_system_mclk</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_ht_link_clk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">info_v2</span><span class="p">.</span><span class="n">ulHTLinkFreq</span><span class="p">));</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_ht_link_clk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_ht_link_clk</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_ht_link_width</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">le16_to_cpu</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">info_v2</span><span class="p">.</span><span class="n">usMinHTLinkWidth</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="cm">/* We assume the slower possible clock ie worst case */</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_sideport_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_system_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_ht_link_clk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_ht_link_width</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No integrated system info for your GPU, using safe default</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* We assume the slower possible clock ie worst case */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_sideport_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_system_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_ht_link_clk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_ht_link_width</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No integrated system info for your GPU, using safe default</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Compute various bandwidth */</span>
	<span class="cm">/* k8_bandwidth = (memory_clk / 2) * 2 * 8 * 0.5 = memory_clk * 4  */</span>
	<span class="n">tmp</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">k8_bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_system_mclk</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="cm">/* ht_bandwidth = ht_clk * 2 * ht_width / 8 * 0.8</span>
<span class="cm">	 *              = ht_clk * ht_width / 5</span>
<span class="cm">	 */</span>
	<span class="n">tmp</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">ht_bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_ht_link_clk</span><span class="p">,</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_ht_link_width</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">ht_bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">ht_bandwidth</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span><span class="p">.</span><span class="n">full</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">max_bandwidth</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* HT link is a limiting factor */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">max_bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* sideport_bandwidth = (sideport_clk / 2) * 2 * 2 * 0.7</span>
<span class="cm">	 *                    = (sideport_clk * 14) / 10</span>
<span class="cm">	 */</span>
	<span class="n">tmp</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">14</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">sideport_bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_sideport_mclk</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">sideport_bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">sideport_bandwidth</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs690_mc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">base</span><span class="p">;</span>

	<span class="n">rs400_gart_adjust_size</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_MEMSIZE</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_base</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span><span class="p">;</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">R_000100_MCCFG_FB_LOCATION</span><span class="p">);</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">G_000100_MC_FB_START</span><span class="p">(</span><span class="n">base</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">igp_sideport_enabled</span> <span class="o">=</span> <span class="n">radeon_atombios_sideport_present</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rs690_pm_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_vram_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_base_align</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">radeon_gtt_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">);</span>
	<span class="n">radeon_update_bandwidth_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs690_line_buffer_adjust</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode1</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Line Buffer Setup</span>
<span class="cm">	 * There is a single line buffer shared by both display controllers.</span>
<span class="cm">	 * R_006520_DC_LB_MEMORY_SPLIT controls how that line buffer is shared between</span>
<span class="cm">	 * the display controllers.  The paritioning can either be done</span>
<span class="cm">	 * manually or via one of four preset allocations specified in bits 1:0:</span>
<span class="cm">	 *  0 - line buffer is divided in half and shared between crtc</span>
<span class="cm">	 *  1 - D1 gets 3/4 of the line buffer, D2 gets 1/4</span>
<span class="cm">	 *  2 - D1 gets the whole buffer</span>
<span class="cm">	 *  3 - D1 gets 1/4 of the line buffer, D2 gets 3/4</span>
<span class="cm">	 * Setting bit 2 of R_006520_DC_LB_MEMORY_SPLIT controls switches to manual</span>
<span class="cm">	 * allocation mode. In manual allocation mode, D1 always starts at 0,</span>
<span class="cm">	 * D1 end/2 is specified in bits 14:4; D2 allocation follows D1.</span>
<span class="cm">	 */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_006520_DC_LB_MEMORY_SPLIT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">C_006520_DC_LB_MEMORY_SPLIT</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">C_006520_DC_LB_MEMORY_SPLIT_MODE</span><span class="p">;</span>
	<span class="cm">/* auto */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode1</span> <span class="o">&amp;&amp;</span> <span class="n">mode2</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mode1</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">&gt;</span> <span class="n">mode2</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mode1</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">&gt;</span> <span class="mi">2560</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">V_006520_DC_LB_MEMORY_SPLIT_D1_3Q_D2_1Q</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">V_006520_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mode2</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">&gt;</span> <span class="n">mode1</span><span class="o">-&gt;</span><span class="n">hdisplay</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mode2</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">&gt;</span> <span class="mi">2560</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">V_006520_DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">V_006520_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">V_006520_DC_LB_MEMORY_SPLIT_D1HALF_D2HALF</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mode1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">V_006520_DC_LB_MEMORY_SPLIT_D1_ONLY</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mode2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">V_006520_DC_LB_MEMORY_SPLIT_D1_1Q_D2_3Q</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006520_DC_LB_MEMORY_SPLIT</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">rs690_watermark</span> <span class="p">{</span>
	<span class="n">u32</span>        <span class="n">lb_request_fifo_depth</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">num_line_pair</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">estimated_width</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">worst_case_latency</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">consumption_rate</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">active_time</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">dbpp</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">priority_mark_max</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">priority_mark</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">sclk</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">rs690_crtc_bandwidth_compute</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">rs690_watermark</span> <span class="o">*</span><span class="n">wm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">pclk</span><span class="p">,</span> <span class="n">request_fifo_depth</span><span class="p">,</span> <span class="n">tolerable_latency</span><span class="p">,</span> <span class="n">estimated_width</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">consumption_time</span><span class="p">,</span> <span class="n">line_time</span><span class="p">,</span> <span class="n">chunk_time</span><span class="p">,</span> <span class="n">read_delay_latency</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* FIXME: wouldn&#39;t it better to set priority mark to maximum */</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">lb_request_fifo_depth</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">2</span><span class="p">))</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_line_pair</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_line_pair</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">crtc_hdisplay</span><span class="p">);</span>
	<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">256</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
	<span class="n">request_fifo_depth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_line_pair</span><span class="p">);</span>
	<span class="n">request_fifo_depth</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_ceil</span><span class="p">(</span><span class="n">request_fifo_depth</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">&lt;</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">4</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">lb_request_fifo_depth</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">lb_request_fifo_depth</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">request_fifo_depth</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Determine consumption rate</span>
<span class="cm">	 *  pclk = pixel clock period(ns) = 1000 / (mode.clock / 1000)</span>
<span class="cm">	 *  vtaps = number of vertical taps,</span>
<span class="cm">	 *  vsc = vertical scaling ratio, defined as source/destination</span>
<span class="cm">	 *  hsc = horizontal scaling ration, defined as source/destination</span>
<span class="cm">	 */</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="n">pclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">rmx_type</span> <span class="o">!=</span> <span class="n">RMX_OFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">vsc</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">hsc</span><span class="p">);</span>
		<span class="n">c</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
		<span class="n">consumption_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">pclk</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">consumption_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">pclk</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">consumption_time</span><span class="p">);</span>


	<span class="cm">/* Determine line time</span>
<span class="cm">	 *  LineTime = total time for one line of displayhtotal</span>
<span class="cm">	 *  LineTime = total number of horizontal pixels</span>
<span class="cm">	 *  pclk = pixel clock period(ns)</span>
<span class="cm">	 */</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">.</span><span class="n">crtc_htotal</span><span class="p">);</span>
	<span class="n">line_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">pclk</span><span class="p">);</span>

	<span class="cm">/* Determine active time</span>
<span class="cm">	 *  ActiveTime = time of active region of display within one line,</span>
<span class="cm">	 *  hactive = total number of horizontal active pixels</span>
<span class="cm">	 *  htotal = total number of horizontal pixels</span>
<span class="cm">	 */</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">.</span><span class="n">crtc_htotal</span><span class="p">);</span>
	<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">.</span><span class="n">crtc_hdisplay</span><span class="p">);</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">line_time</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">active_time</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>

	<span class="cm">/* Maximun bandwidth is the minimun bandwidth of all component */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">max_bandwidth</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">core_bandwidth</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">igp_sideport_enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">max_bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">sideport_bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">&amp;&amp;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">sideport_bandwidth</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">max_bandwidth</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">sideport_bandwidth</span><span class="p">;</span>
		<span class="n">read_delay_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">370</span> <span class="o">*</span> <span class="mi">800</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
		<span class="n">read_delay_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">read_delay_latency</span><span class="p">,</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">igp_sideport_mclk</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">max_bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">k8_bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">&amp;&amp;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">k8_bandwidth</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">max_bandwidth</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">k8_bandwidth</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">max_bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">ht_bandwidth</span><span class="p">.</span><span class="n">full</span> <span class="o">&amp;&amp;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">ht_bandwidth</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">max_bandwidth</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">ht_bandwidth</span><span class="p">;</span>
		<span class="n">read_delay_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">5000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* sclk = system clocks(ns) = 1000 / max_bandwidth / 16 */</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">sclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">max_bandwidth</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">sclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">sclk</span><span class="p">);</span>
	<span class="cm">/* Determine chunk time</span>
<span class="cm">	 * ChunkTime = the time it takes the DCP to send one chunk of data</span>
<span class="cm">	 * to the LB which consists of pipeline delay and inter chunk gap</span>
<span class="cm">	 * sclk = system clock(ns)</span>
<span class="cm">	 */</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">256</span> <span class="o">*</span> <span class="mi">13</span><span class="p">);</span>
	<span class="n">chunk_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">sclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">chunk_time</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">chunk_time</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>

	<span class="cm">/* Determine the worst case latency</span>
<span class="cm">	 * NumLinePair = Number of line pairs to request(1=2 lines, 2=4 lines)</span>
<span class="cm">	 * WorstCaseLatency = worst case time from urgent to when the MC starts</span>
<span class="cm">	 *                    to return data</span>
<span class="cm">	 * READ_DELAY_IDLE_MAX = constant of 1us</span>
<span class="cm">	 * ChunkTime = time it takes the DCP to send one chunk of data to the LB</span>
<span class="cm">	 *             which consists of pipeline delay and inter chunk gap</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">num_line_pair</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">worst_case_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">chunk_time</span><span class="p">);</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">worst_case_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">read_delay_latency</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">worst_case_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">chunk_time</span><span class="p">);</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">worst_case_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">read_delay_latency</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Determine the tolerable latency</span>
<span class="cm">	 * TolerableLatency = Any given request has only 1 line time</span>
<span class="cm">	 *                    for the data to be returned</span>
<span class="cm">	 * LBRequestFifoDepth = Number of chunk requests the LB can</span>
<span class="cm">	 *                      put into the request FIFO for a display</span>
<span class="cm">	 *  LineTime = total time for one line of display</span>
<span class="cm">	 *  ChunkTime = the time it takes the DCP to send one chunk</span>
<span class="cm">	 *              of data to the LB which consists of</span>
<span class="cm">	 *  pipeline delay and inter chunk gap</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="mi">2</span><span class="o">+</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">lb_request_fifo_depth</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">request_fifo_depth</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">line_time</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">lb_request_fifo_depth</span> <span class="o">-</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">request_fifo_depth</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">tolerable_latency</span><span class="p">,</span> <span class="n">chunk_time</span><span class="p">);</span>
		<span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">line_time</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* We assume worst case 32bits (4 bytes) */</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">dbpp</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>

	<span class="cm">/* Determine the maximum priority mark</span>
<span class="cm">	 *  width = viewport width in pixels</span>
<span class="cm">	 */</span>
	<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">.</span><span class="n">crtc_hdisplay</span><span class="p">);</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark_max</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
	<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_ceil</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark_max</span><span class="p">);</span>

	<span class="cm">/* Determine estimated width */</span>
	<span class="n">estimated_width</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">tolerable_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">worst_case_latency</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="n">estimated_width</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">estimated_width</span><span class="p">,</span> <span class="n">consumption_time</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">estimated_width</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">crtc</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">.</span><span class="n">crtc_hdisplay</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">estimated_width</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_ceil</span><span class="p">(</span><span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark</span><span class="p">);</span>
		<span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">wm</span><span class="o">-&gt;</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs690_bandwidth_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode0</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode1</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rs690_watermark</span> <span class="n">wm0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rs690_watermark</span> <span class="n">wm1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">d1mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">S_006548_D1MODE_PRIORITY_A_OFF</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">d2mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">S_006548_D1MODE_PRIORITY_A_OFF</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">fixed20_12</span> <span class="n">priority_mark02</span><span class="p">,</span> <span class="n">priority_mark12</span><span class="p">,</span> <span class="n">fill_rate</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">;</span>

	<span class="n">radeon_update_display_priority</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">mode0</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">mode1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Set display0/1 priority up in the memory controller for</span>
<span class="cm">	 * modes if the user specifies HIGH for displaypriority</span>
<span class="cm">	 * option.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS690</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS740</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_MC</span><span class="p">(</span><span class="n">R_000104_MC_INIT_MISC_LAT_TIMER</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="n">C_000104_MC_DISP0R_INIT_LAT</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="n">C_000104_MC_DISP1R_INIT_LAT</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mode0</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_000104_MC_DISP0R_INIT_LAT</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mode1</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_000104_MC_DISP1R_INIT_LAT</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000104_MC_INIT_MISC_LAT_TIMER</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rs690_line_buffer_adjust</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">mode0</span><span class="p">,</span> <span class="n">mode1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS690</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS740</span><span class="p">))</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006C9C_DCP_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS780</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS880</span><span class="p">))</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006C9C_DCP_CONTROL</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">rs690_crtc_bandwidth_compute</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">wm0</span><span class="p">);</span>
	<span class="n">rs690_crtc_bandwidth_compute</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">wm1</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">lb_request_fifo_depth</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">lb_request_fifo_depth</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006D58_LB_MAX_REQ_OUTSTANDING</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode0</span> <span class="o">&amp;&amp;</span> <span class="n">mode1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">dbpp</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">64</span><span class="p">)</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">dbpp</span><span class="p">,</span> <span class="n">wm0</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">dbpp</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">64</span><span class="p">)</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">dbpp</span><span class="p">,</span> <span class="n">wm1</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">sclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">wm0</span><span class="p">.</span><span class="n">active_time</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">+</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">wm1</span><span class="p">.</span><span class="n">active_time</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">+</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark02</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark12</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">d1mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark02</span><span class="p">);</span>
		<span class="n">d2mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark12</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">d1mode_priority_a_cnt</span> <span class="o">|=</span> <span class="n">S_006548_D1MODE_PRIORITY_A_ALWAYS_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">d2mode_priority_a_cnt</span> <span class="o">|=</span> <span class="n">S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mode0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">dbpp</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">64</span><span class="p">)</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">dbpp</span><span class="p">,</span> <span class="n">wm0</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">sclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">wm0</span><span class="p">.</span><span class="n">active_time</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">+</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm0</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark02</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark02</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm0</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">d1mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark02</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">d1mode_priority_a_cnt</span> <span class="o">|=</span> <span class="n">S_006548_D1MODE_PRIORITY_A_ALWAYS_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mode1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">dbpp</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">64</span><span class="p">)</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">dbpp</span><span class="p">,</span> <span class="n">wm1</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">num_line_pair</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">sclk</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">fill_rate</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">wm1</span><span class="p">.</span><span class="n">active_time</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">+</span> <span class="n">b</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">a</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">worst_case_latency</span><span class="p">,</span>
						<span class="n">wm1</span><span class="p">.</span><span class="n">consumption_rate</span><span class="p">);</span>
			<span class="n">b</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark12</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
			<span class="n">priority_mark12</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">wm1</span><span class="p">.</span><span class="n">priority_mark_max</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
		<span class="n">d2mode_priority_a_cnt</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">priority_mark12</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">d2mode_priority_a_cnt</span> <span class="o">|=</span> <span class="n">S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006548_D1MODE_PRIORITY_A_CNT</span><span class="p">,</span> <span class="n">d1mode_priority_a_cnt</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00654C_D1MODE_PRIORITY_B_CNT</span><span class="p">,</span> <span class="n">d1mode_priority_a_cnt</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006D48_D2MODE_PRIORITY_A_CNT</span><span class="p">,</span> <span class="n">d2mode_priority_a_cnt</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_006D4C_D2MODE_PRIORITY_B_CNT</span><span class="p">,</span> <span class="n">d2mode_priority_a_cnt</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">uint32_t</span> <span class="nf">rs690_mc_rreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000078_MC_INDEX</span><span class="p">,</span> <span class="n">S_000078_MC_IND_ADDR</span><span class="p">(</span><span class="n">reg</span><span class="p">));</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_00007C_MC_DATA</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000078_MC_INDEX</span><span class="p">,</span> <span class="o">~</span><span class="n">C_000078_MC_IND_ADDR</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs690_mc_wreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000078_MC_INDEX</span><span class="p">,</span> <span class="n">S_000078_MC_IND_ADDR</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">S_000078_MC_IND_WR_EN</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00007C_MC_DATA</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000078_MC_INDEX</span><span class="p">,</span> <span class="mh">0x7F</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs690_mc_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rv515_mc_save</span> <span class="n">save</span><span class="p">;</span>

	<span class="cm">/* Stops all mc clients */</span>
	<span class="n">rv515_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>

	<span class="cm">/* Wait for mc idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rs690_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait MC idle timeout before updating MC.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* Program MC, should be a 32bits limited address space */</span>
	<span class="n">WREG32_MC</span><span class="p">(</span><span class="n">R_000100_MCCFG_FB_LOCATION</span><span class="p">,</span>
			<span class="n">S_000100_MC_FB_START</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_000100_MC_FB_TOP</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000134_HDP_FB_LOCATION</span><span class="p">,</span>
		<span class="n">S_000134_HDP_FB_START</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">rv515_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">rs690_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">rs690_mc_program</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Resume clock */</span>
	<span class="n">rv515_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize GPU configuration (# pipes, ...) */</span>
	<span class="n">rs690_gpu_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize GART (initialize after TTM so we can allocate</span>
<span class="cm">	 * memory through TTM but finalize after TTM) */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">rs400_gart_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* allocate wb buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_wb_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable IRQ */</span>
	<span class="n">rs600_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r300</span><span class="p">.</span><span class="n">hdp_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_HOST_PATH_CNTL</span><span class="p">);</span>
	<span class="cm">/* 1M ring buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cp_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_ring_tests</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_audio_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing audio</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rs690_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Make sur GART are not working */</span>
	<span class="n">rs400_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Resume clock before doing reset */</span>
	<span class="n">rv515_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Reset gpu before posting otherwise ATOM will enter infinite loop */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_asic_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">),</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0007C0_CP_STAT</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="cm">/* post */</span>
	<span class="n">atom_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">atom_context</span><span class="p">);</span>
	<span class="cm">/* Resume clock after posting */</span>
	<span class="n">rv515_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">rs690_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rs690_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">radeon_ib_pool_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r600_audio_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_cp_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rs600_irq_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rs400_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rs690_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r600_audio_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gem_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rs400_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_fence_driver_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_bo_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_atombios_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rs690_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Disable VGA */</span>
	<span class="n">rv515_vga_render_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize scratch registers */</span>
	<span class="n">radeon_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* restore some register to sane defaults */</span>
	<span class="n">r100_restore_sanity</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* TODO: disable VGA need to use VGA request */</span>
	<span class="cm">/* BIOS*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_get_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_atombios_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Expecting atombios for RV515 GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Reset gpu before posting otherwise ATOM will enter infinite loop */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_asic_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">),</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0007C0_CP_STAT</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="cm">/* check if cards are posted or not */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_boot_test_post_card</span><span class="p">(</span><span class="n">rdev</span><span class="p">)</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Initialize clocks */</span>
	<span class="n">radeon_get_clock_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">);</span>
	<span class="cm">/* initialize memory controller */</span>
	<span class="n">rs690_mc_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rv515_debugfs</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Fence driver */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_irq_kms_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* Memory manager */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">rs400_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">rs600_set_safe_registers</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IB initialization failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">rs690_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Somethings want wront with the accel init stop accel */</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Disabling GPU acceleration</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r100_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rs400_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
