
*** Running vivado
    with args -log design_1_Interlock_v3_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Interlock_v3_0_1.tcl


****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:14 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_Interlock_v3_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Latch_v2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Latch_v3/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Interlock_v3/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v2/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Interlock_v2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_Interlock_v3_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16574
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2801.906 ; gain = 0.000 ; free physical = 2046 ; free virtual = 6218
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Interlock_v3_0_1' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_4/Prueba_4/Prueba_4.gen/sources_1/bd/design_1/ip/design_1_Interlock_v3_0_1/synth/design_1_Interlock_v3_0_1.v:56]
INFO: [Synth 8-6157] synthesizing module 'Interlock_v3_v1_0' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_4/Prueba_4/Prueba_4.gen/sources_1/bd/design_1/ipshared/96b5/hdl/Interlock_v3_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'Interlock_v3_v1_0_S_AXI' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_4/Prueba_4/Prueba_4.gen/sources_1/bd/design_1/ipshared/96b5/hdl/Interlock_v3_v1_0_S_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_4/Prueba_4/Prueba_4.gen/sources_1/bd/design_1/ipshared/96b5/hdl/Interlock_v3_v1_0_S_AXI.v:248]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_4/Prueba_4/Prueba_4.gen/sources_1/bd/design_1/ipshared/96b5/hdl/Interlock_v3_v1_0_S_AXI.v:421]
INFO: [Synth 8-6155] done synthesizing module 'Interlock_v3_v1_0_S_AXI' (1#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_4/Prueba_4/Prueba_4.gen/sources_1/bd/design_1/ipshared/96b5/hdl/Interlock_v3_v1_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Interlock_v3_v1_0' (2#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_4/Prueba_4/Prueba_4.gen/sources_1/bd/design_1/ipshared/96b5/hdl/Interlock_v3_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Interlock_v3_0_1' (3#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_4/Prueba_4/Prueba_4.gen/sources_1/bd/design_1/ip/design_1_Interlock_v3_0_1/synth/design_1_Interlock_v3_0_1.v:56]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module Interlock_v3_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module Interlock_v3_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module Interlock_v3_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module Interlock_v3_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module Interlock_v3_v1_0_S_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module Interlock_v3_v1_0_S_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2801.906 ; gain = 0.000 ; free physical = 1764 ; free virtual = 5937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2801.906 ; gain = 0.000 ; free physical = 1760 ; free virtual = 5933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2801.906 ; gain = 0.000 ; free physical = 1760 ; free virtual = 5933
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.906 ; gain = 0.000 ; free physical = 1755 ; free virtual = 5928
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.832 ; gain = 0.000 ; free physical = 2606 ; free virtual = 6779
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2865.832 ; gain = 0.000 ; free physical = 2606 ; free virtual = 6779
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2675 ; free virtual = 6848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2675 ; free virtual = 6848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2675 ; free virtual = 6848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2664 ; free virtual = 6838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 8     
	   8 Input   32 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module design_1_Interlock_v3_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module design_1_Interlock_v3_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module design_1_Interlock_v3_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module design_1_Interlock_v3_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module design_1_Interlock_v3_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module design_1_Interlock_v3_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2662 ; free virtual = 6840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2542 ; free virtual = 6720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2542 ; free virtual = 6720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2537 ; free virtual = 6714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2537 ; free virtual = 6714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2537 ; free virtual = 6714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2537 ; free virtual = 6714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2537 ; free virtual = 6714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2537 ; free virtual = 6714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2537 ; free virtual = 6714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     1|
|4     |LUT4  |     7|
|5     |LUT5  |    64|
|6     |LUT6  |    75|
|7     |MUXF7 |    32|
|8     |FDRE  |   331|
|9     |FDSE  |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2537 ; free virtual = 6714
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2865.832 ; gain = 0.000 ; free physical = 2594 ; free virtual = 6771
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2865.832 ; gain = 63.926 ; free physical = 2594 ; free virtual = 6771
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.832 ; gain = 0.000 ; free physical = 2680 ; free virtual = 6858
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.832 ; gain = 0.000 ; free physical = 2620 ; free virtual = 6798
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5f9ce9b2
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2865.832 ; gain = 64.031 ; free physical = 2819 ; free virtual = 6997
INFO: [Common 17-1381] The checkpoint '/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_4/Prueba_4/Prueba_4.runs/design_1_Interlock_v3_0_1_synth_1/design_1_Interlock_v3_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Interlock_v3_0_1, cache-ID = 7c7aa28d8ae03586
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_4/Prueba_4/Prueba_4.runs/design_1_Interlock_v3_0_1_synth_1/design_1_Interlock_v3_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Interlock_v3_0_1_utilization_synth.rpt -pb design_1_Interlock_v3_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 15:53:35 2024...
