INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:47:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.106ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 2.249ns (32.358%)  route 4.701ns (67.642%))
  Logic Levels:           25  (CARRY4=11 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2845, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X11Y127        FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf0/operator/sigProdExt_c2_reg[25]/Q
                         net (fo=3, routed)           0.433     1.157    mulf0/operator/sigProdExt_c2[25]
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.043     1.200 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.168     1.368    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I3_O)        0.043     1.411 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.346     1.756    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X8Y127         LUT5 (Prop_lut5_I1_O)        0.043     1.799 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.799    mulf0/operator/RoundingAdder/S[0]
    SLICE_X8Y127         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.037 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.037    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X8Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.087 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.087    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.137 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.137    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.187 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.187    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.237 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.237    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X8Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.287 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.287    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X8Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.337 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.337    mulf0/operator/RoundingAdder/ltOp_carry__2_i_16_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.439 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/O[0]
                         net (fo=6, routed)           0.335     2.774    mulf0/operator/RoundingAdder/ip_result__0[28]
    SLICE_X9Y134         LUT4 (Prop_lut4_I0_O)        0.119     2.893 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_11/O
                         net (fo=1, routed)           0.212     3.105    mulf0/operator/RoundingAdder/level4_c1[9]_i_11_n_0
    SLICE_X9Y133         LUT5 (Prop_lut5_I4_O)        0.043     3.148 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_10/O
                         net (fo=34, routed)          0.261     3.409    mulf0/operator/RoundingAdder/level4_c1[9]_i_10_n_0
    SLICE_X10Y132        LUT6 (Prop_lut6_I3_O)        0.043     3.452 r  mulf0/operator/RoundingAdder/level4_c1[2]_i_5/O
                         net (fo=3, routed)           0.522     3.974    mulf0/operator/RoundingAdder/mulf0_result[0]
    SLICE_X9Y135         LUT6 (Prop_lut6_I2_O)        0.043     4.017 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_24/O
                         net (fo=1, routed)           0.263     4.280    mulf0/operator/RoundingAdder/level4_c1[25]_i_24_n_0
    SLICE_X11Y133        LUT6 (Prop_lut6_I5_O)        0.043     4.323 f  mulf0/operator/RoundingAdder/level4_c1[25]_i_17/O
                         net (fo=1, routed)           0.137     4.460    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp__21
    SLICE_X11Y133        LUT6 (Prop_lut6_I5_O)        0.043     4.503 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_8/O
                         net (fo=8, routed)           0.398     4.901    control_merge1/tehb/control/excExpFracY_c0[23]
    SLICE_X13Y134        LUT3 (Prop_lut3_I2_O)        0.043     4.944 r  control_merge1/tehb/control/ltOp_carry__2_i_21/O
                         net (fo=1, routed)           0.170     5.114    mulf0/operator/RoundingAdder/ltOp_carry__2
    SLICE_X12Y133        LUT6 (Prop_lut6_I5_O)        0.043     5.157 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.157    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X12Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.330 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.330    addf0/operator/ltOp_carry__2_n_0
    SLICE_X12Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.452 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.203     5.655    control_merge1/tehb/control/CO[0]
    SLICE_X13Y134        LUT2 (Prop_lut2_I0_O)        0.127     5.782 r  control_merge1/tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.251     6.033    addf0/operator/p_1_in[0]
    SLICE_X11Y134        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.261     6.294 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.588     6.882    addf0/operator/RightShifterComponent/O[2]
    SLICE_X11Y137        LUT6 (Prop_lut6_I2_O)        0.118     7.000 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.097     7.097    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X11Y137        LUT4 (Prop_lut4_I0_O)        0.043     7.140 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.319     7.458    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X11Y137        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=2845, unset)         0.483     5.683    addf0/operator/RightShifterComponent/clk
    SLICE_X11Y137        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X11Y137        FDRE (Setup_fdre_C_R)       -0.295     5.352    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                 -2.106    




