INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jun 28 15:06:43 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fmul_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.784ns  (required time - arrival time)
  Source:                 oehb/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            operator/guard_c15_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.481ns (23.897%)  route 1.532ns (76.103%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 2.595 - 1.250 ) 
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=597, unset)          1.454     1.454    oehb/clk
    SLICE_X19Y105        FDRE                                         r  oehb/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y105        FDRE (Prop_fdre_C_Q)         0.269     1.723 f  oehb/outputValid_reg/Q
                         net (fo=1, routed)           0.142     1.865    oehb/result_valid
    SLICE_X18Y105        LUT2 (Prop_lut2_I1_O)        0.053     1.918 r  oehb/lhs_ready_INST_0_i_1/O
                         net (fo=602, routed)         0.691     2.610    oehb/oehb_ready
    SLICE_X19Y103        LUT2 (Prop_lut2_I0_O)        0.053     2.663 r  oehb/guard_c15_i_7/O
                         net (fo=4, routed)           0.255     2.918    operator/guard_c15_reg_1
    SLICE_X19Y102        LUT6 (Prop_lut6_I4_O)        0.053     2.971 r  operator/guard_c15_i_2/O
                         net (fo=1, routed)           0.443     3.414    operator/guard_c15_i_2_n_0
    SLICE_X19Y102        LUT5 (Prop_lut5_I0_O)        0.053     3.467 r  operator/guard_c15_i_1/O
                         net (fo=1, routed)           0.000     3.467    operator/guard_c15_i_1_n_0
    SLICE_X19Y102        FDRE                                         r  operator/guard_c15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.250     1.250 r  
                                                      0.000     1.250 r  clk (IN)
                         net (fo=597, unset)          1.345     2.595    operator/clk
    SLICE_X19Y102        FDRE                                         r  operator/guard_c15_reg/C
                         clock pessimism              0.088     2.683    
                         clock uncertainty           -0.035     2.648    
    SLICE_X19Y102        FDRE (Setup_fdre_C_D)        0.035     2.683    operator/guard_c15_reg
  -------------------------------------------------------------------
                         required time                          2.683    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                 -0.784    





Clock Frequency: 800 MHz
Clock Period: 1.25000000000000000000 ns
Worst Negative Slack (WNS): -0.784 ns
