Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Feb 23 15:01:29 2025
| Host         : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu48dr
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   111 |
|    Minimum number of control sets                        |   111 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   144 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   111 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |    21 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    59 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             191 |           69 |
| Yes          | No                    | No                     |            1850 |          343 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2609 |          542 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                            Enable Signal                                                                           |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                            | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                               | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                 |                                                                                                                                                     |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/push                                                                                           |                                                                                                                                                     |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                                            | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                    |                                                                                                                                                     |                1 |              1 |         1.00 |
|  ap_clk      |                                                                                                                                                                    | bd_0_i/hls_inst/inst/control_s_axi_U/ap_sync_reg_read_task_U0_ap_ready                                                                              |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/input_r_U/count[1]_i_1_n_3                                                                                                                    | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/flow_control_loop_pipe_sequential_init_U/icmp_ln58_1_reg_407_pp0_iter2_reg_reg[0] | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                                                         |                                                                                                                                                     |                2 |              2 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ier10_out                                                                                                                 | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/out_r_c_U/addr[1]_i_1_n_3                                                                                                                     | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_U0/E[0]                                                                                                                                   | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              2 |         2.00 |
|  ap_clk      |                                                                                                                                                                    | bd_0_i/hls_inst/inst/read_task_U0/ap_sync_reg_channel_write_input_r                                                                                 |                1 |              2 |         2.00 |
|  ap_clk      |                                                                                                                                                                    | bd_0_i/hls_inst/inst/fir_U0/ap_sync_reg_channel_write_output_r                                                                                      |                2 |              2 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/N_c1_channel_U/mOutPtr[2]_i_1__11_n_3                                                                                                         | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_U0/p_3_in_0                                                                                                                               | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_U0/empty_n_reg_0[0]                                                                                                                       | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              3 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/out_r_c_U/mOutPtr[2]_i_1__13_n_3                                                                                                              | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                             | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_3                                                                             | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_3                                                                                          | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                  | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                   |                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_U0/p_3_in_0                                                                                                                               | bd_0_i/hls_inst/inst/fir_U0/flow_control_loop_delay_pipe_U/ap_loop_init_reg_2                                                                       |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                                                                                                         |                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/push                                                                              | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_3                                                                                          | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                           | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__7_n_3                                                                                        | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__6_n_3                                                                                        | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__10_n_3                                                                                        | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/full_n_reg[0]                                                                                    | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__8_n_3                                                                           | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                        | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                               | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WLAST_Dummy_reg[0]                                                                  | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__9_n_3                                                                          | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                            | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_3                                                                            | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                3 |              6 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                          | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_3                                                             |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                         | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_3                                                               |                1 |              7 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[7]_i_1__1_n_3                                                                                      | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                           | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                             |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/user_resp/mOutPtr[7]_i_1__0_n_3                                                                                     | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[7]_i_1_n_3                                                                                        | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                       | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_task_U0/fpext_32ns_64_2_no_dsp_1_U3/ap_enable_reg_pp0_iter72_reg                                                                         | bd_0_i/hls_inst/inst/read_task_U0/flow_control_loop_delay_pipe_U/ap_loop_init_reg_0                                                                 |                4 |              9 |         2.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_3                                                                                        | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/raddr[6]_i_1__0_n_3                                                                                        | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |             11 |         5.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/raddr[6]_i_1_n_3                                                                                          | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                2 |             11 |         5.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_task_U0/p_4_in_0                                                                                                                         |                                                                                                                                                     |                7 |             19 |         2.71 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_task_U0/write_task_U0_out_r_read                                                                                                        | bd_0_i/hls_inst/inst/N_c_channel_U/U_top_fifo_w32_d2_S_ShiftReg/empty_n_reg                                                                         |               10 |             28 |         2.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_task_U0/fpext_32ns_64_2_no_dsp_1_U3/ap_enable_reg_pp0_iter72_reg                                                                         | bd_0_i/hls_inst/inst/read_task_U0/zext_ln43_reg_570[27]_i_1_n_3                                                                                     |               19 |             28 |         1.47 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/flow_control_loop_pipe_sequential_init_U/icmp_ln58_1_reg_407_pp0_iter2_reg_reg[0] |                                                                                                                                                     |               11 |             29 |         2.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                                                         | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_3                                                                                              |               19 |             30 |         1.58 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/flow_control_loop_pipe_sequential_init_U/icmp_ln58_1_reg_407_pp0_iter2_reg_reg[0] | bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/empty_reg_433                                                      |               11 |             31 |         2.82 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/flow_control_loop_pipe_sequential_init_U/E[0]                                     | bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0] |                5 |             31 |         6.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_task_U0/flow_control_loop_delay_pipe_U/E[0]                                                                                              | bd_0_i/hls_inst/inst/read_task_U0/flow_control_loop_delay_pipe_U/SR[0]                                                                              |                5 |             31 |         6.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_U0/flow_control_loop_delay_pipe_U/E[0]                                                                                                    | bd_0_i/hls_inst/inst/fir_U0/flow_control_loop_delay_pipe_U/SR[0]                                                                                    |                5 |             31 |         6.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_N[31]_i_1_n_3                                                                                                             | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_task_U0/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0[0]                                                                      |                                                                                                                                                     |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_in_r[63]_i_1_n_3                                                                                                          | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               22 |             32 |         1.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_task_U0/ap_return_preg[31]_i_1_n_3                                                                                                       | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               17 |             32 |         1.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_U0/flow_control_loop_delay_pipe_U/empty_n_reg[0]                                                                                          |                                                                                                                                                     |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_U0/fir_U0_ap_ready                                                                                                                        | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_out_r[63]_i_1_n_3                                                                                                         | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               12 |             32 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_in_r[31]_i_1_n_3                                                                                                          | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               21 |             32 |         1.52 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_out_r[31]_i_1_n_3                                                                                                         | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               20 |             32 |         1.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_task_U0/fpext_32ns_64_2_no_dsp_1_U3/ce_r                                                                                                 |                                                                                                                                                     |               10 |             33 |         3.30 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_U0/reg_4_fu_112                                                                                                                           | bd_0_i/hls_inst/inst/fir_U0/flow_control_loop_delay_pipe_U/ap_loop_init_reg_1[0]                                                                    |               14 |             34 |         2.43 |
|  ap_clk      |                                                                                                                                                                    |                                                                                                                                                     |               33 |             50 |         1.52 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_U0/reg_6_fu_116                                                                                                                           | bd_0_i/hls_inst/inst/fir_U0/flow_control_loop_delay_pipe_U/ap_loop_init_reg_1[0]                                                                    |               18 |             51 |         2.83 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                            | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               14 |             53 |         3.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                             | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               14 |             53 |         3.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/out_r_c_U/U_top_fifo_w64_d4_S_ShiftReg/full_n_reg                                                                                             |                                                                                                                                                     |                4 |             59 |        14.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                           |                                                                                                                                                     |               14 |             63 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                  | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               12 |             63 |         5.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                 |                                                                                                                                                     |                4 |             63 |        15.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                     |                                                                                                                                                     |               14 |             63 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_U0/push                                                                                                                                   |                                                                                                                                                     |               19 |             64 |         3.37 |
|  ap_clk      | bd_0_i/hls_inst/inst/N_c1_channel_U/U_top_fifo_w32_d2_S_ShiftReg/E[0]                                                                                              |                                                                                                                                                     |               20 |             64 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_U0/reg_1_fu_124                                                                                                                           | bd_0_i/hls_inst/inst/fir_U0/flow_control_loop_delay_pipe_U/ap_loop_init_reg_1[0]                                                                    |               20 |             68 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                          | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               10 |             68 |         6.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                                         | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               10 |             68 |         6.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_task_U0/fpext_32ns_64_2_no_dsp_1_U3/ap_enable_reg_pp0_iter72_reg                                                                         | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |                8 |             75 |         9.38 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                          | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               19 |             77 |         4.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                         | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               17 |             77 |         4.53 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/E[0]                                                                                                                 |                                                                                                                                                     |               29 |             86 |         2.97 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                       | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               35 |             86 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/tmp_valid_reg_0[0]                                                                                                  |                                                                                                                                                     |               35 |             86 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                         |                                                                                                                                                     |               35 |             86 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/E[0]                                                                                                      | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               33 |             86 |         2.61 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                          |                                                                                                                                                     |               29 |             86 |         2.97 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                                                                            | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               56 |             87 |         1.55 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                             | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               55 |             87 |         1.58 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_task_U0/write_task_U0_out_r_read                                                                                                        |                                                                                                                                                     |               22 |             91 |         4.14 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                        | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               29 |            100 |         3.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                         | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               23 |            100 |         4.35 |
|  ap_clk      |                                                                                                                                                                    | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               66 |            185 |         2.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/phi_ln58_fu_102                                                                   | bd_0_i/hls_inst/inst/write_task_U0/grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79/flow_control_loop_pipe_sequential_init_U/SR[0]                     |               26 |            217 |         8.35 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_task_U0/shiftreg_fu_130                                                                                                                  | bd_0_i/hls_inst/inst/read_task_U0/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter1_reg_0[0]                                                   |               35 |            224 |         6.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                        |                                                                                                                                                     |               40 |            257 |         6.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                        |                                                                                                                                                     |               40 |            257 |         6.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/write_task_U0/D[0]                                                                                                                            |                                                                                                                                                     |               87 |            261 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_task_U0/push                                                                                                                             |                                                                                                                                                     |               87 |            261 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/fir_U0/p_3_in_0                                                                                                                               |                                                                                                                                                     |               75 |            288 |         3.84 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                 | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                   |               29 |            289 |         9.97 |
|  ap_clk      | bd_0_i/hls_inst/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push_1                                                                              |                                                                                                                                                     |               19 |            289 |        15.21 |
|  ap_clk      | bd_0_i/hls_inst/inst/read_task_U0/fpext_32ns_64_2_no_dsp_1_U3/ap_enable_reg_pp0_iter72_reg                                                                         |                                                                                                                                                     |              114 |            355 |         3.11 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


